[
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859470",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561249",
        "articleTitle": "Extracting secret keys from integrated circuits",
        "volume": "13",
        "issue": "10",
        "startPage": "1200",
        "endPage": "1205",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087839100,
                "preferredName": "Daihyun Lim",
                "firstName": null,
                "lastName": "Daihyun Lim"
            },
            {
                "id": 37087838667,
                "preferredName": "J.W. Lee",
                "firstName": "J.W.",
                "lastName": "Lee"
            },
            {
                "id": 37282761600,
                "preferredName": "B. Gassend",
                "firstName": "B.",
                "lastName": "Gassend"
            },
            {
                "id": 37282761100,
                "preferredName": "G.E. Suh",
                "firstName": "G.E.",
                "lastName": "Suh"
            },
            {
                "id": 37283093800,
                "preferredName": "M. van Dijk",
                "firstName": "M.",
                "lastName": "van Dijk"
            },
            {
                "id": 37283553100,
                "preferredName": "S. Devadas",
                "firstName": "S.",
                "lastName": "Devadas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844284",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458796",
        "articleTitle": "Synthesis of Fredkin-Toffoli reversible networks",
        "volume": "13",
        "issue": "6",
        "startPage": "765",
        "endPage": "769",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272368000,
                "preferredName": "D. Maslov",
                "firstName": "D.",
                "lastName": "Maslov"
            },
            {
                "id": 37272365700,
                "preferredName": "G.W. Dueck",
                "firstName": "G.W.",
                "lastName": "Dueck"
            },
            {
                "id": 37277088800,
                "preferredName": "D.M. Miller",
                "firstName": "D.M.",
                "lastName": "Miller"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848819",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458793",
        "articleTitle": "Comparison of high-performance VLSI adders in the energy-delay space",
        "volume": "13",
        "issue": "6",
        "startPage": "754",
        "endPage": "758",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266230900,
                "preferredName": "V.G. Oklobdzija",
                "firstName": "V.G.",
                "lastName": "Oklobdzija"
            },
            {
                "id": 37419436200,
                "preferredName": "B.R. Zeydel",
                "firstName": "B.R.",
                "lastName": "Zeydel"
            },
            {
                "id": 37412369300,
                "preferredName": "H.Q. Dao",
                "firstName": "H.Q.",
                "lastName": "Dao"
            },
            {
                "id": 37272627100,
                "preferredName": "S. Mathew",
                "firstName": "S.",
                "lastName": "Mathew"
            },
            {
                "id": 37272602000,
                "preferredName": "R. Krishnamurthy",
                "firstName": "R.",
                "lastName": "Krishnamurthy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848824",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458790",
        "articleTitle": "A built-in self-repair design for RAMs with 2-D redundancy",
        "volume": "13",
        "issue": "6",
        "startPage": "742",
        "endPage": "745",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087164407,
                "preferredName": "Jin-Fu Li",
                "firstName": null,
                "lastName": "Jin-Fu Li"
            },
            {
                "id": 37270417000,
                "preferredName": "J.-C. Yeh",
                "firstName": "J.-C.",
                "lastName": "Yeh"
            },
            {
                "id": 37087144712,
                "preferredName": "Rei-Fu Huang",
                "firstName": null,
                "lastName": "Rei-Fu Huang"
            },
            {
                "id": 37087145298,
                "preferredName": "Cheng-Wen Wu",
                "firstName": null,
                "lastName": "Cheng-Wen Wu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842930",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411844",
        "articleTitle": "A reconfigurable, power-efficient adaptive Viterbi decoder",
        "volume": "13",
        "issue": "4",
        "startPage": "484",
        "endPage": "488",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272879000,
                "preferredName": "R. Tessier",
                "firstName": "R.",
                "lastName": "Tessier"
            },
            {
                "id": 37427797800,
                "preferredName": "S. Swaminathan",
                "firstName": "S.",
                "lastName": "Swaminathan"
            },
            {
                "id": 37284959500,
                "preferredName": "R. Ramaswamy",
                "firstName": "R.",
                "lastName": "Ramaswamy"
            },
            {
                "id": 37271275100,
                "preferredName": "D. Goeckel",
                "firstName": "D.",
                "lastName": "Goeckel"
            },
            {
                "id": 37273906500,
                "preferredName": "W. Burleson",
                "firstName": "W.",
                "lastName": "Burleson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842923",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411843",
        "articleTitle": "A digit-serial multiplier for finite field GF(2/sup m/)",
        "volume": "13",
        "issue": "4",
        "startPage": "476",
        "endPage": "483",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087161087,
                "preferredName": "Chang Hoon Kim",
                "firstName": null,
                "lastName": "Chang Hoon Kim"
            },
            {
                "id": 37087163164,
                "preferredName": "Chun Pyo Hong",
                "firstName": null,
                "lastName": "Chun Pyo Hong"
            },
            {
                "id": 37087161828,
                "preferredName": "Soonhak Kwon",
                "firstName": null,
                "lastName": "Soonhak Kwon"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840400",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386272",
        "articleTitle": "VLSI implementation of new arithmetic residue to binary decoders",
        "volume": "13",
        "issue": "1",
        "startPage": "153",
        "endPage": "158",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37352363100,
                "preferredName": "A.A. Hiasat",
                "firstName": "A.A.",
                "lastName": "Hiasat"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842935",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411845",
        "articleTitle": "Design of multigigabit multiplexer-loop-based decision feedback equalizers",
        "volume": "13",
        "issue": "4",
        "startPage": "489",
        "endPage": "493",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842880",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411848",
        "articleTitle": "A novel wavelet transform-based transient current analysis for fault detection and localization",
        "volume": "13",
        "issue": "4",
        "startPage": "503",
        "endPage": "507",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274842700,
                "preferredName": "S. Bhunia",
                "firstName": "S.",
                "lastName": "Bhunia"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857153",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525043",
        "articleTitle": "Design of a low power wide-band high resolution programmable frequency divider",
        "volume": "13",
        "issue": "9",
        "startPage": "1098",
        "endPage": "1103",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37280833000,
                "preferredName": "X.P. Yu",
                "firstName": "X.P.",
                "lastName": "Yu"
            },
            {
                "id": 37267984600,
                "preferredName": "M.A. Do",
                "firstName": "M.A.",
                "lastName": "Do"
            },
            {
                "id": 37416946700,
                "preferredName": "L. Jia",
                "firstName": "L.",
                "lastName": "Jia"
            },
            {
                "id": 37281070200,
                "preferredName": "J.G. Ma",
                "firstName": "J.G.",
                "lastName": "Ma"
            },
            {
                "id": 37277042100,
                "preferredName": "K.S. Yeo",
                "firstName": "K.S.",
                "lastName": "Yeo"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853602",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512184",
        "articleTitle": "Exponentially tapered H-tree clock distribution networks",
        "volume": "13",
        "issue": "8",
        "startPage": "971",
        "endPage": "975",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38271339900,
                "preferredName": "M.A. El-Moursy",
                "firstName": "M.A.",
                "lastName": "El-Moursy"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853606",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512188",
        "articleTitle": "InvMixColumn decomposition and multilevel resource sharing in AES implementations",
        "volume": "13",
        "issue": "8",
        "startPage": "989",
        "endPage": "992",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37325929300,
                "preferredName": "V. Fischer",
                "firstName": "V.",
                "lastName": "Fischer"
            },
            {
                "id": 37330484300,
                "preferredName": "M. Drutarovsky",
                "firstName": "M.",
                "lastName": "Drutarovsky"
            },
            {
                "id": 37087625686,
                "preferredName": "P. Chodowiec",
                "firstName": "P.",
                "lastName": "Chodowiec"
            },
            {
                "id": 37087628865,
                "preferredName": "F. Gramain",
                "firstName": "F.",
                "lastName": "Gramain"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850127",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498843",
        "articleTitle": "A case for asymmetric-cell cache memories",
        "volume": "13",
        "issue": "7",
        "startPage": "877",
        "endPage": "881",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267012000,
                "preferredName": "A. Moshovos",
                "firstName": "A.",
                "lastName": "Moshovos"
            },
            {
                "id": 37364501300,
                "preferredName": "B. Falsafi",
                "firstName": "B.",
                "lastName": "Falsafi"
            },
            {
                "id": 37276317600,
                "preferredName": "F.N. Najm",
                "firstName": "F.N.",
                "lastName": "Najm"
            },
            {
                "id": 37265570900,
                "preferredName": "N. Azizi",
                "firstName": "N.",
                "lastName": "Azizi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853605",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512189",
        "articleTitle": "A 32-bit carry lookahead adder using dual-path all-N logic",
        "volume": "13",
        "issue": "8",
        "startPage": "992",
        "endPage": "996",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087163203,
                "preferredName": "Ge Yang",
                "firstName": null,
                "lastName": "Ge Yang"
            },
            {
                "id": 37087195663,
                "preferredName": "Seong-Ook Jung",
                "firstName": null,
                "lastName": "Seong-Ook Jung"
            },
            {
                "id": 37087362378,
                "preferredName": "Kwang-Hyun Baek",
                "firstName": null,
                "lastName": "Kwang-Hyun Baek"
            },
            {
                "id": 37087184113,
                "preferredName": "Soo Hwan Kim",
                "firstName": null,
                "lastName": "Soo Hwan Kim"
            },
            {
                "id": 37087171182,
                "preferredName": "Suki Kim",
                "firstName": null,
                "lastName": "Suki Kim"
            },
            {
                "id": 37087165235,
                "preferredName": "Sung-Mo Kang",
                "firstName": null,
                "lastName": "Sung-Mo Kang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840776",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393021",
        "articleTitle": "A \"Flying-Adder\" frequency synthesis architecture of reducing VCO stages",
        "volume": "13",
        "issue": "2",
        "startPage": "201",
        "endPage": "210",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087189839,
                "preferredName": "Liming Xiu",
                "firstName": null,
                "lastName": "Liming Xiu"
            },
            {
                "id": 37087190096,
                "preferredName": "Zhihong You",
                "firstName": null,
                "lastName": "Zhihong You"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857149",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525044",
        "articleTitle": "Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages",
        "volume": "13",
        "issue": "9",
        "startPage": "1103",
        "endPage": "1107",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265402900,
                "preferredName": "A.U. Diril",
                "firstName": "A.U.",
                "lastName": "Diril"
            },
            {
                "id": 37265403500,
                "preferredName": "Y.S. Dhillon",
                "firstName": "Y.S.",
                "lastName": "Dhillon"
            },
            {
                "id": 37273696200,
                "preferredName": "A. Chatterjee",
                "firstName": "A.",
                "lastName": "Chatterjee"
            },
            {
                "id": 37276142100,
                "preferredName": "A.D. Singh",
                "firstName": "A.D.",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850122",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498841",
        "articleTitle": "Voltage setup problem for embedded systems with multiple voltages",
        "volume": "13",
        "issue": "7",
        "startPage": "869",
        "endPage": "872",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087161172,
                "preferredName": "Shaoxiong Hua",
                "firstName": null,
                "lastName": "Shaoxiong Hua"
            },
            {
                "id": 37087171130,
                "preferredName": "Gang Qu",
                "firstName": null,
                "lastName": "Gang Qu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848821",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458792",
        "articleTitle": "An efficient merging scheme for prescribed skew clock routing",
        "volume": "13",
        "issue": "6",
        "startPage": "750",
        "endPage": "754",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37428596200,
                "preferredName": "R. Chaturvedi",
                "firstName": "R.",
                "lastName": "Chaturvedi"
            },
            {
                "id": 37087152930,
                "preferredName": "Jiang Hu",
                "firstName": null,
                "lastName": "Jiang Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853603",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512185",
        "articleTitle": "Efficient reconfigurable techniques for VLSI arrays with 6-port switches",
        "volume": "13",
        "issue": "8",
        "startPage": "976",
        "endPage": "979",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087198531,
                "preferredName": "Wu Jigang",
                "firstName": null,
                "lastName": "Wu Jigang"
            },
            {
                "id": 37266928200,
                "preferredName": "T. Srikanthan",
                "firstName": "T.",
                "lastName": "Srikanthan"
            },
            {
                "id": 37340685300,
                "preferredName": "H. Schroder",
                "firstName": "H.",
                "lastName": "Schroder"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859469",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561250",
        "articleTitle": "Estimation of FMAX and ISB in microprocessors",
        "volume": "13",
        "issue": "10",
        "startPage": "1205",
        "endPage": "1209",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37315562900,
                "preferredName": "Y. Abulafia",
                "firstName": "Y.",
                "lastName": "Abulafia"
            },
            {
                "id": 37566111000,
                "preferredName": "A. Kornfeld",
                "firstName": "A.",
                "lastName": "Kornfeld"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842315",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406045",
        "articleTitle": "Shielding effect of on-chip interconnect inductance",
        "volume": "13",
        "issue": "3",
        "startPage": "396",
        "endPage": "400",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38271339900,
                "preferredName": "M.A. El-Moursy",
                "firstName": "M.A.",
                "lastName": "El-Moursy"
            },
            {
                "id": 37271493500,
                "preferredName": "E.G. Friedman",
                "firstName": "E.G.",
                "lastName": "Friedman"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862719",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583666",
        "articleTitle": "A multiparameter implantable microstimulator SOC",
        "volume": "13",
        "issue": "12",
        "startPage": "1399",
        "endPage": "1402",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086998613,
                "preferredName": "Chua-Chin Wang",
                "firstName": null,
                "lastName": "Chua-Chin Wang"
            },
            {
                "id": 37087441059,
                "preferredName": "Tzung-Je Lee",
                "firstName": null,
                "lastName": "Tzung-Je Lee"
            },
            {
                "id": 37087290133,
                "preferredName": "Yu-Tzu Hsiao",
                "firstName": null,
                "lastName": "Yu-Tzu Hsiao"
            },
            {
                "id": 37270866900,
                "preferredName": "U.F. Chio",
                "firstName": "U.F.",
                "lastName": "Chio"
            },
            {
                "id": 37087289151,
                "preferredName": "Chi-Chun Huang",
                "firstName": null,
                "lastName": "Chi-Chun Huang"
            },
            {
                "id": 37087677136,
                "preferredName": "J.-J.J. Chin",
                "firstName": "J.-J.J.",
                "lastName": "Chin"
            },
            {
                "id": 37087195084,
                "preferredName": "Ya-Hsin Hsueh",
                "firstName": null,
                "lastName": "Ya-Hsin Hsueh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844304",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458795",
        "articleTitle": "Simultaneous V/sub t/ selection and assignment for leakage optimization",
        "volume": "13",
        "issue": "6",
        "startPage": "762",
        "endPage": "765",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267193100,
                "preferredName": "V. Khandelwal",
                "firstName": "V.",
                "lastName": "Khandelwal"
            },
            {
                "id": 37285021400,
                "preferredName": "A. Davoodi",
                "firstName": "A.",
                "lastName": "Davoodi"
            },
            {
                "id": 37278954800,
                "preferredName": "A. Srivastava",
                "firstName": "A.",
                "lastName": "Srivastava"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842882",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406046",
        "articleTitle": "Efficient shield insertion for inductive noise reduction in nanometer technologies",
        "volume": "13",
        "issue": "3",
        "startPage": "401",
        "endPage": "405",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37264933500,
                "preferredName": "M.A. Elgamel",
                "firstName": "M.A.",
                "lastName": "Elgamel"
            },
            {
                "id": 37279682800,
                "preferredName": "A. Kumar",
                "firstName": "A.",
                "lastName": "Kumar"
            },
            {
                "id": 37273386500,
                "preferredName": "M.A. Bayoumi",
                "firstName": "M.A.",
                "lastName": "Bayoumi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840399",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386273",
        "articleTitle": "Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design",
        "volume": "13",
        "issue": "1",
        "startPage": "158",
        "endPage": "162",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087174357,
                "preferredName": "Yu Cao",
                "firstName": null,
                "lastName": "Yu Cao"
            },
            {
                "id": 37087190338,
                "preferredName": "Xuejue Huang",
                "firstName": null,
                "lastName": "Xuejue Huang"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            },
            {
                "id": 37087150499,
                "preferredName": "Tsu-Jae King",
                "firstName": null,
                "lastName": "Tsu-Jae King"
            },
            {
                "id": 37087074328,
                "preferredName": "Chenming Hu",
                "firstName": null,
                "lastName": "Chenming Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857155",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525042",
        "articleTitle": "Comments on \"A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula\"",
        "volume": "13",
        "issue": "9",
        "startPage": "1096",
        "endPage": "1098",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274359000,
                "preferredName": "A. Ashrafi",
                "firstName": "A.",
                "lastName": "Ashrafi"
            },
            {
                "id": 37274353500,
                "preferredName": "R. Adhami",
                "firstName": "R.",
                "lastName": "Adhami"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859560",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564085",
        "articleTitle": "Microarchitecture-level leakage reduction with data retention",
        "volume": "13",
        "issue": "11",
        "startPage": "1324",
        "endPage": "1328",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087064727,
                "preferredName": "Weiping Liao",
                "firstName": null,
                "lastName": "Weiping Liao"
            },
            {
                "id": 37267015600,
                "preferredName": "J.M. Basile",
                "firstName": "J.M.",
                "lastName": "Basile"
            },
            {
                "id": 37087065914,
                "preferredName": "Lei He",
                "firstName": null,
                "lastName": "Lei He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850113",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498838",
        "articleTitle": "Reducing measurement uncertainty in a DSP-based mixed-signal test environment without increasing test time",
        "volume": "13",
        "issue": "7",
        "startPage": "852",
        "endPage": "860",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37449044300,
                "preferredName": "C.S. Taillefer",
                "firstName": "C.S.",
                "lastName": "Taillefer"
            },
            {
                "id": 37269787700,
                "preferredName": "G.W. Roberts",
                "firstName": "G.W.",
                "lastName": "Roberts"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853624",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512186",
        "articleTitle": "Design and analysis of compact dictionaries for diagnosis in scan-BIST",
        "volume": "13",
        "issue": "8",
        "startPage": "979",
        "endPage": "984",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087355294,
                "preferredName": "Chunsheng Liu",
                "firstName": null,
                "lastName": "Chunsheng Liu"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848822",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458791",
        "articleTitle": "A hardware-efficient technique to implement a trellis code modulation decoder",
        "volume": "13",
        "issue": "6",
        "startPage": "745",
        "endPage": "750",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273606400,
                "preferredName": "A. Dinh",
                "firstName": "A.",
                "lastName": "Dinh"
            },
            {
                "id": 37088063161,
                "preferredName": "Xiao Hu",
                "firstName": null,
                "lastName": "Xiao Hu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842878",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406047",
        "articleTitle": "A temperature-insensitive self-recharging circuitry used in DRAMs",
        "volume": "13",
        "issue": "3",
        "startPage": "405",
        "endPage": "408",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086998613,
                "preferredName": "Chua-Chin Wang",
                "firstName": null,
                "lastName": "Chua-Chin Wang"
            },
            {
                "id": 37087146186,
                "preferredName": "Yih-Long Tseng",
                "firstName": null,
                "lastName": "Yih-Long Tseng"
            },
            {
                "id": 37087634999,
                "preferredName": "Chih-Chiang Chiu",
                "firstName": null,
                "lastName": "Chih-Chiang Chiu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842937",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411846",
        "articleTitle": "Memory sub-banking scheme for high throughput MAP-based SISO decoders",
        "volume": "13",
        "issue": "4",
        "startPage": "494",
        "endPage": "498",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282015800,
                "preferredName": "M. Tiwari",
                "firstName": "M.",
                "lastName": "Tiwari"
            },
            {
                "id": 37087535163,
                "preferredName": "Yuming Zhu",
                "firstName": null,
                "lastName": "Yuming Zhu"
            },
            {
                "id": 37271330900,
                "preferredName": "C. Chakrabarti",
                "firstName": "C.",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850120",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498840",
        "articleTitle": "A case study: power and performance improvement of a chip multiprocessor for transaction processing",
        "volume": "13",
        "issue": "7",
        "startPage": "865",
        "endPage": "868",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37348630800,
                "preferredName": "H. Ando",
                "firstName": "H.",
                "lastName": "Ando"
            },
            {
                "id": 37282968900,
                "preferredName": "N. Tzartzanis",
                "firstName": "N.",
                "lastName": "Tzartzanis"
            },
            {
                "id": 37271694000,
                "preferredName": "W.W. Walker",
                "firstName": "W.W.",
                "lastName": "Walker"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848817",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458794",
        "articleTitle": "A novel FPGA architecture supporting wide, shallow memories",
        "volume": "13",
        "issue": "6",
        "startPage": "758",
        "endPage": "762",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37428542000,
                "preferredName": "S.W. Oldridge",
                "firstName": "S.W.",
                "lastName": "Oldridge"
            },
            {
                "id": 37265862300,
                "preferredName": "S.J.E. Wilton",
                "firstName": "S.J.E.",
                "lastName": "Wilton"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850117",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498839",
        "articleTitle": "ATOMi: an algorithm for circuit partitioning into multiple FPGAs using time-multiplexed, off-chip, multicasting interconnection architecture",
        "volume": "13",
        "issue": "7",
        "startPage": "861",
        "endPage": "864",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087154102,
                "preferredName": "Young-Su Kwon",
                "firstName": null,
                "lastName": "Young-Su Kwon"
            },
            {
                "id": 37086990451,
                "preferredName": "Chong-Min Kyung",
                "firstName": null,
                "lastName": "Chong-Min Kyung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853622",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512187",
        "articleTitle": "Design-for-testability for embedded delay-locked loops",
        "volume": "13",
        "issue": "8",
        "startPage": "984",
        "endPage": "988",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37555732700,
                "preferredName": "T. Egan",
                "firstName": "T.",
                "lastName": "Egan"
            },
            {
                "id": 37272770600,
                "preferredName": "S. Mourad",
                "firstName": "S.",
                "lastName": "Mourad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859561",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564084",
        "articleTitle": "Routing architecture optimizations for high-density embedded programmable IP cores",
        "volume": "13",
        "issue": "11",
        "startPage": "1320",
        "endPage": "1324",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37563271400,
                "preferredName": "P. Hallschmid",
                "firstName": "P.",
                "lastName": "Hallschmid"
            },
            {
                "id": 37265862300,
                "preferredName": "S.J.E. Wilton",
                "firstName": "S.J.E.",
                "lastName": "Wilton"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842936",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411847",
        "articleTitle": "Instruction code mapping for performance increase and energy reduction in embedded computer systems",
        "volume": "13",
        "issue": "4",
        "startPage": "498",
        "endPage": "502",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37277246400,
                "preferredName": "S. Parameswaran",
                "firstName": "S.",
                "lastName": "Parameswaran"
            },
            {
                "id": 37277243700,
                "preferredName": "J. Henkel",
                "firstName": "J.",
                "lastName": "Henkel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848806",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458785",
        "articleTitle": "A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits",
        "volume": "13",
        "issue": "6",
        "startPage": "686",
        "endPage": "695",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087156923,
                "preferredName": "Chip-Hong Chang",
                "firstName": null,
                "lastName": "Chip-Hong Chang"
            },
            {
                "id": 37087165892,
                "preferredName": "Jiangmin Gu",
                "firstName": null,
                "lastName": "Jiangmin Gu"
            },
            {
                "id": 37087217777,
                "preferredName": "Mingyan Zhang",
                "firstName": null,
                "lastName": "Mingyan Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840407",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386263",
        "articleTitle": "A process-tolerant cache architecture for improved yield in nanoscale technologies",
        "volume": "13",
        "issue": "1",
        "startPage": "27",
        "endPage": "38",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273299900,
                "preferredName": "A. Agarwal",
                "firstName": "A.",
                "lastName": "Agarwal"
            },
            {
                "id": 37280985100,
                "preferredName": "B.C. Paul",
                "firstName": "B.C.",
                "lastName": "Paul"
            },
            {
                "id": 37274843900,
                "preferredName": "H. Mahmoodi",
                "firstName": "H.",
                "lastName": "Mahmoodi"
            },
            {
                "id": 37418762800,
                "preferredName": "A. Datta",
                "firstName": "A.",
                "lastName": "Datta"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848816",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458782",
        "articleTitle": "Coding for system-on-chip networks: a unified framework",
        "volume": "13",
        "issue": "6",
        "startPage": "655",
        "endPage": "667",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274004900,
                "preferredName": "S.R. Sridhara",
                "firstName": "S.R.",
                "lastName": "Sridhara"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844311",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458788",
        "articleTitle": "Nine-coded compression technique for testing embedded cores in SoCs",
        "volume": "13",
        "issue": "6",
        "startPage": "719",
        "endPage": "731",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37293853000,
                "preferredName": "M. Tehranipoor",
                "firstName": "M.",
                "lastName": "Tehranipoor"
            },
            {
                "id": 37273839500,
                "preferredName": "M. Nourani",
                "firstName": "M.",
                "lastName": "Nourani"
            },
            {
                "id": 37273459000,
                "preferredName": "K. Chakrabarty",
                "firstName": "K.",
                "lastName": "Chakrabarty"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850098",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498835",
        "articleTitle": "Global passivity enforcement algorithm for macromodels of interconnect subnetworks characterized by tabulated data",
        "volume": "13",
        "issue": "7",
        "startPage": "819",
        "endPage": "832",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276804600,
                "preferredName": "D. Saraswat",
                "firstName": "D.",
                "lastName": "Saraswat"
            },
            {
                "id": 37276460100,
                "preferredName": "R. Achar",
                "firstName": "R.",
                "lastName": "Achar"
            },
            {
                "id": 37276462100,
                "preferredName": "M.S. Nakhla",
                "firstName": "M.S.",
                "lastName": "Nakhla"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853609",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512177",
        "articleTitle": "MOS current mode circuits: analysis, design, and variability",
        "volume": "13",
        "issue": "8",
        "startPage": "885",
        "endPage": "898",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37269532000,
                "preferredName": "H. Hassan",
                "firstName": "H.",
                "lastName": "Hassan"
            },
            {
                "id": 37281708400,
                "preferredName": "M. Anis",
                "firstName": "M.",
                "lastName": "Anis"
            },
            {
                "id": 37276008000,
                "preferredName": "M. Elmasry",
                "firstName": "M.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842885",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406044",
        "articleTitle": "Low-power scan design using first-level supply gating",
        "volume": "13",
        "issue": "3",
        "startPage": "384",
        "endPage": "395",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274842700,
                "preferredName": "S. Bhunia",
                "firstName": "S.",
                "lastName": "Bhunia"
            },
            {
                "id": 37274843900,
                "preferredName": "H. Mahmoodi",
                "firstName": "H.",
                "lastName": "Mahmoodi"
            },
            {
                "id": 37274839200,
                "preferredName": "D. Ghosh",
                "firstName": "D.",
                "lastName": "Ghosh"
            },
            {
                "id": 37278557500,
                "preferredName": "S. Mukhopadhyay",
                "firstName": "S.",
                "lastName": "Mukhopadhyay"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859588",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564077",
        "articleTitle": "The limit of dynamic voltage scaling and insomniac dynamic voltage scaling",
        "volume": "13",
        "issue": "11",
        "startPage": "1239",
        "endPage": "1252",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087580337,
                "preferredName": "Bo Zhai",
                "firstName": null,
                "lastName": "Bo Zhai"
            },
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            },
            {
                "id": 37267088200,
                "preferredName": "K. Flautner",
                "firstName": "K.",
                "lastName": "Flautner"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840771",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393023",
        "articleTitle": "Static task-scheduling algorithms for battery-powered DVS systems",
        "volume": "13",
        "issue": "2",
        "startPage": "226",
        "endPage": "237",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37338021500,
                "preferredName": "P. Chowdhury",
                "firstName": "P.",
                "lastName": "Chowdhury"
            },
            {
                "id": 37271330900,
                "preferredName": "C. Chakrabarti",
                "firstName": "C.",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844288",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425516",
        "articleTitle": "Design and analysis of an ultrawide-band distributed CMOS mixer",
        "volume": "13",
        "issue": "5",
        "startPage": "618",
        "endPage": "629",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270079800,
                "preferredName": "A.Q. Safarian",
                "firstName": "A.Q.",
                "lastName": "Safarian"
            },
            {
                "id": 37269750100,
                "preferredName": "A. Yazdi",
                "firstName": "A.",
                "lastName": "Yazdi"
            },
            {
                "id": 37274529000,
                "preferredName": "P. Heydari",
                "firstName": "P.",
                "lastName": "Heydari"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853615",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512179",
        "articleTitle": "A hardware Gaussian noise generator using the Wallace method",
        "volume": "13",
        "issue": "8",
        "startPage": "911",
        "endPage": "920",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087772126,
                "preferredName": "Dong-U Lee",
                "firstName": null,
                "lastName": "Dong-U Lee"
            },
            {
                "id": 37272281200,
                "preferredName": "W. Luk",
                "firstName": "W.",
                "lastName": "Luk"
            },
            {
                "id": 37272280100,
                "preferredName": "J.D. Villasenor",
                "firstName": "J.D.",
                "lastName": "Villasenor"
            },
            {
                "id": 37087402316,
                "preferredName": "Guanglie Zhang",
                "firstName": null,
                "lastName": "Guanglie Zhang"
            },
            {
                "id": 37271572600,
                "preferredName": "P.H.W. Leong",
                "firstName": "P.H.W.",
                "lastName": "Leong"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840403",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386267",
        "articleTitle": "Virtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers",
        "volume": "13",
        "issue": "1",
        "startPage": "86",
        "endPage": "95",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087608979,
                "preferredName": "Lok-Kee Ting",
                "firstName": null,
                "lastName": "Lok-Kee Ting"
            },
            {
                "id": 37271861100,
                "preferredName": "R. Woods",
                "firstName": "R.",
                "lastName": "Woods"
            },
            {
                "id": 37271886100,
                "preferredName": "C.F.N. Cowan",
                "firstName": "C.F.N.",
                "lastName": "Cowan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859586",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564079",
        "articleTitle": "A novel high-speed sense-amplifier-based flip-flop",
        "volume": "13",
        "issue": "11",
        "startPage": "1266",
        "endPage": "1274",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268576500,
                "preferredName": "A.G.M. Strollo",
                "firstName": "A.G.M.",
                "lastName": "Strollo"
            },
            {
                "id": 37268572800,
                "preferredName": "D. De Caro",
                "firstName": "D.",
                "lastName": "De Caro"
            },
            {
                "id": 37268558100,
                "preferredName": "E. Napoli",
                "firstName": "E.",
                "lastName": "Napoli"
            },
            {
                "id": 37268574900,
                "preferredName": "N. Petra",
                "firstName": "N.",
                "lastName": "Petra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842903",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406041",
        "articleTitle": "A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations",
        "volume": "13",
        "issue": "3",
        "startPage": "349",
        "endPage": "357",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279788100,
                "preferredName": "C.H. Kim",
                "firstName": "C.H.",
                "lastName": "Kim"
            },
            {
                "id": 37087150430,
                "preferredName": "Jae-Joon Kim",
                "firstName": null,
                "lastName": "Jae-Joon Kim"
            },
            {
                "id": 37278557500,
                "preferredName": "S. Mukhopadhyay",
                "firstName": "S.",
                "lastName": "Mukhopadhyay"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.834241",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386270",
        "articleTitle": "A robust self-calibrating transmission scheme for on-chip networks",
        "volume": "13",
        "issue": "1",
        "startPage": "126",
        "endPage": "139",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271139100,
                "preferredName": "F. Worm",
                "firstName": "F.",
                "lastName": "Worm"
            },
            {
                "id": 37271141000,
                "preferredName": "P. Ienne",
                "firstName": "P.",
                "lastName": "Ienne"
            },
            {
                "id": 37271121900,
                "preferredName": "P. Thiran",
                "firstName": "P.",
                "lastName": "Thiran"
            },
            {
                "id": 37274174300,
                "preferredName": "G. De Micheli",
                "firstName": "G.",
                "lastName": "De Micheli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859562",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564083",
        "articleTitle": "Energy- and time-efficient matrix multiplication on FPGAs",
        "volume": "13",
        "issue": "11",
        "startPage": "1305",
        "endPage": "1319",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087002262,
                "preferredName": "Ju-Wook Jang",
                "firstName": null,
                "lastName": "Ju-Wook Jang"
            },
            {
                "id": 37279915600,
                "preferredName": "S.B. Choi",
                "firstName": "S.B.",
                "lastName": "Choi"
            },
            {
                "id": 37273497500,
                "preferredName": "V.K. Prasanna",
                "firstName": "V.K.",
                "lastName": "Prasanna"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844302",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425513",
        "articleTitle": "Dual-edge triggered storage elements and clocking strategy for low-power systems",
        "volume": "13",
        "issue": "5",
        "startPage": "577",
        "endPage": "590",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266234400,
                "preferredName": "N. Nedovic",
                "firstName": "N.",
                "lastName": "Nedovic"
            },
            {
                "id": 37266230900,
                "preferredName": "V.G. Oklobdzija",
                "firstName": "V.G.",
                "lastName": "Oklobdzija"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857179",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525037",
        "articleTitle": "Customizable elliptic curve cryptosystems",
        "volume": "13",
        "issue": "9",
        "startPage": "1048",
        "endPage": "1059",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37302082500,
                "preferredName": "R.C.C. Cheung",
                "firstName": "R.C.C.",
                "lastName": "Cheung"
            },
            {
                "id": 37087968100,
                "preferredName": "N.J. Telle",
                "firstName": "N.J.",
                "lastName": "Telle"
            },
            {
                "id": 37272281200,
                "preferredName": "W. Luk",
                "firstName": "W.",
                "lastName": "Luk"
            },
            {
                "id": 37272281900,
                "preferredName": "P.Y.K. Cheung",
                "firstName": "P.Y.K.",
                "lastName": "Cheung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859474",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561245",
        "articleTitle": "Soft errors issues in low-power caches",
        "volume": "13",
        "issue": "10",
        "startPage": "1157",
        "endPage": "1166",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267221800,
                "preferredName": "V. Degalahal",
                "firstName": "V.",
                "lastName": "Degalahal"
            },
            {
                "id": 37087162770,
                "preferredName": "Lin Li",
                "firstName": null,
                "lastName": "Lin Li"
            },
            {
                "id": 37273383200,
                "preferredName": "V. Narayanan",
                "firstName": "V.",
                "lastName": "Narayanan"
            },
            {
                "id": 37275431900,
                "preferredName": "M. Kandemir",
                "firstName": "M.",
                "lastName": "Kandemir"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850125",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498842",
        "articleTitle": "High-speed architectures for parallel long BCH encoders",
        "volume": "13",
        "issue": "7",
        "startPage": "872",
        "endPage": "877",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087270878,
                "preferredName": "Xinmiao Zhang",
                "firstName": null,
                "lastName": "Xinmiao Zhang"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859590",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564075",
        "articleTitle": "Computing with subthreshold leakage: device/circuit/architecture co-design for ultralow-power subthreshold operation",
        "volume": "13",
        "issue": "11",
        "startPage": "1213",
        "endPage": "1224",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273985900,
                "preferredName": "A. Raychowdhury",
                "firstName": "A.",
                "lastName": "Raychowdhury"
            },
            {
                "id": 37280985100,
                "preferredName": "B.C. Paul",
                "firstName": "B.C.",
                "lastName": "Paul"
            },
            {
                "id": 37274842700,
                "preferredName": "S. Bhunia",
                "firstName": "S.",
                "lastName": "Bhunia"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862725",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583661",
        "articleTitle": "An overview of the competitive and adversarial approaches to designing dynamic power management strategies",
        "volume": "13",
        "issue": "12",
        "startPage": "1349",
        "endPage": "1361",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37282589500,
                "preferredName": "S. Irani",
                "firstName": "S.",
                "lastName": "Irani"
            },
            {
                "id": 37674843300,
                "preferredName": "G. Singh",
                "firstName": "G.",
                "lastName": "Singh"
            },
            {
                "id": 37273499000,
                "preferredName": "S.K. Shukla",
                "firstName": "S.K.",
                "lastName": "Shukla"
            },
            {
                "id": 37272679300,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842916",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411839",
        "articleTitle": "Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders",
        "volume": "13",
        "issue": "4",
        "startPage": "427",
        "endPage": "438",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298805400,
                "preferredName": "R. Dobkin",
                "firstName": "R.",
                "lastName": "Dobkin"
            },
            {
                "id": 37294318700,
                "preferredName": "M. Peleg",
                "firstName": "M.",
                "lastName": "Peleg"
            },
            {
                "id": 37279113800,
                "preferredName": "R. Ginosar",
                "firstName": "R.",
                "lastName": "Ginosar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840765",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393025",
        "articleTitle": "A micropower low-voltage multiplier with reduced spurious switching",
        "volume": "13",
        "issue": "2",
        "startPage": "255",
        "endPage": "265",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087272640,
                "preferredName": "Kwen-Siong Chong",
                "firstName": null,
                "lastName": "Kwen-Siong Chong"
            },
            {
                "id": 37087149941,
                "preferredName": "Bah-Hwee Gwee",
                "firstName": null,
                "lastName": "Bah-Hwee Gwee"
            },
            {
                "id": 37280551800,
                "preferredName": "J.S. Chang",
                "firstName": "J.S.",
                "lastName": "Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850086",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498832",
        "articleTitle": "Optimization techniques for FPGA-based wave-pipelined DSP blocks",
        "volume": "13",
        "issue": "7",
        "startPage": "783",
        "endPage": "793",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37297860100,
                "preferredName": "G. Lakshminarayanan",
                "firstName": "G.",
                "lastName": "Lakshminarayanan"
            },
            {
                "id": 37400692400,
                "preferredName": "B. Venkataramani",
                "firstName": "B.",
                "lastName": "Venkataramani"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840773",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393022",
        "articleTitle": "Energy-aware wireless systems with adaptive power-fidelity tradeoffs",
        "volume": "13",
        "issue": "2",
        "startPage": "211",
        "endPage": "225",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271022500,
                "preferredName": "V. Raghunathan",
                "firstName": "V.",
                "lastName": "Raghunathan"
            },
            {
                "id": 37265059200,
                "preferredName": "C.L. Pereira",
                "firstName": "C.L.",
                "lastName": "Pereira"
            },
            {
                "id": 37272238500,
                "preferredName": "M.B. Srivastava",
                "firstName": "M.B.",
                "lastName": "Srivastava"
            },
            {
                "id": 37272679300,
                "preferredName": "R.K. Gupta",
                "firstName": "R.K.",
                "lastName": "Gupta"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840760",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393028",
        "articleTitle": "TCG: A transitive closure graph-based representation for general floorplans",
        "volume": "13",
        "issue": "2",
        "startPage": "288",
        "endPage": "292",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087162414,
                "preferredName": "Jai-Ming Lin",
                "firstName": null,
                "lastName": "Jai-Ming Lin"
            },
            {
                "id": 37087162652,
                "preferredName": "Yao-Wen Chang",
                "firstName": null,
                "lastName": "Yao-Wen Chang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848800",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458787",
        "articleTitle": "Diagnosis of single stuck-at faults and multiple timing faults in scan chains",
        "volume": "13",
        "issue": "6",
        "startPage": "708",
        "endPage": "718",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37292378200,
                "preferredName": "J. Chien-Mo Li",
                "firstName": "J.",
                "lastName": "Chien-Mo Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859478",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561243",
        "articleTitle": "Compiler-guided leakage optimization for banked scratch-pad memories",
        "volume": "13",
        "issue": "10",
        "startPage": "1136",
        "endPage": "1146",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275431900,
                "preferredName": "M. Kandemir",
                "firstName": "M.",
                "lastName": "Kandemir"
            },
            {
                "id": 37274590200,
                "preferredName": "M.J. Irwin",
                "firstName": "M.J.",
                "lastName": "Irwin"
            },
            {
                "id": 37277943000,
                "preferredName": "G. Chen",
                "firstName": "G.",
                "lastName": "Chen"
            },
            {
                "id": 37327229500,
                "preferredName": "I. Kolcu",
                "firstName": "I.",
                "lastName": "Kolcu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844305",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425514",
        "articleTitle": "Toward a multiple clock/voltage island design style for power-aware processors",
        "volume": "13",
        "issue": "5",
        "startPage": "591",
        "endPage": "603",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266918200,
                "preferredName": "E. Talpes",
                "firstName": "E.",
                "lastName": "Talpes"
            },
            {
                "id": 37273684500,
                "preferredName": "D. Marculescu",
                "firstName": "D.",
                "lastName": "Marculescu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853601",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512183",
        "articleTitle": "BDD decomposition for delay oriented pass transistor logic synthesis",
        "volume": "13",
        "issue": "8",
        "startPage": "957",
        "endPage": "970",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37422684600,
                "preferredName": "R.S. Shelar",
                "firstName": "R.S.",
                "lastName": "Shelar"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844290",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425517",
        "articleTitle": "A novel yield optimization technique for digital CMOS circuits design by means of process parameters run-time estimation and body bias active control",
        "volume": "13",
        "issue": "5",
        "startPage": "630",
        "endPage": "638",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268497400,
                "preferredName": "M. Olivieri",
                "firstName": "M.",
                "lastName": "Olivieri"
            },
            {
                "id": 37271531600,
                "preferredName": "G. Scotti",
                "firstName": "G.",
                "lastName": "Scotti"
            },
            {
                "id": 37271530500,
                "preferredName": "A. Trifiletti",
                "firstName": "A.",
                "lastName": "Trifiletti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853604",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512180",
        "articleTitle": "Area-efficient high-throughput MAP decoder architectures",
        "volume": "13",
        "issue": "8",
        "startPage": "921",
        "endPage": "933",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087267729,
                "preferredName": "Seok-Jun Lee",
                "firstName": null,
                "lastName": "Seok-Jun Lee"
            },
            {
                "id": 37273973400,
                "preferredName": "N.R. Shanbhag",
                "firstName": "N.R.",
                "lastName": "Shanbhag"
            },
            {
                "id": 37271395100,
                "preferredName": "A.C. Singer",
                "firstName": "A.C.",
                "lastName": "Singer"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842914",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411838",
        "articleTitle": "Fast factorization architecture in soft-decision Reed-Solomon decoding",
        "volume": "13",
        "issue": "4",
        "startPage": "413",
        "endPage": "426",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087270878,
                "preferredName": "Xinmiao Zhang",
                "firstName": null,
                "lastName": "Xinmiao Zhang"
            },
            {
                "id": 37274270400,
                "preferredName": "K.K. Parhi",
                "firstName": "K.K.",
                "lastName": "Parhi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857991",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512191",
        "articleTitle": "A VLSI architecture for visible watermarking in a secure still digital camera (S/sup 2/DC) design (Corrected)*",
        "volume": "13",
        "issue": "8",
        "startPage": "1002",
        "endPage": "1012",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267241800,
                "preferredName": "S.P. Mohanty",
                "firstName": "S.P.",
                "lastName": "Mohanty"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37273567600,
                "preferredName": "R.K. Namballa",
                "firstName": "R.K.",
                "lastName": "Namballa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857181",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525034",
        "articleTitle": "Parallel high-throughput limited search trellis decoder VLSI design",
        "volume": "13",
        "issue": "9",
        "startPage": "1013",
        "endPage": "1022",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087258740,
                "preferredName": "Fei Sun",
                "firstName": null,
                "lastName": "Fei Sun"
            },
            {
                "id": 37087197268,
                "preferredName": "Tong Zhang",
                "firstName": null,
                "lastName": "Tong Zhang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859471",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561248",
        "articleTitle": "An energy-aware active smart card",
        "volume": "13",
        "issue": "10",
        "startPage": "1190",
        "endPage": "1199",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272879000,
                "preferredName": "R. Tessier",
                "firstName": "R.",
                "lastName": "Tessier"
            },
            {
                "id": 37087307718,
                "preferredName": "D. Jasinski",
                "firstName": "D.",
                "lastName": "Jasinski"
            },
            {
                "id": 37273905300,
                "preferredName": "A. Maheshwari",
                "firstName": "A.",
                "lastName": "Maheshwari"
            },
            {
                "id": 37430606800,
                "preferredName": "A. Natarajan",
                "firstName": "A.",
                "lastName": "Natarajan"
            },
            {
                "id": 37087309013,
                "preferredName": "Weifeng Xu",
                "firstName": null,
                "lastName": "Weifeng Xu"
            },
            {
                "id": 37273906500,
                "preferredName": "W. Burleson",
                "firstName": "W.",
                "lastName": "Burleson"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.834238",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386271",
        "articleTitle": "Synchronization overhead in SOC compressed test",
        "volume": "13",
        "issue": "1",
        "startPage": "140",
        "endPage": "152",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38334324300,
                "preferredName": "P.T. Gonciari",
                "firstName": "P.T.",
                "lastName": "Gonciari"
            },
            {
                "id": 37275577600,
                "preferredName": "B. Al-Hashimi",
                "firstName": "B.",
                "lastName": "Al-Hashimi"
            },
            {
                "id": 37275575300,
                "preferredName": "N. Nicolici",
                "firstName": "N.",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848814",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458783",
        "articleTitle": "2.5-dimensional VLSI system integration",
        "volume": "13",
        "issue": "6",
        "startPage": "668",
        "endPage": "677",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087286795,
                "preferredName": "Yangdong Deng",
                "firstName": null,
                "lastName": "Yangdong Deng"
            },
            {
                "id": 37284393300,
                "preferredName": "W.P. Maly",
                "firstName": "W.P.",
                "lastName": "Maly"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842898",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406037",
        "articleTitle": "Optimization of throughput performance for low-power VLSI interconnects",
        "volume": "13",
        "issue": "3",
        "startPage": "308",
        "endPage": "318",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37428315800,
                "preferredName": "V.V. Deodhar",
                "firstName": "V.V.",
                "lastName": "Deodhar"
            },
            {
                "id": 37276332000,
                "preferredName": "J.A. Davis",
                "firstName": "J.A.",
                "lastName": "Davis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859480",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561242",
        "articleTitle": "Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs",
        "volume": "13",
        "issue": "10",
        "startPage": "1127",
        "endPage": "1135",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087179781,
                "preferredName": "Hua Wang",
                "firstName": null,
                "lastName": "Hua Wang"
            },
            {
                "id": 37275969500,
                "preferredName": "M. Miranda",
                "firstName": "M.",
                "lastName": "Miranda"
            },
            {
                "id": 37272006100,
                "preferredName": "A. Papanikolaou",
                "firstName": "A.",
                "lastName": "Papanikolaou"
            },
            {
                "id": 37275971400,
                "preferredName": "F. Catthoor",
                "firstName": "F.",
                "lastName": "Catthoor"
            },
            {
                "id": 37271994200,
                "preferredName": "W. Dehaene",
                "firstName": "W.",
                "lastName": "Dehaene"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848825",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458781",
        "articleTitle": "GALDS: a complete framework for designing multiclock ASICs and SoCs",
        "volume": "13",
        "issue": "6",
        "startPage": "641",
        "endPage": "654",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37324915600,
                "preferredName": "A. Chattopadhyay",
                "firstName": "A.",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 37276474900,
                "preferredName": "Z. Zilic",
                "firstName": "Z.",
                "lastName": "Zilic"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853607",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512190",
        "articleTitle": "Function-based compact test pattern generation for path delay faults",
        "volume": "13",
        "issue": "8",
        "startPage": "996",
        "endPage": "1001",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270713700,
                "preferredName": "M.K. Michael",
                "firstName": "M.K.",
                "lastName": "Michael"
            },
            {
                "id": 37265505900,
                "preferredName": "S. Tragoudas",
                "firstName": "S.",
                "lastName": "Tragoudas"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857177",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525038",
        "articleTitle": "Equivalent circuit model of on-wafer CMOS interconnects for RFICs",
        "volume": "13",
        "issue": "9",
        "startPage": "1060",
        "endPage": "1071",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087258447,
                "preferredName": "Xiaomeng Shi",
                "firstName": null,
                "lastName": "Xiaomeng Shi"
            },
            {
                "id": 37087280312,
                "preferredName": "Jian-Guo Ma",
                "firstName": null,
                "lastName": "Jian-Guo Ma"
            },
            {
                "id": 37087142185,
                "preferredName": "Kiat Seng Yeo",
                "firstName": null,
                "lastName": "Kiat Seng Yeo"
            },
            {
                "id": 37087143979,
                "preferredName": "Manh Anh Do",
                "firstName": null,
                "lastName": "Manh Anh Do"
            },
            {
                "id": 37087258444,
                "preferredName": "Erping Li",
                "firstName": null,
                "lastName": "Erping Li"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850090",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498833",
        "articleTitle": "Fault tolerance of switch blocks and switch block arrays in FPGA",
        "volume": "13",
        "issue": "7",
        "startPage": "794",
        "endPage": "807",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087208739,
                "preferredName": "Jing Huang",
                "firstName": null,
                "lastName": "Jing Huang"
            },
            {
                "id": 37273925100,
                "preferredName": "M.B. Tahoori",
                "firstName": "M.B.",
                "lastName": "Tahoori"
            },
            {
                "id": 37279999000,
                "preferredName": "F. Lombardi",
                "firstName": "F.",
                "lastName": "Lombardi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842912",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425510",
        "articleTitle": "Schedule-aware performance estimation of communication architecture for efficient design space exploration",
        "volume": "13",
        "issue": "5",
        "startPage": "539",
        "endPage": "552",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087268589,
                "preferredName": "Sungchan Kim",
                "firstName": null,
                "lastName": "Sungchan Kim"
            },
            {
                "id": 37087543945,
                "preferredName": "Chaeseok Im",
                "firstName": null,
                "lastName": "Chaeseok Im"
            },
            {
                "id": 37087154803,
                "preferredName": "Soonhoi Ha",
                "firstName": null,
                "lastName": "Soonhoi Ha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857159",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525040",
        "articleTitle": "Accumulator-based test generation for robust sequential fault testing in DSP cores in near-optimal time",
        "volume": "13",
        "issue": "9",
        "startPage": "1079",
        "endPage": "1086",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276969500,
                "preferredName": "I. Voyiatzis",
                "firstName": "I.",
                "lastName": "Voyiatzis"
            },
            {
                "id": 37276979600,
                "preferredName": "D. Gizopoulos",
                "firstName": "D.",
                "lastName": "Gizopoulos"
            },
            {
                "id": 37276972300,
                "preferredName": "A. Paschalis",
                "firstName": "A.",
                "lastName": "Paschalis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859482",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561241",
        "articleTitle": "Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints",
        "volume": "13",
        "issue": "10",
        "startPage": "1113",
        "endPage": "1126",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 38329966700,
                "preferredName": "N. Chabini",
                "firstName": "N.",
                "lastName": "Chabini"
            },
            {
                "id": 37284351200,
                "preferredName": "W. Wolf",
                "firstName": "W.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862721",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583665",
        "articleTitle": "Configuration compression for FPGA-based embedded systems",
        "volume": "13",
        "issue": "12",
        "startPage": "1394",
        "endPage": "1398",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37369827900,
                "preferredName": "A. Dandalis",
                "firstName": "A.",
                "lastName": "Dandalis"
            },
            {
                "id": 37273497500,
                "preferredName": "V.K. Prasanna",
                "firstName": "V.K.",
                "lastName": "Prasanna"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859565",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564081",
        "articleTitle": "Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations",
        "volume": "13",
        "issue": "11",
        "startPage": "1286",
        "endPage": "1295",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087402124,
                "preferredName": "Qikai Chen",
                "firstName": null,
                "lastName": "Qikai Chen"
            },
            {
                "id": 37274843900,
                "preferredName": "H. Mahmoodi",
                "firstName": "H.",
                "lastName": "Mahmoodi"
            },
            {
                "id": 37274842700,
                "preferredName": "S. Bhunia",
                "firstName": "S.",
                "lastName": "Bhunia"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840398",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386264",
        "articleTitle": "Optimum and heuristic synthesis of multiple word-length architectures",
        "volume": "13",
        "issue": "1",
        "startPage": "39",
        "endPage": "57",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265574000,
                "preferredName": "G.A. Constantinides",
                "firstName": "G.A.",
                "lastName": "Constantinides"
            },
            {
                "id": 37272281900,
                "preferredName": "P.Y.K. Cheung",
                "firstName": "P.Y.K.",
                "lastName": "Cheung"
            },
            {
                "id": 37272281200,
                "preferredName": "W. Luk",
                "firstName": "W.",
                "lastName": "Luk"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840780",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393018",
        "articleTitle": "Design of wireless on-wafer submicron characterization system",
        "volume": "13",
        "issue": "2",
        "startPage": "169",
        "endPage": "180",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37543598400,
                "preferredName": "B. Moore",
                "firstName": "B.",
                "lastName": "Moore"
            },
            {
                "id": 37271535300,
                "preferredName": "M. Margala",
                "firstName": "M.",
                "lastName": "Margala"
            },
            {
                "id": 37324684500,
                "preferredName": "C. Backhouse",
                "firstName": "C.",
                "lastName": "Backhouse"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844295",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425512",
        "articleTitle": "Combined circuit and architectural level variable supply-voltage scaling for low power",
        "volume": "13",
        "issue": "5",
        "startPage": "564",
        "endPage": "576",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087215073,
                "preferredName": "Hai Li",
                "firstName": null,
                "lastName": "Hai Li"
            },
            {
                "id": 37087216893,
                "preferredName": "Chen-Yong Cher",
                "firstName": null,
                "lastName": "Chen-Yong Cher"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37282389000,
                "preferredName": "T.N. Vijaykumar",
                "firstName": "T.N.",
                "lastName": "Vijaykumar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840763",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393027",
        "articleTitle": "A transaction-based unified architecture for simulation and emulation",
        "volume": "13",
        "issue": "2",
        "startPage": "278",
        "endPage": "287",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37355148000,
                "preferredName": "S. Hassoun",
                "firstName": "S.",
                "lastName": "Hassoun"
            },
            {
                "id": 37331506800,
                "preferredName": "M. Kudlugi",
                "firstName": "M.",
                "lastName": "Kudlugi"
            },
            {
                "id": 37731179000,
                "preferredName": "D. Pryor",
                "firstName": "D.",
                "lastName": "Pryor"
            },
            {
                "id": 37622836200,
                "preferredName": "C. Selvidge",
                "firstName": "C.",
                "lastName": "Selvidge"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859472",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561247",
        "articleTitle": "A computationally efficient engine for flexible intrusion detection",
        "volume": "13",
        "issue": "10",
        "startPage": "1179",
        "endPage": "1189",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265474900,
                "preferredName": "Z.K. Baker",
                "firstName": "Z.K.",
                "lastName": "Baker"
            },
            {
                "id": 37273497500,
                "preferredName": "V.K. Prasanna",
                "firstName": "V.K.",
                "lastName": "Prasanna"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857180",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525036",
        "articleTitle": "Circuits and architectures for field programmable gate array with configurable supply voltage",
        "volume": "13",
        "issue": "9",
        "startPage": "1035",
        "endPage": "1047",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279535000,
                "preferredName": "Y. Lin",
                "firstName": "Y.",
                "lastName": "Lin"
            },
            {
                "id": 37087164975,
                "preferredName": "Fei Li",
                "firstName": null,
                "lastName": "Fei Li"
            },
            {
                "id": 37087065914,
                "preferredName": "Lei He",
                "firstName": null,
                "lastName": "Lei He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850095",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498834",
        "articleTitle": "A VLSI architecture for watermarking in a secure still digital camera (S/sup 2/DC) design",
        "volume": "13",
        "issue": "7",
        "startPage": "808",
        "endPage": "818",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267241800,
                "preferredName": "S.P. Mohanty",
                "firstName": "S.P.",
                "lastName": "Mohanty"
            },
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            },
            {
                "id": 37273567600,
                "preferredName": "R.K. Namballa",
                "firstName": "R.K.",
                "lastName": "Namballa"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840764",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393026",
        "articleTitle": "Prenormalization rounding in IEEE floating-point operations using a flagged prefix adder",
        "volume": "13",
        "issue": "2",
        "startPage": "266",
        "endPage": "277",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37322624700,
                "preferredName": "N. Burgess",
                "firstName": "N.",
                "lastName": "Burgess"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859587",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564078",
        "articleTitle": "SoC with an integrated DSP and a 2.4-GHz RF transmitter",
        "volume": "13",
        "issue": "11",
        "startPage": "1253",
        "endPage": "1265",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275680800,
                "preferredName": "R.B. Staszewski",
                "firstName": "R.B.",
                "lastName": "Staszewski"
            },
            {
                "id": 37085446052,
                "preferredName": "R. Staszewski",
                "firstName": "R.",
                "lastName": "Staszewski"
            },
            {
                "id": 37275665300,
                "preferredName": "J.L. Wallberg",
                "firstName": "J.L.",
                "lastName": "Wallberg"
            },
            {
                "id": 37275660100,
                "preferredName": "T. Jung",
                "firstName": "T.",
                "lastName": "Jung"
            },
            {
                "id": 37087145029,
                "preferredName": "Chih-Ming Hung",
                "firstName": null,
                "lastName": "Chih-Ming Hung"
            },
            {
                "id": 37087145217,
                "preferredName": "Jinseok Koh",
                "firstName": null,
                "lastName": "Jinseok Koh"
            },
            {
                "id": 37275675400,
                "preferredName": "D. Leipold",
                "firstName": "D.",
                "lastName": "Leipold"
            },
            {
                "id": 37275662100,
                "preferredName": "K. Maggio",
                "firstName": "K.",
                "lastName": "Maggio"
            },
            {
                "id": 37275564800,
                "preferredName": "P.T. Balsara",
                "firstName": "P.T.",
                "lastName": "Balsara"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840778",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393019",
        "articleTitle": "A multicarrier QAM modulator for WCDMA base-station with on-chip D/A converter",
        "volume": "13",
        "issue": "2",
        "startPage": "181",
        "endPage": "190",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37270508500,
                "preferredName": "M. Kosunen",
                "firstName": "M.",
                "lastName": "Kosunen"
            },
            {
                "id": 37269827900,
                "preferredName": "J. Vankka",
                "firstName": "J.",
                "lastName": "Vankka"
            },
            {
                "id": 37269997500,
                "preferredName": "M. Waltari",
                "firstName": "M.",
                "lastName": "Waltari"
            },
            {
                "id": 37271435300,
                "preferredName": "K.A.I. Halonen",
                "firstName": "K.A.I.",
                "lastName": "Halonen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842890",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406042",
        "articleTitle": "Design of a 3-D fully depleted SOI computational RAM",
        "volume": "13",
        "issue": "3",
        "startPage": "358",
        "endPage": "369",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37424177100,
                "preferredName": "J.C. Koob",
                "firstName": "J.C.",
                "lastName": "Koob"
            },
            {
                "id": 37424177700,
                "preferredName": "D.A. Leder",
                "firstName": "D.A.",
                "lastName": "Leder"
            },
            {
                "id": 37427078800,
                "preferredName": "R.J. Sung",
                "firstName": "R.J.",
                "lastName": "Sung"
            },
            {
                "id": 37272755000,
                "preferredName": "T.L. Brandon",
                "firstName": "T.L.",
                "lastName": "Brandon"
            },
            {
                "id": 37300018200,
                "preferredName": "D.G. Elliott",
                "firstName": "D.G.",
                "lastName": "Elliott"
            },
            {
                "id": 37272651800,
                "preferredName": "B.F. Cockburn",
                "firstName": "B.F.",
                "lastName": "Cockburn"
            },
            {
                "id": 37323715100,
                "preferredName": "L. McIlrath",
                "firstName": "L.",
                "lastName": "McIlrath"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862718",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583663",
        "articleTitle": "Bus encoding for total power reduction using a leakage-aware buffer configuration",
        "volume": "13",
        "issue": "12",
        "startPage": "1376",
        "endPage": "1383",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281259800,
                "preferredName": "R.R. Rao",
                "firstName": "R.R.",
                "lastName": "Rao"
            },
            {
                "id": 37282425700,
                "preferredName": "H.S. Deogun",
                "firstName": "H.S.",
                "lastName": "Deogun"
            },
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848200",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425521",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "5",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.860455",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525045",
        "articleTitle": "IEEE order form for reprints",
        "volume": "13",
        "issue": "9",
        "startPage": "1108",
        "endPage": "108",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848198",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425519",
        "articleTitle": "IEEE order form for reprints",
        "volume": "13",
        "issue": "5",
        "startPage": "640",
        "endPage": "640",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.860454",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525047",
        "articleTitle": "Quality without compromise [advertisement]",
        "volume": "13",
        "issue": "9",
        "startPage": "1110",
        "endPage": "1110",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844576",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393030",
        "articleTitle": "Call for participation for 2005 IEEE International Symposium on Circuits and Systems (ISCAS2005)",
        "volume": "13",
        "issue": "2",
        "startPage": "294",
        "endPage": "294",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.863167",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564087",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "11",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844577",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393032",
        "articleTitle": "Explore IEL IEEE's most comprehensive resource",
        "volume": "13",
        "issue": "2",
        "startPage": "296",
        "endPage": "296",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.855080",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498829",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "7",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844574",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393034",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "2",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862614",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561252",
        "articleTitle": "IEEE order form for reprints",
        "volume": "13",
        "issue": "10",
        "startPage": "1212",
        "endPage": "1212",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.852516",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458779",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "6",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846736",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411851",
        "articleTitle": "Call for participation for 2005 IEEE International Symposium on Circuits and Systems (ISCAS2005)",
        "volume": "13",
        "issue": "4",
        "startPage": "510",
        "endPage": "510",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862612",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561254",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "10",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846738",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411853",
        "articleTitle": "IEEE order form for reprints",
        "volume": "13",
        "issue": "4",
        "startPage": "512",
        "endPage": "512",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.845946",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406051",
        "articleTitle": "IEEE order form for reprints",
        "volume": "13",
        "issue": "3",
        "startPage": "412",
        "endPage": "412",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843587",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386274",
        "articleTitle": "Call for participation for 2005 IEEE International Symposium on Circuits and Systems (ISCAS2005)",
        "volume": "13",
        "issue": "1",
        "startPage": "163",
        "endPage": "163",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846701",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411855",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "4",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.860218",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525032",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "9",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.845944",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406049",
        "articleTitle": "International Symposium on Low Power Electronics and Design (ISLPED'05)",
        "volume": "13",
        "issue": "3",
        "startPage": "410",
        "endPage": "410",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.845943",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406053",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "3",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843589",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386276",
        "articleTitle": "Quality without compromise [advertisement]",
        "volume": "13",
        "issue": "1",
        "startPage": "165",
        "endPage": "165",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843586",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386280",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "1",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.847921",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425506",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "5",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.856163",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498845",
        "articleTitle": "Quality without compromise [advertisement]",
        "volume": "13",
        "issue": "7",
        "startPage": "883",
        "endPage": "883",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844285",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425515",
        "articleTitle": "Power complexity of multiplexer-based optoelectronic crossbar switches",
        "volume": "13",
        "issue": "5",
        "startPage": "604",
        "endPage": "617",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37268411000,
                "preferredName": "T.H. Szymanski",
                "firstName": "T.H.",
                "lastName": "Szymanski"
            },
            {
                "id": 37087447324,
                "preferredName": "Honglin Wu",
                "firstName": null,
                "lastName": "Honglin Wu"
            },
            {
                "id": 37268443300,
                "preferredName": "A. Gourgy",
                "firstName": "A.",
                "lastName": "Gourgy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840406",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386262",
        "articleTitle": "Execution cache-based microarchitecture for power-efficient superscalar processors",
        "volume": "13",
        "issue": "1",
        "startPage": "14",
        "endPage": "26",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266918200,
                "preferredName": "E. Talpes",
                "firstName": "E.",
                "lastName": "Talpes"
            },
            {
                "id": 37273684500,
                "preferredName": "D. Marculescu",
                "firstName": "D.",
                "lastName": "Marculescu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853611",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512178",
        "articleTitle": "Wave-pipelined multiplexed (WPM) routing for gigascale integration (GSI)",
        "volume": "13",
        "issue": "8",
        "startPage": "899",
        "endPage": "910",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37933305900,
                "preferredName": "A.J. Joshi",
                "firstName": "A.J.",
                "lastName": "Joshi"
            },
            {
                "id": 37276332000,
                "preferredName": "J.A. Davis",
                "firstName": "J.A.",
                "lastName": "Davis"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862722",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583664",
        "articleTitle": "Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect",
        "volume": "13",
        "issue": "12",
        "startPage": "1384",
        "endPage": "1393",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267271900,
                "preferredName": "A. Efthymiou",
                "firstName": "A.",
                "lastName": "Efthymiou"
            },
            {
                "id": 37267270200,
                "preferredName": "J. Bainbridge",
                "firstName": "J.",
                "lastName": "Bainbridge"
            },
            {
                "id": 37278340900,
                "preferredName": "D. Edwards",
                "firstName": "D.",
                "lastName": "Edwards"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840415",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386261",
        "articleTitle": "The CSI multimedia architecture",
        "volume": "13",
        "issue": "1",
        "startPage": "1",
        "endPage": "13",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37281817800,
                "preferredName": "D. Cheresiz",
                "firstName": "D.",
                "lastName": "Cheresiz"
            },
            {
                "id": 37267125200,
                "preferredName": "B. Juurlink",
                "firstName": "B.",
                "lastName": "Juurlink"
            },
            {
                "id": 37273396800,
                "preferredName": "S. Vassiliadis",
                "firstName": "S.",
                "lastName": "Vassiliadis"
            },
            {
                "id": 37271729700,
                "preferredName": "H.A.G. Wijshoff",
                "firstName": "H.A.G.",
                "lastName": "Wijshoff"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859589",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564076",
        "articleTitle": "Design and analysis of spatial encoding circuits for peak power reduction in on-chip buses",
        "volume": "13",
        "issue": "11",
        "startPage": "1225",
        "endPage": "1238",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267170100,
                "preferredName": "H. Kaul",
                "firstName": "H.",
                "lastName": "Kaul"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            },
            {
                "id": 37272629100,
                "preferredName": "M.A. Anders",
                "firstName": "M.A.",
                "lastName": "Anders"
            },
            {
                "id": 37272602000,
                "preferredName": "R.K. Krishnamurthy",
                "firstName": "R.K.",
                "lastName": "Krishnamurthy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842917",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411840",
        "articleTitle": "VLSI architectural design tradeoffs for sliding-window log-MAP decoders",
        "volume": "13",
        "issue": "4",
        "startPage": "439",
        "endPage": "447",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37086972385,
                "preferredName": "Chien-Ming Wu",
                "firstName": null,
                "lastName": "Chien-Ming Wu"
            },
            {
                "id": 37086984900,
                "preferredName": "Ming-Der Shieh",
                "firstName": null,
                "lastName": "Ming-Der Shieh"
            },
            {
                "id": 37087194982,
                "preferredName": "Chien-Hsing Wu",
                "firstName": null,
                "lastName": "Chien-Hsing Wu"
            },
            {
                "id": 37087162444,
                "preferredName": "Yin-Tsung Hwang",
                "firstName": null,
                "lastName": "Yin-Tsung Hwang"
            },
            {
                "id": 37087164453,
                "preferredName": "Jun-Hong Chen",
                "firstName": null,
                "lastName": "Jun-Hong Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842896",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406038",
        "articleTitle": "Extended global routing with RLC crosstalk constraints",
        "volume": "13",
        "issue": "3",
        "startPage": "319",
        "endPage": "329",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087197885,
                "preferredName": "Jinjun Xiong",
                "firstName": null,
                "lastName": "Jinjun Xiong"
            },
            {
                "id": 37087065914,
                "preferredName": "Lei He",
                "firstName": null,
                "lastName": "Lei He"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848803",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458786",
        "articleTitle": "Approximate arithmetic coding for bus transition reduction in low power designs",
        "volume": "13",
        "issue": "6",
        "startPage": "696",
        "endPage": "707",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37326105500,
                "preferredName": "H. Lekatsas",
                "firstName": "H.",
                "lastName": "Lekatsas"
            },
            {
                "id": 37277243700,
                "preferredName": "J. Henkel",
                "firstName": "J.",
                "lastName": "Henkel"
            },
            {
                "id": 37284351200,
                "preferredName": "W. Wolf",
                "firstName": "W.",
                "lastName": "Wolf"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842910",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425509",
        "articleTitle": "Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed",
        "volume": "13",
        "issue": "5",
        "startPage": "525",
        "endPage": "538",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37272515000,
                "preferredName": "N. Thepayasuwan",
                "firstName": "N.",
                "lastName": "Thepayasuwan"
            },
            {
                "id": 37272661500,
                "preferredName": "A. Doboli",
                "firstName": "A.",
                "lastName": "Doboli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857175",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525039",
        "articleTitle": "Switch-factor based loop RLC modeling for efficient timing analysis",
        "volume": "13",
        "issue": "9",
        "startPage": "1072",
        "endPage": "1078",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087174357,
                "preferredName": "Yu Cao",
                "firstName": null,
                "lastName": "Yu Cao"
            },
            {
                "id": 37087267746,
                "preferredName": "Xiaodong Yang",
                "firstName": null,
                "lastName": "Xiaodong Yang"
            },
            {
                "id": 37087190338,
                "preferredName": "Xuejue Huang",
                "firstName": null,
                "lastName": "Xuejue Huang"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859476",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561244",
        "articleTitle": "Quantitative analysis and optimization techniques for on-chip cache leakage power",
        "volume": "13",
        "issue": "10",
        "startPage": "1147",
        "endPage": "1156",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087302368,
                "preferredName": "Nam Sung Kim",
                "firstName": null,
                "lastName": "Nam Sung Kim"
            },
            {
                "id": 37276099100,
                "preferredName": "D. Blaauw",
                "firstName": "D.",
                "lastName": "Blaauw"
            },
            {
                "id": 37267150400,
                "preferredName": "T. Mudge",
                "firstName": "T.",
                "lastName": "Mudge"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859473",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561246",
        "articleTitle": "Two-dimensional position detection system with MEMS accelerometers, readout circuitry, and microprocessor for padless mouse applications",
        "volume": "13",
        "issue": "10",
        "startPage": "1167",
        "endPage": "1178",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087272086,
                "preferredName": "Seungbae Lee",
                "firstName": null,
                "lastName": "Seungbae Lee"
            },
            {
                "id": 37087142907,
                "preferredName": "Gi-Joon Nam",
                "firstName": null,
                "lastName": "Gi-Joon Nam"
            },
            {
                "id": 37087194182,
                "preferredName": "Junseok Chae",
                "firstName": null,
                "lastName": "Junseok Chae"
            },
            {
                "id": 38185779800,
                "preferredName": "H. Kim",
                "firstName": "H.",
                "lastName": "Kim"
            },
            {
                "id": 37282680700,
                "preferredName": "A.J. Drake",
                "firstName": "A.J.",
                "lastName": "Drake"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842894",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406039",
        "articleTitle": "Accurate and efficient simulation of synchronous digital switching noise in systems on a chip",
        "volume": "13",
        "issue": "3",
        "startPage": "330",
        "endPage": "338",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37266675100,
                "preferredName": "H. Habal",
                "firstName": "H.",
                "lastName": "Habal"
            },
            {
                "id": 37276800400,
                "preferredName": "K. Mayaram",
                "firstName": "K.",
                "lastName": "Mayaram"
            },
            {
                "id": 37270071500,
                "preferredName": "T.S. Fiez",
                "firstName": "T.S.",
                "lastName": "Fiez"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862723",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583662",
        "articleTitle": "Gate oxide leakage and delay tradeoffs for dual-T/sub ox/ circuits",
        "volume": "13",
        "issue": "12",
        "startPage": "1362",
        "endPage": "1375",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37274879900,
                "preferredName": "A.K. Sultania",
                "firstName": "A.K.",
                "lastName": "Sultania"
            },
            {
                "id": 37274874600,
                "preferredName": "D. Sylvester",
                "firstName": "D.",
                "lastName": "Sylvester"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844292",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425508",
        "articleTitle": "Memory binding for performance optimization of control-flow intensive behavioral descriptions",
        "volume": "13",
        "issue": "5",
        "startPage": "513",
        "endPage": "524",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37265273100,
                "preferredName": "K.S. Khouri",
                "firstName": "K.S.",
                "lastName": "Khouri"
            },
            {
                "id": 37283316000,
                "preferredName": "G. Lakshminarayana",
                "firstName": "G.",
                "lastName": "Lakshminarayana"
            },
            {
                "id": 37278972600,
                "preferredName": "N.K. Jha",
                "firstName": "N.K.",
                "lastName": "Jha"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859563",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564082",
        "articleTitle": "Design of a 1.7-GHz low-power delay-fault-testable 32-b ALU in 180-nm CMOS technology",
        "volume": "13",
        "issue": "11",
        "startPage": "1296",
        "endPage": "1304",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37267083900,
                "preferredName": "B. Chatterjee",
                "firstName": "B.",
                "lastName": "Chatterjee"
            },
            {
                "id": 37276006300,
                "preferredName": "M. Sachdev",
                "firstName": "M.",
                "lastName": "Sachdev"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842921",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411842",
        "articleTitle": "Self-reset logic for fast arithmetic applications",
        "volume": "13",
        "issue": "4",
        "startPage": "462",
        "endPage": "475",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37417354800,
                "preferredName": "M.E. Litvin",
                "firstName": "M.E.",
                "lastName": "Litvin"
            },
            {
                "id": 37272770600,
                "preferredName": "S. Mourad",
                "firstName": "S.",
                "lastName": "Mourad"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850101",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498836",
        "articleTitle": "A source-synchronous double-data-rate parallel optical transceiver IC",
        "volume": "13",
        "issue": "7",
        "startPage": "833",
        "endPage": "842",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087250806,
                "preferredName": "Ping Gui",
                "firstName": null,
                "lastName": "Ping Gui"
            },
            {
                "id": 37271182300,
                "preferredName": "F.E. Kiamilev",
                "firstName": "F.E.",
                "lastName": "Kiamilev"
            },
            {
                "id": 37087350582,
                "preferredName": "Xiaoqing Wang",
                "firstName": null,
                "lastName": "Xiaoqing Wang"
            },
            {
                "id": 37088124907,
                "preferredName": "M.J. MacFadden",
                "firstName": "M.J.",
                "lastName": "MacFadden"
            },
            {
                "id": 37087217634,
                "preferredName": "Xingle Wang",
                "firstName": null,
                "lastName": "Xingle Wang"
            },
            {
                "id": 37271157000,
                "preferredName": "N. Waite",
                "firstName": "N.",
                "lastName": "Waite"
            },
            {
                "id": 37272325100,
                "preferredName": "M.W. Haney",
                "firstName": "M.W.",
                "lastName": "Haney"
            },
            {
                "id": 37265690200,
                "preferredName": "C. Kuznia",
                "firstName": "C.",
                "lastName": "Kuznia"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857157",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525041",
        "articleTitle": "Autoscan: a scan design without external scan inputs or outputs",
        "volume": "13",
        "issue": "9",
        "startPage": "1087",
        "endPage": "1095",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276072700,
                "preferredName": "I. Pomeranz",
                "firstName": "I.",
                "lastName": "Pomeranz"
            },
            {
                "id": 37276068300,
                "preferredName": "S.M. Reddy",
                "firstName": "S.M.",
                "lastName": "Reddy"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840769",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393024",
        "articleTitle": "Efficient algorithms for multilevel power estimation of VLSI circuits",
        "volume": "13",
        "issue": "2",
        "startPage": "238",
        "endPage": "254",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37936440900,
                "preferredName": "W.W. Bachmann",
                "firstName": "W.W.",
                "lastName": "Bachmann"
            },
            {
                "id": 37267087200,
                "preferredName": "S.A. Huss",
                "firstName": "S.A.",
                "lastName": "Huss"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840404",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386266",
        "articleTitle": "Current demand balancing: a technique for minimization of current surge in high performance clock-gated microprocessors",
        "volume": "13",
        "issue": "1",
        "startPage": "75",
        "endPage": "85",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087187835,
                "preferredName": "Yiran Chen",
                "firstName": null,
                "lastName": "Yiran Chen"
            },
            {
                "id": 37274519700,
                "preferredName": "K. Roy",
                "firstName": "K.",
                "lastName": "Roy"
            },
            {
                "id": 37087144939,
                "preferredName": "Cheng-Kok Koh",
                "firstName": null,
                "lastName": "Cheng-Kok Koh"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.850106",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498837",
        "articleTitle": "Accurate prediction of substrate parasitics in heavily doped CMOS processes using a calibrated boundary element solver",
        "volume": "13",
        "issue": "7",
        "startPage": "843",
        "endPage": "851",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37279676100,
                "preferredName": "A. Sharma",
                "firstName": "A.",
                "lastName": "Sharma"
            },
            {
                "id": 37281715300,
                "preferredName": "P. Birrer",
                "firstName": "P.",
                "lastName": "Birrer"
            },
            {
                "id": 37603051800,
                "preferredName": "S.K. Arunachalam",
                "firstName": "S.K.",
                "lastName": "Arunachalam"
            },
            {
                "id": 37087366159,
                "preferredName": "Chenggang Xu",
                "firstName": null,
                "lastName": "Chenggang Xu"
            },
            {
                "id": 37270071500,
                "preferredName": "T.S. Fiez",
                "firstName": "T.S.",
                "lastName": "Fiez"
            },
            {
                "id": 37276800400,
                "preferredName": "K. Mayaram",
                "firstName": "K.",
                "lastName": "Mayaram"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844306",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458789",
        "articleTitle": "Design-for-testability and fault-tolerant techniques for FFT processors",
        "volume": "13",
        "issue": "6",
        "startPage": "732",
        "endPage": "741",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087254903,
                "preferredName": "Shyue-Kung Lu",
                "firstName": null,
                "lastName": "Shyue-Kung Lu"
            },
            {
                "id": 37087570521,
                "preferredName": "Jen-Sheng Shih",
                "firstName": null,
                "lastName": "Jen-Sheng Shih"
            },
            {
                "id": 37087265063,
                "preferredName": "Shih-Chang Huang",
                "firstName": null,
                "lastName": "Shih-Chang Huang"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862727",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583659",
        "articleTitle": "Fast comparisons of circuit implementations",
        "volume": "13",
        "issue": "12",
        "startPage": "1329",
        "endPage": "1339",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37298827700,
                "preferredName": "S.K. Karandikar",
                "firstName": "S.K.",
                "lastName": "Karandikar"
            },
            {
                "id": 37276061900,
                "preferredName": "S.S. Sapatnekar",
                "firstName": "S.S.",
                "lastName": "Sapatnekar"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844286",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425511",
        "articleTitle": "Physical resource binding for a coarse-grain reconfigurable array using evolutionary algorithms",
        "volume": "13",
        "issue": "5",
        "startPage": "553",
        "endPage": "563",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087291045,
                "preferredName": "F. Ma",
                "firstName": "F.",
                "lastName": "Ma"
            },
            {
                "id": 37277773300,
                "preferredName": "J.P. Knight",
                "firstName": "J.P.",
                "lastName": "Knight"
            },
            {
                "id": 37271515800,
                "preferredName": "C. Plett",
                "firstName": "C.",
                "lastName": "Plett"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842908",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411841",
        "articleTitle": "Efficient asynchronous bundled-data pipelines for DCT matrix-vector multiplication",
        "volume": "13",
        "issue": "4",
        "startPage": "448",
        "endPage": "461",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37426391500,
                "preferredName": "S. Tugsinavisut",
                "firstName": "S.",
                "lastName": "Tugsinavisut"
            },
            {
                "id": 37087309784,
                "preferredName": "Youpyo Hong",
                "firstName": null,
                "lastName": "Youpyo Hong"
            },
            {
                "id": 37087415714,
                "preferredName": "Daewook Kim",
                "firstName": null,
                "lastName": "Daewook Kim"
            },
            {
                "id": 37087299045,
                "preferredName": "Kyeounsoo Kim",
                "firstName": null,
                "lastName": "Kyeounsoo Kim"
            },
            {
                "id": 37298735900,
                "preferredName": "P.A. Beerel",
                "firstName": "P.A.",
                "lastName": "Beerel"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.859585",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564080",
        "articleTitle": "Modular and rapid testing of SOCs with unwrapped logic blocks",
        "volume": "13",
        "issue": "11",
        "startPage": "1275",
        "endPage": "1285",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087197329,
                "preferredName": "Qiang Xu",
                "firstName": null,
                "lastName": "Qiang Xu"
            },
            {
                "id": 37275575300,
                "preferredName": "N. Nicolici",
                "firstName": "N.",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842901",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406036",
        "articleTitle": "POMR: a power-aware interconnect optimization methodology",
        "volume": "13",
        "issue": "3",
        "startPage": "297",
        "endPage": "307",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37275706900,
                "preferredName": "A. Youssef",
                "firstName": "A.",
                "lastName": "Youssef"
            },
            {
                "id": 37281708400,
                "preferredName": "M. Anis",
                "firstName": "M.",
                "lastName": "Anis"
            },
            {
                "id": 37276008000,
                "preferredName": "M. Elmasry",
                "firstName": "M.",
                "lastName": "Elmasry"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848811",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458784",
        "articleTitle": "Wrapper design for multifrequency IP cores",
        "volume": "13",
        "issue": "6",
        "startPage": "678",
        "endPage": "685",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087197329,
                "preferredName": "Qiang Xu",
                "firstName": null,
                "lastName": "Qiang Xu"
            },
            {
                "id": 37275575300,
                "preferredName": "N. Nicolici",
                "firstName": "N.",
                "lastName": "Nicolici"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840784",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393020",
        "articleTitle": "A 10-Gb/s CMU/CDR chip-set in SiGe BiCMOS commercial technology with multistandard capability",
        "volume": "13",
        "issue": "2",
        "startPage": "191",
        "endPage": "200",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37271532900,
                "preferredName": "F. Centurelli",
                "firstName": "F.",
                "lastName": "Centurelli"
            },
            {
                "id": 37426151000,
                "preferredName": "A. Golfarelli",
                "firstName": "A.",
                "lastName": "Golfarelli"
            },
            {
                "id": 37328611700,
                "preferredName": "J. Guinea",
                "firstName": "J.",
                "lastName": "Guinea"
            },
            {
                "id": 37296408800,
                "preferredName": "L. Masini",
                "firstName": "L.",
                "lastName": "Masini"
            },
            {
                "id": 37669443700,
                "preferredName": "D. Morigi",
                "firstName": "D.",
                "lastName": "Morigi"
            },
            {
                "id": 37271533800,
                "preferredName": "M. Pozzoni",
                "firstName": "M.",
                "lastName": "Pozzoni"
            },
            {
                "id": 37271531600,
                "preferredName": "G. Scotti",
                "firstName": "G.",
                "lastName": "Scotti"
            },
            {
                "id": 37271530500,
                "preferredName": "A. Trifiletti",
                "firstName": "A.",
                "lastName": "Trifiletti"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853608",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512182",
        "articleTitle": "A fuzzy model for path delay fault detection",
        "volume": "13",
        "issue": "8",
        "startPage": "943",
        "endPage": "956",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273990600,
                "preferredName": "M. Favalli",
                "firstName": "M.",
                "lastName": "Favalli"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842893",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406040",
        "articleTitle": "On the impact of on-chip inductance on signal nets under the influence of power grid noise",
        "volume": "13",
        "issue": "3",
        "startPage": "339",
        "endPage": "348",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37276679300,
                "preferredName": "T. Chen",
                "firstName": "T.",
                "lastName": "Chen"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862726",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583660",
        "articleTitle": "Wire retiming as fixpoint computation",
        "volume": "13",
        "issue": "12",
        "startPage": "1340",
        "endPage": "1348",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087207584,
                "preferredName": "Chuan Lin",
                "firstName": null,
                "lastName": "Chuan Lin"
            },
            {
                "id": 37087167932,
                "preferredName": "Hai Zhou",
                "firstName": null,
                "lastName": "Hai Zhou"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842899",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406043",
        "articleTitle": "Analytical test buffer design for differential signaling I/O buffers by error syndrome analysis",
        "volume": "13",
        "issue": "3",
        "startPage": "370",
        "endPage": "383",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087396466,
                "preferredName": "Sanghyeon Baeg",
                "firstName": null,
                "lastName": "Sanghyeon Baeg"
            },
            {
                "id": 37087950526,
                "preferredName": "Sung Soo Chung",
                "firstName": null,
                "lastName": "Sung Soo Chung"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840402",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386268",
        "articleTitle": "Layout techniques for FPGA switch blocks",
        "volume": "13",
        "issue": "1",
        "startPage": "96",
        "endPage": "105",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273365800,
                "preferredName": "H. Schmit",
                "firstName": "H.",
                "lastName": "Schmit"
            },
            {
                "id": 37089040085,
                "preferredName": "V. Chandra",
                "firstName": "V.",
                "lastName": "Chandra"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853618",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512181",
        "articleTitle": "Power-driven simultaneous resource binding and floorplanning: a probabilistic approach",
        "volume": "13",
        "issue": "8",
        "startPage": "934",
        "endPage": "942",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37285021400,
                "preferredName": "A. Davoodi",
                "firstName": "A.",
                "lastName": "Davoodi"
            },
            {
                "id": 37278954800,
                "preferredName": "A. Srivastava",
                "firstName": "A.",
                "lastName": "Srivastava"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840401",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386269",
        "articleTitle": "On exploring inter-iteration parallelism within rate-balanced multirate multidimensional DSP algorithms",
        "volume": "13",
        "issue": "1",
        "startPage": "106",
        "endPage": "125",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087628015,
                "preferredName": "Dongming Peng",
                "firstName": null,
                "lastName": "Dongming Peng"
            },
            {
                "id": 37087143171,
                "preferredName": "Mi Lu",
                "firstName": null,
                "lastName": "Mi Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.840405",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386265",
        "articleTitle": "Non-RAM-based architectural designs of wavelet-based digital systems based on novel nonlinear I/O data space transformations",
        "volume": "13",
        "issue": "1",
        "startPage": "58",
        "endPage": "74",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087628015,
                "preferredName": "Dongming Peng",
                "firstName": null,
                "lastName": "Dongming Peng"
            },
            {
                "id": 37087143171,
                "preferredName": "Mi Lu",
                "firstName": null,
                "lastName": "Mi Lu"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857146",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525035",
        "articleTitle": "Pipelining with common operands for power-efficient linear systems",
        "volume": "13",
        "issue": "9",
        "startPage": "1023",
        "endPage": "1034",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37087317009,
                "preferredName": "Daehong Kim",
                "firstName": null,
                "lastName": "Daehong Kim"
            },
            {
                "id": 37087257779,
                "preferredName": "Dongwan Shin",
                "firstName": null,
                "lastName": "Dongwan Shin"
            },
            {
                "id": 37087145795,
                "preferredName": "Kiyoung Choi",
                "firstName": null,
                "lastName": "Kiyoung Choi"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.858110",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512192",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "8",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.856160",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498847",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "7",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853194",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458800",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "6",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848196",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425520",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "5",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.863168",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564086",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "11",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844573",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393033",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "2",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862611",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561253",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "10",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846700",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411854",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "4",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.845312",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406048",
        "articleTitle": "Erratum",
        "volume": "13",
        "issue": "3",
        "startPage": "409",
        "endPage": "409",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.845942",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406052",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "3",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843585",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386279",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "1",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.860441",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525049",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "9",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846470",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411849",
        "articleTitle": "Erratum",
        "volume": "13",
        "issue": "4",
        "startPage": "508",
        "endPage": "508",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.870297",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583670",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems society information",
        "volume": "13",
        "issue": "12",
        "startPage": "c3",
        "endPage": "c3",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.863165",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564074",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "11",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844572",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393017",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "2",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.856159",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498830",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "7",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853193",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458780",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "6",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.860440",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525033",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "9",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848195",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425507",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "5",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862610",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561240",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "10",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846699",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411837",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "4",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843584",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386260",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "1",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.845941",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406035",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "3",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.854285",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498831",
        "articleTitle": "Editorial Appointments for 2005\u20132006 Term",
        "volume": "13",
        "issue": "7",
        "startPage": "773",
        "endPage": "782",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": [
            {
                "id": 37273564100,
                "preferredName": "N. Ranganathan",
                "firstName": "N.",
                "lastName": "Ranganathan"
            }
        ]
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.858109",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512176",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "8",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.870296",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583658",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems publication information",
        "volume": "13",
        "issue": "12",
        "startPage": "c2",
        "endPage": "c2",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843592",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386278",
        "articleTitle": "IEEE copyright form",
        "volume": "13",
        "issue": "1",
        "startPage": "167",
        "endPage": "168",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.870300",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583668",
        "articleTitle": "IEEE order form for reprints",
        "volume": "13",
        "issue": "12",
        "startPage": "1404",
        "endPage": "1404",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853196",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458797",
        "articleTitle": "2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)",
        "volume": "13",
        "issue": "6",
        "startPage": "770",
        "endPage": "770",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853198",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458799",
        "articleTitle": "Quality without compromise [advertisement]",
        "volume": "13",
        "issue": "6",
        "startPage": "772",
        "endPage": "772",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.848197",
        "publicationYear": "2005",
        "publicationDate": "May 2005",
        "articleNumber": "1425518",
        "articleTitle": "International Symposium on Low Power Electronics and Design (ISLPED'05)",
        "volume": "13",
        "issue": "5",
        "startPage": "639",
        "endPage": "639",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.860444",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525046",
        "articleTitle": "2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)",
        "volume": "13",
        "issue": "9",
        "startPage": "1109",
        "endPage": "1109",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.860442",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525050",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "9",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846257",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411836",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "4",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862373",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561239",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "10",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.845341",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406034",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "3",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.860443",
        "publicationYear": "2005",
        "publicationDate": "Sept. 2005",
        "articleNumber": "1525048",
        "articleTitle": "IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006)",
        "volume": "13",
        "issue": "9",
        "startPage": "1111",
        "endPage": "1112",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844578",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393031",
        "articleTitle": "Celebrating the vitality of technology the Proceedings of the IEEE [advertisement]",
        "volume": "13",
        "issue": "2",
        "startPage": "295",
        "endPage": "295",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2004.842120",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386259",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "1",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.844575",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393029",
        "articleTitle": "International Symposium on Low Power Electronics and Design (ISLPED'05)",
        "volume": "13",
        "issue": "2",
        "startPage": "293",
        "endPage": "293",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862613",
        "publicationYear": "2005",
        "publicationDate": "Oct. 2005",
        "articleNumber": "1561251",
        "articleTitle": "IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006)",
        "volume": "13",
        "issue": "10",
        "startPage": "1210",
        "endPage": "1211",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.857867",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512175",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "8",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846735",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411850",
        "articleTitle": "International Symposium on Low Power Electronics and Design (ISLPED'05)",
        "volume": "13",
        "issue": "4",
        "startPage": "509",
        "endPage": "509",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.846737",
        "publicationYear": "2005",
        "publicationDate": "April 2005",
        "articleNumber": "1411852",
        "articleTitle": "Quality without compromise [advertisement]",
        "volume": "13",
        "issue": "4",
        "startPage": "511",
        "endPage": "511",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.870059",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583657",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "12",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.845945",
        "publicationYear": "2005",
        "publicationDate": "March 2005",
        "articleNumber": "1406050",
        "articleTitle": "Call for participation for 2005 IEEE International Symposium on Circuits and Systems (ISCAS2005)",
        "volume": "13",
        "issue": "3",
        "startPage": "411",
        "endPage": "411",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843588",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386275",
        "articleTitle": "International Symposium on Low Power Electronics and Design (ISLPED'05)",
        "volume": "13",
        "issue": "1",
        "startPage": "164",
        "endPage": "164",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.856162",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498844",
        "articleTitle": "2006 IEEE International Symposium on Circuits and Systems (ISCAS 2006)",
        "volume": "13",
        "issue": "7",
        "startPage": "882",
        "endPage": "882",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843590",
        "publicationYear": "2005",
        "publicationDate": "Jan. 2005",
        "articleNumber": "1386277",
        "articleTitle": "Have you visited lately? www.ieee.org [advertisement]",
        "volume": "13",
        "issue": "1",
        "startPage": "166",
        "endPage": "166",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.870299",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583667",
        "articleTitle": "IEEE International SOC Conference (SOCC)",
        "volume": "13",
        "issue": "12",
        "startPage": "1403",
        "endPage": "1403",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.856164",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498846",
        "articleTitle": "Have you visited lately? www.ieee.org [advertisement]",
        "volume": "13",
        "issue": "7",
        "startPage": "884",
        "endPage": "884",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.870298",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583671",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "12",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.858112",
        "publicationYear": "2005",
        "publicationDate": "Aug. 2005",
        "articleNumber": "1512193",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "8",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.862374",
        "publicationYear": "2005",
        "publicationDate": "Nov. 2005",
        "articleNumber": "1564073",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "11",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2006.870301",
        "publicationYear": "2005",
        "publicationDate": "Dec. 2005",
        "articleNumber": "1583669",
        "articleTitle": "2005 Index",
        "volume": "13",
        "issue": "12",
        "startPage": "1405",
        "endPage": "1420",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.856161",
        "publicationYear": "2005",
        "publicationDate": "July 2005",
        "articleNumber": "1498848",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "7",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853197",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458798",
        "articleTitle": "Have you visited lately? www.ieee.org [advertisement]",
        "volume": "13",
        "issue": "6",
        "startPage": "771",
        "endPage": "771",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.843308",
        "publicationYear": "2005",
        "publicationDate": "Feb. 2005",
        "articleNumber": "1393016",
        "articleTitle": "Table of contents",
        "volume": "13",
        "issue": "2",
        "startPage": "c1",
        "endPage": "c1",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    },
    {
        "publicationNumber": "92",
        "doi": "10.1109/TVLSI.2005.853195",
        "publicationYear": "2005",
        "publicationDate": "June 2005",
        "articleNumber": "1458801",
        "articleTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems Information for authors",
        "volume": "13",
        "issue": "6",
        "startPage": "c4",
        "endPage": "c4",
        "publisher": "IEEE",
        "articleContentType": "Journals",
        "publicationTitle": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
        "authors": []
    }
]