# RTL-Design-using-Verilog-with-SKY130-Technology

## **Index**

1. Introduction to Verilog RTL design and Synthesis
	1. Introduction to open-source simulator iverilog
		1. Introduction to iverilog design test bench
	2. Labs using iverilog and gtkwave
		1. Lab1 introduction to lab
		2. Lab2 Introduction iverilog gtkwave part1
		3. Lab2 Introduction iverilog gtkwave part2
	3. Introduction to Yosys and Logic synthesis
		1. Introduction to yosys
		2. introduction to logic synthesis part1
		3. introduction to logic synthesis part2
	4. Labs using Yosys and Sky130 PDKs
		1. Lab3 Yosys 1 good mux Part1
		2. Lab3 Yosys 1 good mux Part2
		3. Lab3 Yosys 1 good mux Part3
2. Timing libs, hierarchical vs flat synthesis and efficient flop coding styles
	1. Introduction to timing .libs
		1. Lab4 Introduction to dot Lib part1
		2. Lab4 Introduction to dot Lib part2
		3. Lab4 Introduction to dot Lib part3
	2. Hierarchical vs Flat Synthesis
		1. Lab5 Hier Synthesis Flat Synthesis Part1
		2. Lab5 Hier Synthesis Flat Synthesis Part2
	3. Various Flop Coding Styles and optimization
		1. Why Flops and Flop coding styles part1
		2. Why Flops and Flop coding styles part2
		3. Lab flop synthesis simulations part1
		4. Lab flop synthesis simulations part2
		5. Interesting optimisations part1
		6. Interesting optimisations part2
3. Combinational and sequential optimizations
	1. Introduction to optimizations
		1. Introduction to optimisations part1
		2. Introduction to optimisations part2
		3. Introduction to optimisations part3
	2. Combinational logic optimizations
		1. Lab06 Combinational Logic Optimisations part1
		2. Lab06 Combinational Logic Optimisations part2
	3. Sequential logic optimizations
		1. Lab07 Sequential Logic Optimisations part1
		2. Lab07 Sequential Logic Optimisations part2
		3. Lab07 Sequential Logic Optimisations part3
	4. Sequential optimizations for unused outputs
		1. Seq optimisation unused outputs part1
		2. Seq optimisation unused outputs part2
4. GLS, blocking vs non-blocking and Synthesis-Simulation mismatch
	1. GLS, Synthesis-Simulation mismatch and BlockingNon-blocking statements
		1. GLSConceptsAndFlowUsingIverilog
		2. SynthesisSimulationMismatch
		3. BlockingAndNonBlockingStatementsInVerilog
		4. CaveatsWithBlockingStatements
	2. Labs on GLS and Synthesis-Simulation Mismatch
		1. Lab GLS Synth Sim Mismatch part1
		2. Lab GLS Synth Sim Mismatch part2
	3. Labs on synth-sim mismatch for blocking statement
		1. Lab Synth sim mismatch blocking statement part1
		2. Lab Synth sim mismatch blocking statement part2
5. If, case, for loop and for generate
	1. If Case constructs
		1. IF CASE Constructs part1
		2. IF CASE Constructs part2
		3. IF CASE Constructs part3
	2. Labs on Incomplete If Case
		1. Lab Incomplete IF part1
		2. Lab Incomplete IF part2
	3. Labs on Incomplete overlapping Case
		1. Lab incomplete overlapping Case part1
		2. Lab incomplete overlapping Case part2
		3. Lab incomplete overlapping Case part3
		4. Lab incomplete overlapping Case part4
	4. for loop and for generate
		1. For Loop and For Generate part1
		2. For Loop and For Generate pa2t2
		3. For Loop and For Generate pa3t3
	5. Labs on for loop and for generate
		1. Lab For and For Generate part1
		2. Lab For and For Generate part2
		3. Lab For and For Generate part3
		4. Lab For and For Generate part4
