m255
K3
13
cModel Technology
Z0 dE:\HE_THONG_SO_HDL\THUC_HANH\LAB3_DMA\DMAFinal\software\DMA_TEST\obj\default\runtime\sim\mentor
valtera_merlin_master_translator
DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
!i10b 1
!s100 4P5fUaKYU<^L6SOJ;0?f@1
I_UZ;SCcPkW@90GX@EcHl^3
V0KIH7<bW[IFhHJBzB4US?0
!s105 altera_merlin_master_translator_sv_unit
S1
Z1 dE:\HE_THONG_SO_HDL\THUC_HANH\LAB3_DMA\DMAFinal\software\DMA_TEST\obj\default\runtime\sim\mentor
w1766478845
8E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_master_translator.sv
FE:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_master_translator.sv
L0 30
Z2 OV;L;10.1d;51
r1
!s85 0
31
!s108 1767348240.070000
!s107 E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|E:/HE_THONG_SO_HDL/THUC_HANH/LAB3_DMA/DMAFinal/System/testbench/System_tb/simulation/submodules/altera_merlin_master_translator.sv|-work|nios2_qsys_0_instruction_master_translator|
!s101 -O0
o-sv -work nios2_qsys_0_instruction_master_translator -O0
