// synthesis verilog_input_version verilog_2001
module top_module (
    input [3:0] in,
    output reg [1:0] pos  );
    
    always@(*) begin  // This is a combinational circuit
        casex(in)
            4'bxxx1 : pos = 'd0;
            4'bxx10 : pos = 'd1;
            4'bx100 : pos = 'd2;
            4'b1000 : pos = 'd3;
            default : pos = 0;
        endcase
    end


endmodule
