{
  "module_name": "tpc1_qm_regs.h",
  "hash_id": "6f417e6f379cfa3bcd9f93184476c1cfd0a682553dbbb8262937c4dbd0baaf02",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc1_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC1_QM_REGS_H_\n#define ASIC_REG_TPC1_QM_REGS_H_\n\n \n\n#define mmTPC1_QM_GLBL_CFG0                                          0xE48000\n\n#define mmTPC1_QM_GLBL_CFG1                                          0xE48004\n\n#define mmTPC1_QM_GLBL_PROT                                          0xE48008\n\n#define mmTPC1_QM_GLBL_ERR_CFG                                       0xE4800C\n\n#define mmTPC1_QM_GLBL_ERR_ADDR_LO                                   0xE48010\n\n#define mmTPC1_QM_GLBL_ERR_ADDR_HI                                   0xE48014\n\n#define mmTPC1_QM_GLBL_ERR_WDATA                                     0xE48018\n\n#define mmTPC1_QM_GLBL_SECURE_PROPS                                  0xE4801C\n\n#define mmTPC1_QM_GLBL_NON_SECURE_PROPS                              0xE48020\n\n#define mmTPC1_QM_GLBL_STS0                                          0xE48024\n\n#define mmTPC1_QM_GLBL_STS1                                          0xE48028\n\n#define mmTPC1_QM_PQ_BASE_LO                                         0xE48060\n\n#define mmTPC1_QM_PQ_BASE_HI                                         0xE48064\n\n#define mmTPC1_QM_PQ_SIZE                                            0xE48068\n\n#define mmTPC1_QM_PQ_PI                                              0xE4806C\n\n#define mmTPC1_QM_PQ_CI                                              0xE48070\n\n#define mmTPC1_QM_PQ_CFG0                                            0xE48074\n\n#define mmTPC1_QM_PQ_CFG1                                            0xE48078\n\n#define mmTPC1_QM_PQ_ARUSER                                          0xE4807C\n\n#define mmTPC1_QM_PQ_PUSH0                                           0xE48080\n\n#define mmTPC1_QM_PQ_PUSH1                                           0xE48084\n\n#define mmTPC1_QM_PQ_PUSH2                                           0xE48088\n\n#define mmTPC1_QM_PQ_PUSH3                                           0xE4808C\n\n#define mmTPC1_QM_PQ_STS0                                            0xE48090\n\n#define mmTPC1_QM_PQ_STS1                                            0xE48094\n\n#define mmTPC1_QM_PQ_RD_RATE_LIM_EN                                  0xE480A0\n\n#define mmTPC1_QM_PQ_RD_RATE_LIM_RST_TOKEN                           0xE480A4\n\n#define mmTPC1_QM_PQ_RD_RATE_LIM_SAT                                 0xE480A8\n\n#define mmTPC1_QM_PQ_RD_RATE_LIM_TOUT                                0xE480AC\n\n#define mmTPC1_QM_CQ_CFG0                                            0xE480B0\n\n#define mmTPC1_QM_CQ_CFG1                                            0xE480B4\n\n#define mmTPC1_QM_CQ_ARUSER                                          0xE480B8\n\n#define mmTPC1_QM_CQ_PTR_LO                                          0xE480C0\n\n#define mmTPC1_QM_CQ_PTR_HI                                          0xE480C4\n\n#define mmTPC1_QM_CQ_TSIZE                                           0xE480C8\n\n#define mmTPC1_QM_CQ_CTL                                             0xE480CC\n\n#define mmTPC1_QM_CQ_PTR_LO_STS                                      0xE480D4\n\n#define mmTPC1_QM_CQ_PTR_HI_STS                                      0xE480D8\n\n#define mmTPC1_QM_CQ_TSIZE_STS                                       0xE480DC\n\n#define mmTPC1_QM_CQ_CTL_STS                                         0xE480E0\n\n#define mmTPC1_QM_CQ_STS0                                            0xE480E4\n\n#define mmTPC1_QM_CQ_STS1                                            0xE480E8\n\n#define mmTPC1_QM_CQ_RD_RATE_LIM_EN                                  0xE480F0\n\n#define mmTPC1_QM_CQ_RD_RATE_LIM_RST_TOKEN                           0xE480F4\n\n#define mmTPC1_QM_CQ_RD_RATE_LIM_SAT                                 0xE480F8\n\n#define mmTPC1_QM_CQ_RD_RATE_LIM_TOUT                                0xE480FC\n\n#define mmTPC1_QM_CQ_IFIFO_CNT                                       0xE48108\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_LO                               0xE48120\n\n#define mmTPC1_QM_CP_MSG_BASE0_ADDR_HI                               0xE48124\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_LO                               0xE48128\n\n#define mmTPC1_QM_CP_MSG_BASE1_ADDR_HI                               0xE4812C\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_LO                               0xE48130\n\n#define mmTPC1_QM_CP_MSG_BASE2_ADDR_HI                               0xE48134\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_LO                               0xE48138\n\n#define mmTPC1_QM_CP_MSG_BASE3_ADDR_HI                               0xE4813C\n\n#define mmTPC1_QM_CP_LDMA_TSIZE_OFFSET                               0xE48140\n\n#define mmTPC1_QM_CP_LDMA_SRC_BASE_LO_OFFSET                         0xE48144\n\n#define mmTPC1_QM_CP_LDMA_SRC_BASE_HI_OFFSET                         0xE48148\n\n#define mmTPC1_QM_CP_LDMA_DST_BASE_LO_OFFSET                         0xE4814C\n\n#define mmTPC1_QM_CP_LDMA_DST_BASE_HI_OFFSET                         0xE48150\n\n#define mmTPC1_QM_CP_LDMA_COMMIT_OFFSET                              0xE48154\n\n#define mmTPC1_QM_CP_FENCE0_RDATA                                    0xE48158\n\n#define mmTPC1_QM_CP_FENCE1_RDATA                                    0xE4815C\n\n#define mmTPC1_QM_CP_FENCE2_RDATA                                    0xE48160\n\n#define mmTPC1_QM_CP_FENCE3_RDATA                                    0xE48164\n\n#define mmTPC1_QM_CP_FENCE0_CNT                                      0xE48168\n\n#define mmTPC1_QM_CP_FENCE1_CNT                                      0xE4816C\n\n#define mmTPC1_QM_CP_FENCE2_CNT                                      0xE48170\n\n#define mmTPC1_QM_CP_FENCE3_CNT                                      0xE48174\n\n#define mmTPC1_QM_CP_STS                                             0xE48178\n\n#define mmTPC1_QM_CP_CURRENT_INST_LO                                 0xE4817C\n\n#define mmTPC1_QM_CP_CURRENT_INST_HI                                 0xE48180\n\n#define mmTPC1_QM_CP_BARRIER_CFG                                     0xE48184\n\n#define mmTPC1_QM_CP_DBG_0                                           0xE48188\n\n#define mmTPC1_QM_PQ_BUF_ADDR                                        0xE48300\n\n#define mmTPC1_QM_PQ_BUF_RDATA                                       0xE48304\n\n#define mmTPC1_QM_CQ_BUF_ADDR                                        0xE48308\n\n#define mmTPC1_QM_CQ_BUF_RDATA                                       0xE4830C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}