{COMPONENT C:\CPU1_CPLDA.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Fri Jun 09 19:38:06 2023 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P CLK_16M {Pt "INPUT"}{Lq 0}{Ploc 100 1060}}
   {P CPU1_RW {Pt "INPUT"}{Lq 0}{Ploc 100 1020}}
   {P CPU1_AS {Pt "INPUT"}{Lq 0}{Ploc 100 1000}}
   {P CPU1_LDS {Pt "INPUT"}{Lq 0}{Ploc 100 980}}
   {P CPU1_UDS {Pt "INPUT"}{Lq 0}{Ploc 100 960}}
   {P CPU1_D0 {Pt "INPUT"}{Lq 0}{Ploc 100 940}}
   {P CPU1_D1 {Pt "INPUT"}{Lq 0}{Ploc 100 920}}
   {P CPU1_D2 {Pt "INPUT"}{Lq 0}{Ploc 100 900}}
   {P CPU1_D3 {Pt "INPUT"}{Lq 0}{Ploc 100 880}}
   {P CPU1_D4 {Pt "INPUT"}{Lq 0}{Ploc 100 860}}
   {P CPU1_D5 {Pt "INPUT"}{Lq 0}{Ploc 100 840}}
   {P CPU1_D6 {Pt "INPUT"}{Lq 0}{Ploc 100 820}}
   {P CPU1_D7 {Pt "INPUT"}{Lq 0}{Ploc 100 800}}
   {P CPU1_A23 {Pt "INPUT"}{Lq 0}{Ploc 100 780}}
   {P CPU1_A22 {Pt "INPUT"}{Lq 0}{Ploc 100 760}}
   {P CPU1_A21 {Pt "INPUT"}{Lq 0}{Ploc 100 740}}
   {P CPU1_A20 {Pt "INPUT"}{Lq 0}{Ploc 100 720}}
   {P CPU1_A19 {Pt "INPUT"}{Lq 0}{Ploc 100 700}}
   {P CPU1_A18 {Pt "INPUT"}{Lq 0}{Ploc 100 680}}
   {P CPU1_A17 {Pt "INPUT"}{Lq 0}{Ploc 100 660}}
   {P CPU1_A16 {Pt "INPUT"}{Lq 0}{Ploc 100 640}}
   {P CPU1_A15 {Pt "INPUT"}{Lq 0}{Ploc 100 620}}
   {P CPU1_A14 {Pt "INPUT"}{Lq 0}{Ploc 100 600}}
   {P CPU1_A13 {Pt "INPUT"}{Lq 0}{Ploc 100 580}}
   {P CPU1_A12 {Pt "INPUT"}{Lq 0}{Ploc 100 560}}
   {P CPU1_A11 {Pt "INPUT"}{Lq 0}{Ploc 100 540}}
   {P CPU1_A10 {Pt "INPUT"}{Lq 0}{Ploc 100 520}}
   {P CPU1_A9 {Pt "INPUT"}{Lq 0}{Ploc 100 500}}
   {P CPU1_A8 {Pt "INPUT"}{Lq 0}{Ploc 100 480}}
   {P CPU1_I2 {Pt "INPUT"}{Lq 0}{Ploc 100 460}}
   {P CPU1_I1 {Pt "INPUT"}{Lq 0}{Ploc 100 440}}
   {P CPU1_I0 {Pt "INPUT"}{Lq 0}{Ploc 100 420}}
   {P CPU1_FC2 {Pt "INPUT"}{Lq 0}{Ploc 100 400}}
   {P CPU1_FC1 {Pt "INPUT"}{Lq 0}{Ploc 100 380}}
   {P CPU1_FC0 {Pt "INPUT"}{Lq 0}{Ploc 100 360}}
   {P CPU1_I7 {Pt "INPUT"}{Lq 0}{Ploc 100 340}}
   {P CPU1_I4 {Pt "INPUT"}{Lq 0}{Ploc 100 320}}
   {P CPU1_2 {Pt "INPUT"}{Lq 0}{Ploc 100 300}}
   {P CPU1_1 {Pt "INPUT"}{Lq 0}{Ploc 100 280}}
   {P SYS_RESE {Pt "INPUT"}{Lq 0}{Ploc 100 260}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 190 1090}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 1070}
   [Ts 15][Tj "RC"]
   {Pnl 120 1030}
   {Pnl 120 1010}
   {Pnl 120 990}
   {Pnl 120 970}
   {Pnl 120 950}
   {Pnl 120 930}
   {Pnl 120 910}
   {Pnl 120 890}
   {Pnl 120 870}
   {Pnl 120 850}
   {Pnl 120 830}
   {Pnl 120 810}
   {Pnl 120 790}
   {Pnl 120 770}
   {Pnl 120 750}
   {Pnl 120 730}
   {Pnl 120 710}
   {Pnl 120 690}
   {Pnl 120 670}
   {Pnl 120 650}
   {Pnl 120 630}
   {Pnl 120 610}
   {Pnl 120 590}
   {Pnl 120 570}
   {Pnl 120 550}
   {Pnl 120 530}
   {Pnl 120 510}
   {Pnl 120 490}
   {Pnl 120 470}
   {Pnl 120 450}
   {Pnl 120 430}
   {Pnl 120 410}
   {Pnl 120 390}
   {Pnl 120 370}
   {Pnl 120 350}
   {Pnl 120 330}
   {Pnl 120 310}
   {Pnl 120 290}
   {Pnl 120 270}
   [Ts 15][Tj "LC"]

   {Sd A 83 1 2 4 5 6 8 9 10 11 12 15 16 17 18 20 21 22 24 25 27 28 29 30 31 33 34 35 36 37 39 40 45 46 48 60 61 63 64 84}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 1080 250 0}
   {L 130 1060 100 1060}
   {L 130 1070 140 1060 130 1050}
   {L 130 1020 100 1020}
   {L 130 1000 100 1000}
   {L 130 980 100 980}
   {L 130 960 100 960}
   {L 130 940 100 940}
   {L 130 920 100 920}
   {L 130 900 100 900}
   {L 130 880 100 880}
   {L 130 860 100 860}
   {L 130 840 100 840}
   {L 130 820 100 820}
   {L 130 800 100 800}
   {L 130 780 100 780}
   {L 130 760 100 760}
   {L 130 740 100 740}
   {L 130 720 100 720}
   {L 130 700 100 700}
   {L 130 680 100 680}
   {L 130 660 100 660}
   {L 130 640 100 640}
   {L 130 620 100 620}
   {L 130 600 100 600}
   {L 130 580 100 580}
   {L 130 560 100 560}
   {L 130 540 100 540}
   {L 130 520 100 520}
   {L 130 500 100 500}
   {L 130 480 100 480}
   {L 130 460 100 460}
   {L 130 440 100 440}
   {L 130 420 100 420}
   {L 130 400 100 400}
   {L 130 380 100 380}
   {L 130 360 100 360}
   {L 130 340 100 340}
   {L 130 320 100 320}
   {L 130 300 100 300}
   {L 130 280 100 280}
   {L 130 260 100 260}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "CLK_16M" 140 1060}
   {T "CPU1_RW" 140 1020}
   {T "CPU1_AS" 140 1000}
   {T "CPU1_LDS" 140 980}
   {T "CPU1_UDS" 140 960}
   {T "CPU1_D0" 140 940}
   {T "CPU1_D1" 140 920}
   {T "CPU1_D2" 140 900}
   {T "CPU1_D3" 140 880}
   {T "CPU1_D4" 140 860}
   {T "CPU1_D5" 140 840}
   {T "CPU1_D6" 140 820}
   {T "CPU1_D7" 140 800}
   {T "CPU1_A23" 140 780}
   {T "CPU1_A22" 140 760}
   {T "CPU1_A21" 140 740}
   {T "CPU1_A20" 140 720}
   {T "CPU1_A19" 140 700}
   {T "CPU1_A18" 140 680}
   {T "CPU1_A17" 140 660}
   {T "CPU1_A16" 140 640}
   {T "CPU1_A15" 140 620}
   {T "CPU1_A14" 140 600}
   {T "CPU1_A13" 140 580}
   {T "CPU1_A12" 140 560}
   {T "CPU1_A11" 140 540}
   {T "CPU1_A10" 140 520}
   {T "CPU1_A9" 140 500}
   {T "CPU1_A8" 140 480}
   {T "CPU1_I2" 140 460}
   {T "CPU1_I1" 140 440}
   {T "CPU1_I0" 140 420}
   {T "CPU1_FC2" 140 400}
   {T "CPU1_FC1" 140 380}
   {T "CPU1_FC0" 140 360}
   {T "CPU1_I7" 140 340}
   {T "CPU1_I4" 140 320}
   {T "CPU1_2" 140 300}
   {T "CPU1_1" 140 280}
   {T "SYS_RESE" 140 260}
   [Tj "RC"]
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "F1508ISPPLCC84" 190 -10}
  }

  {ATR
   {IN
    {Org 100 260}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD C:\CPU1_CPLDA 190 1080}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N CLK_16M
   }
   {N CPU1_RW
   }
   {N CPU1_AS
   }
   {N CPU1_LDS
   }
   {N CPU1_UDS
   }
   {N CPU1_D0
   }
   {N CPU1_D1
   }
   {N CPU1_D2
   }
   {N CPU1_D3
   }
   {N CPU1_D4
   }
   {N CPU1_D5
   }
   {N CPU1_D6
   }
   {N CPU1_D7
   }
   {N CPU1_A23
   }
   {N CPU1_A22
   }
   {N CPU1_A21
   }
   {N CPU1_A20
   }
   {N CPU1_A19
   }
   {N CPU1_A18
   }
   {N CPU1_A17
   }
   {N CPU1_A16
   }
   {N CPU1_A15
   }
   {N CPU1_A14
   }
   {N CPU1_A13
   }
   {N CPU1_A12
   }
   {N CPU1_A11
   }
   {N CPU1_A10
   }
   {N CPU1_A9
   }
   {N CPU1_A8
   }
   {N CPU1_I2
   }
   {N CPU1_I1
   }
   {N CPU1_I0
   }
   {N CPU1_FC2
   }
   {N CPU1_FC1
   }
   {N CPU1_FC0
   }
   {N CPU1_I7
   }
   {N CPU1_I4
   }
   {N CPU1_2
   }
   {N CPU1_1
   }
   {N SYS_RESE
   }
  }

  {SUBCOMP
  }
 }
}
