 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : pipeline
Version: J-2014.09-SP2
Date   : Thu Jan 18 17:57:31 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WORST   Library: c35_CORELIB_TYP
Wire Load Model Mode: enclosed

  Startpoint: decode1/o_inst_reg[6]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs1_reg[27]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_sub_5     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[6]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[6]/Q (DFEC3)                         1.26       1.26 f
  decode1/o_inst[6] (decode)                              0.00       1.26 f
  execute1/i_inst[6] (execute)                            0.00       1.26 f
  execute1/U65/Q (CLKIN12)                                0.24       1.50 r
  execute1/U64/Q (INV6)                                   0.08       1.58 f
  execute1/U118/Q (NAND32)                                0.48       2.06 r
  execute1/U309/Q (INV6)                                  0.15       2.21 f
  execute1/U46/Q (NAND28)                                 0.36       2.57 r
  execute1/U301/Q (OAI212)                                0.19       2.76 f
  execute1/U13/Q (CLKIN6)                                 0.19       2.94 r
  execute1/U463/Q (OAI2112)                               0.24       3.18 f
  execute1/U91/Q (INV6)                                   0.25       3.43 r
  execute1/U466/Q (OAI222)                                0.15       3.58 f
  execute1/U18/Q (NOR22)                                  0.29       3.87 r
  execute1/U17/Q (OAI222)                                 0.20       4.08 f
  execute1/alu1/i_op2[3] (alu)                            0.00       4.08 f
  execute1/alu1/U21/Q (BUF12)                             0.57       4.64 f
  execute1/alu1/sub_29/B[3] (alu_DW01_sub_5)              0.00       4.64 f
  execute1/alu1/sub_29/U233/Q (NAND28)                    0.30       4.94 r
  execute1/alu1/sub_29/U243/Q (NAND24)                    0.09       5.03 f
  execute1/alu1/sub_29/U278/Q (NOR24)                     0.18       5.21 r
  execute1/alu1/sub_29/U466/Q (AOI312)                    0.29       5.50 f
  execute1/alu1/sub_29/U242/Q (NAND26)                    0.49       5.99 r
  execute1/alu1/sub_29/U203/Q (INV6)                      0.10       6.09 f
  execute1/alu1/sub_29/U416/Q (OAI2112)                   0.36       6.45 r
  execute1/alu1/sub_29/U191/Q (NAND26)                    0.10       6.55 f
  execute1/alu1/sub_29/U69/Q (NAND24)                     0.36       6.91 r
  execute1/alu1/sub_29/U21/Q (CLKIN6)                     0.12       7.03 f
  execute1/alu1/sub_29/U54/Q (NAND33)                     0.41       7.44 r
  execute1/alu1/sub_29/U437/Q (AOI212)                    0.22       7.65 f
  execute1/alu1/sub_29/U255/Q (XOR22)                     0.44       8.09 r
  execute1/alu1/sub_29/DIFF[27] (alu_DW01_sub_5)          0.00       8.09 r
  execute1/alu1/U52/Q (NAND24)                            0.08       8.17 f
  execute1/alu1/U700/Q (NAND43)                           0.61       8.78 r
  execute1/alu1/o_result[27] (alu)                        0.00       8.78 r
  execute1/U311/Q (MUX24)                                 0.35       9.13 r
  execute1/o_rd_alu[27] (execute)                         0.00       9.13 r
  decode1/i_rd_alu[27] (decode)                           0.00       9.13 r
  decode1/U95/Q (INV6)                                    0.11       9.23 f
  decode1/U200/Q (OAI2112)                                0.25       9.49 r
  decode1/o_rs1_reg[27]/D (DFC3)                          0.00       9.49 r
  data arrival time                                                  9.49

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs1_reg[27]/C (DFC3)                          0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_inst_reg[6]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[27]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_sub_5     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[6]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[6]/Q (DFEC3)                         1.26       1.26 f
  decode1/o_inst[6] (decode)                              0.00       1.26 f
  execute1/i_inst[6] (execute)                            0.00       1.26 f
  execute1/U65/Q (CLKIN12)                                0.24       1.50 r
  execute1/U64/Q (INV6)                                   0.08       1.58 f
  execute1/U118/Q (NAND32)                                0.48       2.06 r
  execute1/U309/Q (INV6)                                  0.15       2.21 f
  execute1/U46/Q (NAND28)                                 0.36       2.57 r
  execute1/U301/Q (OAI212)                                0.19       2.76 f
  execute1/U13/Q (CLKIN6)                                 0.19       2.94 r
  execute1/U463/Q (OAI2112)                               0.24       3.18 f
  execute1/U91/Q (INV6)                                   0.25       3.43 r
  execute1/U466/Q (OAI222)                                0.15       3.58 f
  execute1/U18/Q (NOR22)                                  0.29       3.87 r
  execute1/U17/Q (OAI222)                                 0.20       4.08 f
  execute1/alu1/i_op2[3] (alu)                            0.00       4.08 f
  execute1/alu1/U21/Q (BUF12)                             0.57       4.64 f
  execute1/alu1/sub_29/B[3] (alu_DW01_sub_5)              0.00       4.64 f
  execute1/alu1/sub_29/U233/Q (NAND28)                    0.30       4.94 r
  execute1/alu1/sub_29/U243/Q (NAND24)                    0.09       5.03 f
  execute1/alu1/sub_29/U278/Q (NOR24)                     0.18       5.21 r
  execute1/alu1/sub_29/U466/Q (AOI312)                    0.29       5.50 f
  execute1/alu1/sub_29/U242/Q (NAND26)                    0.49       5.99 r
  execute1/alu1/sub_29/U203/Q (INV6)                      0.10       6.09 f
  execute1/alu1/sub_29/U416/Q (OAI2112)                   0.36       6.45 r
  execute1/alu1/sub_29/U191/Q (NAND26)                    0.10       6.55 f
  execute1/alu1/sub_29/U69/Q (NAND24)                     0.36       6.91 r
  execute1/alu1/sub_29/U21/Q (CLKIN6)                     0.12       7.03 f
  execute1/alu1/sub_29/U54/Q (NAND33)                     0.41       7.44 r
  execute1/alu1/sub_29/U437/Q (AOI212)                    0.22       7.65 f
  execute1/alu1/sub_29/U255/Q (XOR22)                     0.44       8.09 r
  execute1/alu1/sub_29/DIFF[27] (alu_DW01_sub_5)          0.00       8.09 r
  execute1/alu1/U52/Q (NAND24)                            0.08       8.17 f
  execute1/alu1/U700/Q (NAND43)                           0.61       8.78 r
  execute1/alu1/o_result[27] (alu)                        0.00       8.78 r
  execute1/U311/Q (MUX24)                                 0.35       9.13 r
  execute1/o_rd_alu[27] (execute)                         0.00       9.13 r
  decode1/i_rd_alu[27] (decode)                           0.00       9.13 r
  decode1/U95/Q (INV6)                                    0.11       9.23 f
  decode1/U202/Q (OAI2112)                                0.25       9.49 r
  decode1/o_rs2_reg[27]/D (DFC3)                          0.00       9.49 r
  data arrival time                                                  9.49

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs2_reg[27]/C (DFC3)                          0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_inst_reg[4]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs1_reg[27]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_sub_5     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[4]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[4]/Q (DFEC3)                         1.30       1.30 f
  decode1/o_inst[4] (decode)                              0.00       1.30 f
  execute1/i_inst[4] (execute)                            0.00       1.30 f
  execute1/U372/Q (NAND34)                                0.46       1.77 r
  execute1/U237/Q (CLKIN15)                               0.24       2.01 f
  execute1/U290/Q (NAND33)                                0.68       2.68 r
  execute1/U40/Q (INV6)                                   0.19       2.87 f
  execute1/U81/Q (NAND26)                                 0.50       3.37 r
  execute1/U22/Q (INV3)                                   0.12       3.49 f
  execute1/U72/Q (INV3)                                   0.37       3.87 r
  execute1/U286/Q (OAI212)                                0.17       4.04 f
  execute1/alu1/i_op2[0] (alu)                            0.00       4.04 f
  execute1/alu1/U491/Q (CLKBU15)                          0.49       4.53 f
  execute1/alu1/sub_29/B[0] (alu_DW01_sub_5)              0.00       4.53 f
  execute1/alu1/sub_29/U146/Q (CLKIN15)                   0.18       4.70 r
  execute1/alu1/sub_29/U200/Q (NAND28)                    0.11       4.82 f
  execute1/alu1/sub_29/U148/Q (CLKIN12)                   0.12       4.94 r
  execute1/alu1/sub_29/U243/Q (NAND24)                    0.09       5.03 f
  execute1/alu1/sub_29/U278/Q (NOR24)                     0.18       5.21 r
  execute1/alu1/sub_29/U466/Q (AOI312)                    0.29       5.50 f
  execute1/alu1/sub_29/U242/Q (NAND26)                    0.49       5.99 r
  execute1/alu1/sub_29/U203/Q (INV6)                      0.10       6.09 f
  execute1/alu1/sub_29/U416/Q (OAI2112)                   0.36       6.45 r
  execute1/alu1/sub_29/U191/Q (NAND26)                    0.10       6.55 f
  execute1/alu1/sub_29/U69/Q (NAND24)                     0.36       6.91 r
  execute1/alu1/sub_29/U21/Q (CLKIN6)                     0.12       7.03 f
  execute1/alu1/sub_29/U54/Q (NAND33)                     0.41       7.44 r
  execute1/alu1/sub_29/U437/Q (AOI212)                    0.22       7.65 f
  execute1/alu1/sub_29/U255/Q (XOR22)                     0.44       8.09 r
  execute1/alu1/sub_29/DIFF[27] (alu_DW01_sub_5)          0.00       8.09 r
  execute1/alu1/U52/Q (NAND24)                            0.08       8.17 f
  execute1/alu1/U700/Q (NAND43)                           0.61       8.78 r
  execute1/alu1/o_result[27] (alu)                        0.00       8.78 r
  execute1/U311/Q (MUX24)                                 0.35       9.13 r
  execute1/o_rd_alu[27] (execute)                         0.00       9.13 r
  decode1/i_rd_alu[27] (decode)                           0.00       9.13 r
  decode1/U95/Q (INV6)                                    0.11       9.23 f
  decode1/U200/Q (OAI2112)                                0.25       9.49 r
  decode1/o_rs1_reg[27]/D (DFC3)                          0.00       9.49 r
  data arrival time                                                  9.49

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs1_reg[27]/C (DFC3)                          0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_inst_reg[4]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[27]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_sub_5     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[4]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[4]/Q (DFEC3)                         1.30       1.30 f
  decode1/o_inst[4] (decode)                              0.00       1.30 f
  execute1/i_inst[4] (execute)                            0.00       1.30 f
  execute1/U372/Q (NAND34)                                0.46       1.77 r
  execute1/U237/Q (CLKIN15)                               0.24       2.01 f
  execute1/U290/Q (NAND33)                                0.68       2.68 r
  execute1/U40/Q (INV6)                                   0.19       2.87 f
  execute1/U81/Q (NAND26)                                 0.50       3.37 r
  execute1/U22/Q (INV3)                                   0.12       3.49 f
  execute1/U72/Q (INV3)                                   0.37       3.87 r
  execute1/U286/Q (OAI212)                                0.17       4.04 f
  execute1/alu1/i_op2[0] (alu)                            0.00       4.04 f
  execute1/alu1/U491/Q (CLKBU15)                          0.49       4.53 f
  execute1/alu1/sub_29/B[0] (alu_DW01_sub_5)              0.00       4.53 f
  execute1/alu1/sub_29/U146/Q (CLKIN15)                   0.18       4.70 r
  execute1/alu1/sub_29/U200/Q (NAND28)                    0.11       4.82 f
  execute1/alu1/sub_29/U148/Q (CLKIN12)                   0.12       4.94 r
  execute1/alu1/sub_29/U243/Q (NAND24)                    0.09       5.03 f
  execute1/alu1/sub_29/U278/Q (NOR24)                     0.18       5.21 r
  execute1/alu1/sub_29/U466/Q (AOI312)                    0.29       5.50 f
  execute1/alu1/sub_29/U242/Q (NAND26)                    0.49       5.99 r
  execute1/alu1/sub_29/U203/Q (INV6)                      0.10       6.09 f
  execute1/alu1/sub_29/U416/Q (OAI2112)                   0.36       6.45 r
  execute1/alu1/sub_29/U191/Q (NAND26)                    0.10       6.55 f
  execute1/alu1/sub_29/U69/Q (NAND24)                     0.36       6.91 r
  execute1/alu1/sub_29/U21/Q (CLKIN6)                     0.12       7.03 f
  execute1/alu1/sub_29/U54/Q (NAND33)                     0.41       7.44 r
  execute1/alu1/sub_29/U437/Q (AOI212)                    0.22       7.65 f
  execute1/alu1/sub_29/U255/Q (XOR22)                     0.44       8.09 r
  execute1/alu1/sub_29/DIFF[27] (alu_DW01_sub_5)          0.00       8.09 r
  execute1/alu1/U52/Q (NAND24)                            0.08       8.17 f
  execute1/alu1/U700/Q (NAND43)                           0.61       8.78 r
  execute1/alu1/o_result[27] (alu)                        0.00       8.78 r
  execute1/U311/Q (MUX24)                                 0.35       9.13 r
  execute1/o_rd_alu[27] (execute)                         0.00       9.13 r
  decode1/i_rd_alu[27] (decode)                           0.00       9.13 r
  decode1/U95/Q (INV6)                                    0.11       9.23 f
  decode1/U202/Q (OAI2112)                                0.25       9.49 r
  decode1/o_rs2_reg[27]/D (DFC3)                          0.00       9.49 r
  data arrival time                                                  9.49

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs2_reg[27]/C (DFC3)                          0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_inst_reg[4]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[0]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_cmp2_67   10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[4]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[4]/Q (DFEC3)                         1.30       1.30 f
  decode1/o_inst[4] (decode)                              0.00       1.30 f
  execute1/i_inst[4] (execute)                            0.00       1.30 f
  execute1/U372/Q (NAND34)                                0.46       1.77 r
  execute1/U237/Q (CLKIN15)                               0.24       2.01 f
  execute1/U290/Q (NAND33)                                0.68       2.68 r
  execute1/U205/Q (BUF2)                                  0.48       3.16 r
  execute1/U144/Q (INV3)                                  0.28       3.45 f
  execute1/U201/Q (CLKIN3)                                0.35       3.80 r
  execute1/U507/Q (OAI212)                                0.26       4.06 f
  execute1/alu1/i_op1[14] (alu)                           0.00       4.06 f
  execute1/alu1/U62/Q (BUF8)                              0.69       4.74 f
  execute1/alu1/lt_41/A[14] (alu_DW01_cmp2_67)            0.00       4.74 f
  execute1/alu1/lt_41/U35/Q (NAND23)                      0.31       5.05 r
  execute1/alu1/lt_41/U8/Q (NAND22)                       0.14       5.19 f
  execute1/alu1/lt_41/U120/Q (AOI2112)                    0.36       5.55 r
  execute1/alu1/lt_41/U106/Q (INV6)                       0.25       5.80 f
  execute1/alu1/lt_41/U176/Q (OAI222)                     0.37       6.17 r
  execute1/alu1/lt_41/U38/Q (NOR23)                       0.21       6.38 f
  execute1/alu1/lt_41/U66/Q (NAND23)                      0.37       6.76 r
  execute1/alu1/lt_41/U100/Q (OAI312)                     0.16       6.92 f
  execute1/alu1/lt_41/U174/Q (AOI312)                     0.44       7.35 r
  execute1/alu1/lt_41/LT_LE (alu_DW01_cmp2_67)            0.00       7.35 r
  execute1/alu1/U15/Q (NAND24)                            0.08       7.43 f
  execute1/alu1/U990/Q (OAI222)                           0.43       7.86 r
  execute1/alu1/U312/Q (INV6)                             0.08       7.94 f
  execute1/alu1/U611/Q (NAND34)                           0.38       8.32 r
  execute1/alu1/o_result[0] (alu)                         0.00       8.32 r
  execute1/U25/Q (NAND28)                                 0.08       8.40 f
  execute1/U295/Q (NAND28)                                0.31       8.71 r
  execute1/o_rd_alu[0] (execute)                          0.00       8.71 r
  decode1/i_rd_alu[0] (decode)                            0.00       8.71 r
  decode1/U198/Q (AOI222)                                 0.20       8.91 f
  decode1/U203/Q (OAI2112)                                0.57       9.49 r
  decode1/o_rs2_reg[0]/D (DFC3)                           0.00       9.49 r
  data arrival time                                                  9.49

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs2_reg[0]/C (DFC3)                           0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_inst_reg[2]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: counter_calculation1/s_pc_final_reg[31]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_add_1     10k                   c35_CORELIB_TYP
  counter_calculation
                     10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[2]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[2]/Q (DFEC3)                         1.22       1.22 f
  decode1/o_inst[2] (decode)                              0.00       1.22 f
  execute1/i_inst[2] (execute)                            0.00       1.22 f
  execute1/U247/Q (CLKIN12)                               0.29       1.52 r
  execute1/U243/Q (NAND22)                                0.14       1.66 f
  execute1/U367/Q (INV6)                                  0.30       1.96 r
  execute1/U300/Q (NAND22)                                0.14       2.10 f
  execute1/U39/Q (INV6)                                   0.25       2.35 r
  execute1/U38/Q (NAND28)                                 0.15       2.50 f
  execute1/U373/Q (NAND28)                                0.56       3.06 r
  execute1/U141/Q (INV6)                                  0.25       3.32 f
  execute1/U234/Q (OAI221)                                0.63       3.94 r
  execute1/alu1/i_op1[1] (alu)                            0.00       3.94 r
  execute1/alu1/U33/Q (BUF15)                             0.51       4.45 r
  execute1/alu1/add_27/A[1] (alu_DW01_add_1)              0.00       4.45 r
  execute1/alu1/add_27/U402/Q (CLKIN6)                    0.13       4.58 f
  execute1/alu1/add_27/U342/Q (NAND24)                    0.37       4.95 r
  execute1/alu1/add_27/U141/Q (INV6)                      0.08       5.02 f
  execute1/alu1/add_27/U231/Q (AOI212)                    0.28       5.30 r
  execute1/alu1/add_27/U239/Q (AOI312)                    0.25       5.56 f
  execute1/alu1/add_27/U227/Q (NAND28)                    0.35       5.90 r
  execute1/alu1/add_27/U3/Q (INV4)                        0.09       6.00 f
  execute1/alu1/add_27/U392/Q (OAI2112)                   0.31       6.31 r
  execute1/alu1/add_27/U167/Q (BUF15)                     0.40       6.71 r
  execute1/alu1/add_27/U374/Q (AOI222)                    0.20       6.92 f
  execute1/alu1/add_27/U2/Q (NAND28)                      0.42       7.33 r
  execute1/alu1/add_27/U191/Q (INV10)                     0.09       7.42 f
  execute1/alu1/add_27/U380/Q (OAI312)                    0.40       7.82 r
  execute1/alu1/add_27/U196/Q (XOR22)                     0.63       8.44 f
  execute1/alu1/add_27/SUM[31] (alu_DW01_add_1)           0.00       8.44 f
  execute1/alu1/U9/Q (NAND23)                             0.25       8.69 r
  execute1/alu1/U661/Q (NAND34)                           0.13       8.83 f
  execute1/alu1/o_result[31] (alu)                        0.00       8.83 f
  execute1/o_newpc[31] (execute)                          0.00       8.83 f
  counter_calculation1/i_newpc[31] (counter_calculation)
                                                          0.00       8.83 f
  counter_calculation1/U12/Q (MUX22)                      0.46       9.29 f
  counter_calculation1/s_pc_final_reg[31]/D (DFEC1)       0.00       9.29 f
  data arrival time                                                  9.29

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  counter_calculation1/s_pc_final_reg[31]/C (DFEC1)       0.00       9.50 r
  library setup time                                     -0.21       9.29
  data required time                                                 9.29
  --------------------------------------------------------------------------
  data required time                                                 9.29
  data arrival time                                                 -9.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_validity_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[15]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_sub_5     10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_validity_reg/C (DFC3)                         0.00 #     0.00 r
  decode1/o_validity_reg/Q (DFC3)                         1.22       1.22 f
  decode1/o_validity (decode)                             0.00       1.22 f
  execute1/i_validity (execute)                           0.00       1.22 f
  execute1/U439/Q (NAND34)                                0.60       1.81 r
  execute1/U120/Q (BUF4)                                  0.47       2.28 r
  execute1/U37/Q (BUF4)                                   0.58       2.86 r
  execute1/U387/Q (NOR30)                                 0.63       3.49 f
  execute1/U51/Q (NOR22)                                  0.41       3.90 r
  execute1/U53/Q (CLKIN6)                                 0.14       4.03 f
  execute1/U52/Q (NOR24)                                  0.22       4.25 r
  execute1/U56/Q (NAND24)                                 0.07       4.32 f
  execute1/alu1/i_op2[4] (alu)                            0.00       4.32 f
  execute1/alu1/U564/Q (BUF15)                            0.49       4.81 f
  execute1/alu1/sub_29/B[4] (alu_DW01_sub_5)              0.00       4.81 f
  execute1/alu1/sub_29/U141/Q (INV12)                     0.23       5.04 r
  execute1/alu1/sub_29/U144/Q (NAND28)                    0.10       5.15 f
  execute1/alu1/sub_29/U463/Q (AOI312)                    0.44       5.59 r
  execute1/alu1/sub_29/U265/Q (NAND26)                    0.20       5.79 f
  execute1/alu1/sub_29/U5/Q (NAND24)                      0.32       6.11 r
  execute1/alu1/sub_29/U353/Q (INV6)                      0.10       6.21 f
  execute1/alu1/sub_29/U334/Q (NAND34)                    0.44       6.65 r
  execute1/alu1/sub_29/U269/Q (INV6)                      0.07       6.72 f
  execute1/alu1/sub_29/U356/Q (OAI2112)                   0.38       7.10 r
  execute1/alu1/sub_29/U72/Q (NAND22)                     0.15       7.26 f
  execute1/alu1/sub_29/U457/Q (NAND24)                    0.41       7.67 r
  execute1/alu1/sub_29/U364/Q (XOR22)                     0.48       8.15 r
  execute1/alu1/sub_29/DIFF[15] (alu_DW01_sub_5)          0.00       8.15 r
  execute1/alu1/U493/Q (AOI222)                           0.27       8.42 f
  execute1/alu1/U68/Q (NAND24)                            0.39       8.81 r
  execute1/alu1/o_result[15] (alu)                        0.00       8.81 r
  execute1/U152/Q (NAND26)                                0.08       8.90 f
  execute1/U233/Q (NAND28)                                0.25       9.15 r
  execute1/o_rd_alu[15] (execute)                         0.00       9.15 r
  decode1/i_rd_alu[15] (decode)                           0.00       9.15 r
  decode1/U96/Q (INV10)                                   0.08       9.23 f
  decode1/U408/Q (OAI2112)                                0.26       9.49 r
  decode1/o_rs2_reg[15]/D (DFC3)                          0.00       9.49 r
  data arrival time                                                  9.49

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs2_reg[15]/C (DFC3)                          0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: decode1/o_validity_reg
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  decode1/o_validity_reg/C (DFC3)          0.00 #     0.00 r
  decode1/o_validity_reg/Q (DFC3)          1.22       1.22 f
  decode1/o_validity (decode)              0.00       1.22 f
  execute1/i_validity (execute)            0.00       1.22 f
  execute1/U439/Q (NAND34)                 0.60       1.81 r
  execute1/U120/Q (BUF4)                   0.47       2.28 r
  execute1/U94/Q (BUF15)                   0.27       2.55 r
  execute1/U305/Q (NOR24)                  0.14       2.68 f
  execute1/U95/Q (NAND24)                  0.35       3.03 r
  execute1/U62/Q (BUF15)                   0.29       3.32 r
  execute1/U306/Q (NAND28)                 0.20       3.52 f
  execute1/U26/Q (CLKIN12)                 0.27       3.79 r
  execute1/U362/Q (OAI222)                 0.16       3.96 f
  execute1/alu1/i_op1[9] (alu)             0.00       3.96 f
  execute1/alu1/U711/Q (BUF15)             0.53       4.49 f
  execute1/alu1/U305/Q (INV2)              0.73       5.21 r
  execute1/alu1/U279/Q (INV3)              0.25       5.46 f
  execute1/alu1/U560/Q (OAI221)            0.71       6.17 r
  execute1/alu1/U196/Q (NOR23)             0.35       6.52 f
  execute1/alu1/U86/Q (MUX26)              0.53       7.06 f
  execute1/alu1/U832/Q (AOI221)            0.45       7.51 r
  execute1/alu1/U397/Q (OAI212)            0.12       7.63 f
  execute1/alu1/U1038/Q (NAND22)           0.34       7.98 r
  execute1/alu1/U593/Q (MUX22)             0.41       8.39 r
  execute1/alu1/U592/Q (NAND43)            0.15       8.53 f
  execute1/alu1/o_result[7] (alu)          0.00       8.53 f
  execute1/U370/Q (AOI212)                 0.45       8.98 r
  execute1/U257/Q (CLKIN6)                 0.17       9.14 f
  execute1/o_rd_alu[7] (execute)           0.00       9.14 f
  decode1/i_rd_alu[7] (decode)             0.00       9.14 f
  decode1/U196/Q (INV6)                    0.22       9.36 r
  decode1/U147/Q (OAI2112)                 0.13       9.50 f
  decode1/o_rs2_reg[7]/D (DFC3)            0.00       9.50 f
  data arrival time                                   9.50

  clock HCLK (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.50       9.50
  decode1/o_rs2_reg[7]/C (DFC3)            0.00       9.50 r
  library setup time                       0.00       9.50
  data required time                                  9.50
  -----------------------------------------------------------
  data required time                                  9.50
  data arrival time                                  -9.50
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decode1/o_inst_reg[2]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[7]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock HCLK (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  decode1/o_inst_reg[2]/C (DFEC3)          0.00 #     0.00 r
  decode1/o_inst_reg[2]/Q (DFEC3)          1.02       1.02 r
  decode1/o_inst[2] (decode)               0.00       1.02 r
  execute1/i_inst[2] (execute)             0.00       1.02 r
  execute1/U247/Q (CLKIN12)                0.23       1.25 f
  execute1/U441/Q (NAND43)                 0.69       1.93 r
  execute1/U359/Q (CLKIN12)                0.18       2.11 f
  execute1/U173/Q (INV6)                   0.27       2.38 r
  execute1/U172/Q (NAND28)                 0.07       2.45 f
  execute1/U366/Q (INV6)                   0.15       2.59 r
  execute1/U329/Q (NAND34)                 0.13       2.72 f
  execute1/U35/Q (NAND26)                  0.33       3.06 r
  execute1/U379/Q (BUF15)                  0.36       3.41 r
  execute1/U34/Q (CLKIN15)                 0.14       3.56 f
  execute1/U16/Q (INV12)                   0.24       3.79 r
  execute1/U362/Q (OAI222)                 0.17       3.96 f
  execute1/alu1/i_op1[9] (alu)             0.00       3.96 f
  execute1/alu1/U711/Q (BUF15)             0.53       4.49 f
  execute1/alu1/U305/Q (INV2)              0.73       5.21 r
  execute1/alu1/U279/Q (INV3)              0.25       5.46 f
  execute1/alu1/U560/Q (OAI221)            0.71       6.17 r
  execute1/alu1/U196/Q (NOR23)             0.35       6.52 f
  execute1/alu1/U86/Q (MUX26)              0.53       7.06 f
  execute1/alu1/U832/Q (AOI221)            0.45       7.51 r
  execute1/alu1/U397/Q (OAI212)            0.12       7.63 f
  execute1/alu1/U1038/Q (NAND22)           0.34       7.98 r
  execute1/alu1/U593/Q (MUX22)             0.41       8.39 r
  execute1/alu1/U592/Q (NAND43)            0.15       8.53 f
  execute1/alu1/o_result[7] (alu)          0.00       8.53 f
  execute1/U370/Q (AOI212)                 0.45       8.98 r
  execute1/U257/Q (CLKIN6)                 0.17       9.14 f
  execute1/o_rd_alu[7] (execute)           0.00       9.14 f
  decode1/i_rd_alu[7] (decode)             0.00       9.14 f
  decode1/U196/Q (INV6)                    0.22       9.36 r
  decode1/U147/Q (OAI2112)                 0.13       9.50 f
  decode1/o_rs2_reg[7]/D (DFC3)            0.00       9.50 f
  data arrival time                                   9.50

  clock HCLK (rise edge)                  10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.50       9.50
  decode1/o_rs2_reg[7]/C (DFC3)            0.00       9.50 r
  library setup time                       0.00       9.50
  data required time                                  9.50
  -----------------------------------------------------------
  data required time                                  9.50
  data arrival time                                  -9.50
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: decode1/o_inst_reg[4]
              (rising edge-triggered flip-flop clocked by HCLK)
  Endpoint: decode1/o_rs2_reg[0]
            (rising edge-triggered flip-flop clocked by HCLK)
  Path Group: HCLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           10k                   c35_CORELIB_TYP
  execute            10k                   c35_CORELIB_TYP
  alu                10k                   c35_CORELIB_TYP
  alu_DW01_cmp2_67   10k                   c35_CORELIB_TYP
  decode             10k                   c35_CORELIB_TYP

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock HCLK (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  decode1/o_inst_reg[4]/C (DFEC3)                         0.00 #     0.00 r
  decode1/o_inst_reg[4]/Q (DFEC3)                         1.30       1.30 f
  decode1/o_inst[4] (decode)                              0.00       1.30 f
  execute1/i_inst[4] (execute)                            0.00       1.30 f
  execute1/U372/Q (NAND34)                                0.46       1.77 r
  execute1/U237/Q (CLKIN15)                               0.24       2.01 f
  execute1/U290/Q (NAND33)                                0.68       2.68 r
  execute1/U205/Q (BUF2)                                  0.48       3.16 r
  execute1/U144/Q (INV3)                                  0.28       3.45 f
  execute1/U201/Q (CLKIN3)                                0.35       3.80 r
  execute1/U507/Q (OAI212)                                0.26       4.06 f
  execute1/alu1/i_op1[14] (alu)                           0.00       4.06 f
  execute1/alu1/U62/Q (BUF8)                              0.69       4.74 f
  execute1/alu1/lt_41/A[14] (alu_DW01_cmp2_67)            0.00       4.74 f
  execute1/alu1/lt_41/U35/Q (NAND23)                      0.31       5.05 r
  execute1/alu1/lt_41/U8/Q (NAND22)                       0.14       5.19 f
  execute1/alu1/lt_41/U120/Q (AOI2112)                    0.36       5.55 r
  execute1/alu1/lt_41/U106/Q (INV6)                       0.25       5.80 f
  execute1/alu1/lt_41/U4/Q (CLKIN12)                      0.22       6.02 r
  execute1/alu1/lt_41/U77/Q (AOI312)                      0.20       6.23 f
  execute1/alu1/lt_41/U9/Q (NAND34)                       0.45       6.67 r
  execute1/alu1/lt_41/U100/Q (OAI312)                     0.24       6.92 f
  execute1/alu1/lt_41/U174/Q (AOI312)                     0.44       7.35 r
  execute1/alu1/lt_41/LT_LE (alu_DW01_cmp2_67)            0.00       7.35 r
  execute1/alu1/U15/Q (NAND24)                            0.08       7.43 f
  execute1/alu1/U990/Q (OAI222)                           0.43       7.86 r
  execute1/alu1/U312/Q (INV6)                             0.08       7.94 f
  execute1/alu1/U611/Q (NAND34)                           0.38       8.32 r
  execute1/alu1/o_result[0] (alu)                         0.00       8.32 r
  execute1/U25/Q (NAND28)                                 0.08       8.40 f
  execute1/U295/Q (NAND28)                                0.31       8.71 r
  execute1/o_rd_alu[0] (execute)                          0.00       8.71 r
  decode1/i_rd_alu[0] (decode)                            0.00       8.71 r
  decode1/U198/Q (AOI222)                                 0.20       8.91 f
  decode1/U203/Q (OAI2112)                                0.57       9.48 r
  decode1/o_rs2_reg[0]/D (DFC3)                           0.00       9.48 r
  data arrival time                                                  9.48

  clock HCLK (rise edge)                                 10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.50       9.50
  decode1/o_rs2_reg[0]/C (DFC3)                           0.00       9.50 r
  library setup time                                     -0.01       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
