--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\Kommon\Applications\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml vga_controller.twx vga_controller.ncd -o
vga_controller.twr vga_controller.pcf

Design file:              vga_controller.ncd
Physical constraint file: vga_controller.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1124 paths analyzed, 421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[2].U_TQ (SLICE_X50Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_4 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_4 to ila/U0/I_TQ0.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.YQ      Tcko                  0.587   rotary/quad_count<5>
                                                       rotary/quad_count_4
    SLICE_X50Y46.BY      net (fanout=11)       5.835   rotary/quad_count<4>
    SLICE_X50Y46.CLK     Tdick                 0.382   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[2].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      6.804ns (0.969ns logic, 5.835ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[3].U_TQ (SLICE_X50Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/quad_count_5 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.692ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/quad_count_5 to ila/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.XQ      Tcko                  0.591   rotary/quad_count<5>
                                                       rotary/quad_count_5
    SLICE_X50Y46.BX      net (fanout=10)       5.741   rotary/quad_count<5>
    SLICE_X50Y46.CLK     Tdick                 0.360   ila/U0/iTRIG_IN<3>
                                                       ila/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      6.692ns (0.951ns logic, 5.741ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X42Y22.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X36Y29.G4      net (fanout=36)       2.568   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X36Y29.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG1_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.U1_MUXF5
    SLICE_X36Y28.FXINB   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X36Y28.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X42Y22.SR      net (fanout=3)        1.117   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X42Y22.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (2.939ns logic, 3.685ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X36Y28.G4      net (fanout=36)       2.568   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X36Y28.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.UG0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X36Y28.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X36Y28.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X42Y22.SR      net (fanout=3)        1.117   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X42Y22.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (2.939ns logic, 3.685ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 0.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.YQ      Tcko                  0.587   ila/U0/I_NO_D.U_ILA/iCAPTURE
                                                       ila/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X36Y28.F4      net (fanout=36)       2.503   ila/U0/I_NO_D.U_ILA/iCAPTURE
    SLICE_X36Y28.F5      Tif5                  1.033   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.UF0_CFGLUT4
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.U0_MUXF5
    SLICE_X36Y28.FXINA   net (fanout=1)        0.000   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X36Y28.Y       Tif6y                 0.409   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_NO_RPM.I_NO_OREG.U_MUXF6
    SLICE_X42Y22.SR      net (fanout=3)        1.117   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X42Y22.CLK     Tsrck                 0.910   ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (2.939ns logic, 3.620ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[1].U_TQ (SLICE_X51Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_3 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 0)
  Clock Path Skew:      2.397ns (1.637 - -0.760)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_3 to ila/U0/I_TQ0.G_TW[1].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y68.XQ      Tcko                  0.473   rotary/quad_count<3>
                                                       rotary/quad_count_3
    SLICE_X51Y46.BX      net (fanout=11)       1.886   rotary/quad_count<3>
    SLICE_X51Y46.CLK     Tckdi       (-Th)    -0.093   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[1].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.566ns logic, 1.886ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_TQ0.G_TW[0].U_TQ (SLICE_X51Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_2 (FF)
  Destination:          ila/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.802ns (Levels of Logic = 0)
  Clock Path Skew:      2.397ns (1.637 - -0.760)
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_2 to ila/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y69.YQ      Tcko                  0.522   rotary/quad_count<2>
                                                       rotary/quad_count_2
    SLICE_X51Y46.BY      net (fanout=11)       2.145   rotary/quad_count<2>
    SLICE_X51Y46.CLK     Tckdi       (-Th)    -0.135   ila/U0/iTRIG_IN<1>
                                                       ila/U0/I_TQ0.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.802ns (0.657ns logic, 2.145ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAMB16_X1Y3.DIB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF (FF)
  Destination:          ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.035 - 0.022)
  Source Clock:         CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Destination Clock:    CLKIN_IBUFG_OUT_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y30.YQ      Tcko                  0.522   ila/U0/I_NO_D.U_ILA/iDATA<5>
                                                       ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF
    RAMB16_X1Y3.DIB1     net (fanout=1)        0.244   ila/U0/I_NO_D.U_ILA/iDATA<4>
    RAMB16_X1Y3.CLKB     Tbckd       (-Th)     0.126   ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i
                                                       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[0].U_BRAM/ram_rt1_s1_s2_if.ram_rt1_s1_s2_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.396ns logic, 0.244ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: clock_divider/DCM_SP_INST/CLKIN
  Logical resource: clock_divider/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLK0_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 
20 nS  HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1185 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.084ns.
--------------------------------------------------------------------------------

Paths for end point debounce_ROTB/sync_out (SLICE_X45Y65.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_1 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.077ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.088 - 0.095)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_1 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.YQ      Tcko                  0.652   debounce_ROTB/count<14>
                                                       debounce_ROTB/count_1
    SLICE_X14Y34.F3      net (fanout=2)        0.893   debounce_ROTB/count<1>
    SLICE_X14Y34.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X16Y36.G1      net (fanout=1)        0.724   debounce_ROTB/out13
    SLICE_X16Y36.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X45Y65.CE      net (fanout=16)       2.735   debounce_ROTB/count_MAX
    SLICE_X45Y65.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      7.077ns (2.725ns logic, 4.352ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_2 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.931ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_2 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.YQ      Tcko                  0.652   debounce_ROTB/count<3>
                                                       debounce_ROTB/count_2
    SLICE_X14Y34.F2      net (fanout=2)        0.747   debounce_ROTB/count<2>
    SLICE_X14Y34.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X16Y36.G1      net (fanout=1)        0.724   debounce_ROTB/out13
    SLICE_X16Y36.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X45Y65.CE      net (fanout=16)       2.735   debounce_ROTB/count_MAX
    SLICE_X45Y65.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.931ns (2.725ns logic, 4.206ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTB/count_4 (FF)
  Destination:          debounce_ROTB/sync_out (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.088 - 0.090)
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTB/count_4 to debounce_ROTB/sync_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.YQ      Tcko                  0.652   debounce_ROTB/count<5>
                                                       debounce_ROTB/count_4
    SLICE_X14Y34.F1      net (fanout=2)        0.526   debounce_ROTB/count<4>
    SLICE_X14Y34.X       Tilo                  0.759   debounce_ROTB/out13
                                                       debounce_ROTB/out13
    SLICE_X16Y36.G1      net (fanout=1)        0.724   debounce_ROTB/out13
    SLICE_X16Y36.Y       Tilo                  0.759   debounce_ROTB/count<0>
                                                       debounce_ROTB/out26
    SLICE_X45Y65.CE      net (fanout=16)       2.735   debounce_ROTB/count_MAX
    SLICE_X45Y65.CLK     Tceck                 0.555   debounce_ROTB/sync_out
                                                       debounce_ROTB/sync_out
    -------------------------------------------------  ---------------------------
    Total                                      6.710ns (2.725ns logic, 3.985ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_4 (SLICE_X43Y69.G4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/current_state_FSM_FFd2 (FF)
  Destination:          rotary/quad_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.172ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/current_state_FSM_FFd2 to rotary/quad_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.XQ      Tcko                  0.592   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd2
    SLICE_X45Y64.G2      net (fanout=4)        1.255   rotary/current_state_FSM_FFd2
    SLICE_X45Y64.Y       Tilo                  0.704   rotary/quad_count<1>
                                                       rotary/Mmux_increment_2_f5
    SLICE_X42Y68.G1      net (fanout=8)        1.587   rotary/increment
    SLICE_X42Y68.X       Tif5x                 1.152   rotary/Mcount_quad_count_cy<3>
                                                       rotary/Mcount_quad_count_cy<3>1_F
                                                       rotary/Mcount_quad_count_cy<3>1
    SLICE_X43Y69.G4      net (fanout=2)        0.045   rotary/Mcount_quad_count_cy<3>
    SLICE_X43Y69.CLK     Tgck                  0.837   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<4>11
                                                       rotary/quad_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.172ns (3.285ns logic, 2.887ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/current_state_FSM_FFd2 (FF)
  Destination:          rotary/quad_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/current_state_FSM_FFd2 to rotary/quad_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.XQ      Tcko                  0.592   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd2
    SLICE_X45Y64.G2      net (fanout=4)        1.255   rotary/current_state_FSM_FFd2
    SLICE_X45Y64.Y       Tilo                  0.704   rotary/quad_count<1>
                                                       rotary/Mmux_increment_2_f5
    SLICE_X42Y68.F1      net (fanout=8)        1.582   rotary/increment
    SLICE_X42Y68.X       Tif5x                 1.152   rotary/Mcount_quad_count_cy<3>
                                                       rotary/Mcount_quad_count_cy<3>1_G
                                                       rotary/Mcount_quad_count_cy<3>1
    SLICE_X43Y69.G4      net (fanout=2)        0.045   rotary/Mcount_quad_count_cy<3>
    SLICE_X43Y69.CLK     Tgck                  0.837   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<4>11
                                                       rotary/quad_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (3.285ns logic, 2.882ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/sync_out (FF)
  Destination:          rotary/quad_count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.724ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/sync_out to rotary/quad_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y61.YQ      Tcko                  0.587   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    SLICE_X45Y64.G1      net (fanout=4)        0.812   debounce_ROTA/sync_out
    SLICE_X45Y64.Y       Tilo                  0.704   rotary/quad_count<1>
                                                       rotary/Mmux_increment_2_f5
    SLICE_X42Y68.G1      net (fanout=8)        1.587   rotary/increment
    SLICE_X42Y68.X       Tif5x                 1.152   rotary/Mcount_quad_count_cy<3>
                                                       rotary/Mcount_quad_count_cy<3>1_F
                                                       rotary/Mcount_quad_count_cy<3>1
    SLICE_X43Y69.G4      net (fanout=2)        0.045   rotary/Mcount_quad_count_cy<3>
    SLICE_X43Y69.CLK     Tgck                  0.837   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<4>11
                                                       rotary/quad_count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (3.280ns logic, 2.444ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_5 (SLICE_X43Y69.F4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/current_state_FSM_FFd2 (FF)
  Destination:          rotary/quad_count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.169ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/current_state_FSM_FFd2 to rotary/quad_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.XQ      Tcko                  0.592   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd2
    SLICE_X45Y64.G2      net (fanout=4)        1.255   rotary/current_state_FSM_FFd2
    SLICE_X45Y64.Y       Tilo                  0.704   rotary/quad_count<1>
                                                       rotary/Mmux_increment_2_f5
    SLICE_X42Y68.G1      net (fanout=8)        1.587   rotary/increment
    SLICE_X42Y68.X       Tif5x                 1.152   rotary/Mcount_quad_count_cy<3>
                                                       rotary/Mcount_quad_count_cy<3>1_F
                                                       rotary/Mcount_quad_count_cy<3>1
    SLICE_X43Y69.F4      net (fanout=2)        0.042   rotary/Mcount_quad_count_cy<3>
    SLICE_X43Y69.CLK     Tfck                  0.837   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<5>11
                                                       rotary/quad_count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.169ns (3.285ns logic, 2.884ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rotary/current_state_FSM_FFd2 (FF)
  Destination:          rotary/quad_count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.164ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rotary/current_state_FSM_FFd2 to rotary/quad_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.XQ      Tcko                  0.592   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd2
    SLICE_X45Y64.G2      net (fanout=4)        1.255   rotary/current_state_FSM_FFd2
    SLICE_X45Y64.Y       Tilo                  0.704   rotary/quad_count<1>
                                                       rotary/Mmux_increment_2_f5
    SLICE_X42Y68.F1      net (fanout=8)        1.582   rotary/increment
    SLICE_X42Y68.X       Tif5x                 1.152   rotary/Mcount_quad_count_cy<3>
                                                       rotary/Mcount_quad_count_cy<3>1_G
                                                       rotary/Mcount_quad_count_cy<3>1
    SLICE_X43Y69.F4      net (fanout=2)        0.042   rotary/Mcount_quad_count_cy<3>
    SLICE_X43Y69.CLK     Tfck                  0.837   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<5>11
                                                       rotary/quad_count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.164ns (3.285ns logic, 2.879ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_ROTA/sync_out (FF)
  Destination:          rotary/quad_count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.721ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 0.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_ROTA/sync_out to rotary/quad_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y61.YQ      Tcko                  0.587   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    SLICE_X45Y64.G1      net (fanout=4)        0.812   debounce_ROTA/sync_out
    SLICE_X45Y64.Y       Tilo                  0.704   rotary/quad_count<1>
                                                       rotary/Mmux_increment_2_f5
    SLICE_X42Y68.G1      net (fanout=8)        1.587   rotary/increment
    SLICE_X42Y68.X       Tif5x                 1.152   rotary/Mcount_quad_count_cy<3>
                                                       rotary/Mcount_quad_count_cy<3>1_F
                                                       rotary/Mcount_quad_count_cy<3>1
    SLICE_X43Y69.F4      net (fanout=2)        0.042   rotary/Mcount_quad_count_cy<3>
    SLICE_X43Y69.CLK     Tfck                  0.837   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<5>11
                                                       rotary/quad_count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.721ns (3.280ns logic, 2.441ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_0 (SLICE_X45Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_0 (FF)
  Destination:          rotary/quad_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_0 to rotary/quad_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.YQ      Tcko                  0.470   rotary/quad_count<1>
                                                       rotary/quad_count_0
    SLICE_X45Y64.BY      net (fanout=7)        0.579   rotary/quad_count<0>
    SLICE_X45Y64.CLK     Tckdi       (-Th)    -0.135   rotary/quad_count<1>
                                                       rotary/quad_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.605ns logic, 0.579ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point rotary/quad_count_5 (SLICE_X43Y69.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rotary/quad_count_5 (FF)
  Destination:          rotary/quad_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rotary/quad_count_5 to rotary/quad_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.XQ      Tcko                  0.473   rotary/quad_count<5>
                                                       rotary/quad_count_5
    SLICE_X43Y69.F1      net (fanout=10)       0.439   rotary/quad_count<5>
    SLICE_X43Y69.CLK     Tckf        (-Th)    -0.516   rotary/quad_count<5>
                                                       rotary/Mcount_quad_count_xor<5>11
                                                       rotary/quad_count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (0.989ns logic, 0.439ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point rotary/current_state_FSM_FFd2 (SLICE_X44Y64.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debounce_ROTA/sync_out (FF)
  Destination:          rotary/current_state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK0 rising at 20.000ns
  Destination Clock:    CLK0 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: debounce_ROTA/sync_out to rotary/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y61.YQ      Tcko                  0.470   debounce_ROTA/sync_out
                                                       debounce_ROTA/sync_out
    SLICE_X44Y64.F4      net (fanout=4)        0.511   debounce_ROTA/sync_out
    SLICE_X44Y64.CLK     Tckf        (-Th)    -0.560   rotary/current_state_FSM_FFd2
                                                       rotary/current_state_FSM_FFd2-In1
                                                       rotary/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (1.030ns logic, 0.511ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLK0_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: clock_divider/DCM_SP_INST/CLK0
  Logical resource: clock_divider/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: clock_divider/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: debounce_ROTCTR/count<11>/CLK
  Logical resource: debounce_ROTCTR/count_11/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: debounce_ROTCTR/count<11>/CLK
  Logical resource: debounce_ROTCTR/count_11/CK
  Location pin: SLICE_X14Y27.CLK
  Clock network: CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived 
from  NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 
nS and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 330 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.249ns.
--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_6 (SLICE_X41Y82.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          vga_timer/CounterY_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_5 to vga_timer/CounterY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y81.YQ      Tcko                  0.587   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X26Y80.G4      net (fanout=9)        1.380   vga_timer/CounterX<5>
    SLICE_X26Y80.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y82.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y82.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (2.660ns logic, 3.224ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterY_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X25Y81.G1      net (fanout=7)        0.951   vga_timer/CounterX<3>
    SLICE_X25Y81.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X26Y80.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y82.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y82.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (2.605ns logic, 3.170ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_7 (FF)
  Destination:          vga_timer/CounterY_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_7 to vga_timer/CounterY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.YQ      Tcko                  0.587   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_7
    SLICE_X26Y80.G1      net (fanout=9)        1.071   vga_timer/CounterX<7>
    SLICE_X26Y80.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y82.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y82.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_6
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (2.660ns logic, 2.915ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_7 (SLICE_X41Y82.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          vga_timer/CounterY_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_5 to vga_timer/CounterY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y81.YQ      Tcko                  0.587   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X26Y80.G4      net (fanout=9)        1.380   vga_timer/CounterX<5>
    SLICE_X26Y80.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y82.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y82.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_7
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (2.660ns logic, 3.224ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterY_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X25Y81.G1      net (fanout=7)        0.951   vga_timer/CounterX<3>
    SLICE_X25Y81.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X26Y80.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y82.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y82.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_7
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (2.605ns logic, 3.170ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_7 (FF)
  Destination:          vga_timer/CounterY_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_7 to vga_timer/CounterY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.YQ      Tcko                  0.587   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_7
    SLICE_X26Y80.G1      net (fanout=9)        1.071   vga_timer/CounterX<7>
    SLICE_X26Y80.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y82.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y82.CLK     Tceck                 0.555   vga_timer/CounterY<6>
                                                       vga_timer/CounterY_7
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (2.660ns logic, 2.915ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_8 (SLICE_X41Y83.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_5 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_5 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y81.YQ      Tcko                  0.587   vga_timer/CounterX<4>
                                                       vga_timer/CounterX_5
    SLICE_X26Y80.G4      net (fanout=9)        1.380   vga_timer/CounterX<5>
    SLICE_X26Y80.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y83.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y83.CLK     Tceck                 0.555   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (2.660ns logic, 3.224ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_3 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_3 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.YQ      Tcko                  0.587   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_3
    SLICE_X25Y81.G1      net (fanout=7)        0.951   vga_timer/CounterX<3>
    SLICE_X25Y81.Y       Tilo                  0.704   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X26Y80.F2      net (fanout=1)        0.398   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o132
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y83.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y83.CLK     Tceck                 0.555   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (2.605ns logic, 3.170ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_timer/CounterX_7 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.575ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 0.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_timer/CounterX_7 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y82.YQ      Tcko                  0.587   vga_timer/CounterX<6>
                                                       vga_timer/CounterX_7
    SLICE_X26Y80.G1      net (fanout=9)        1.071   vga_timer/CounterX<7>
    SLICE_X26Y80.Y       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.F4      net (fanout=1)        0.023   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o137
    SLICE_X26Y80.X       Tilo                  0.759   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o1315
    SLICE_X41Y83.CE      net (fanout=11)       1.821   vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o13
    SLICE_X41Y83.CLK     Tceck                 0.555   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      5.575ns (2.660ns logic, 2.915ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point vga_timer/vga_on (SLICE_X34Y81.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/vga_on (FF)
  Destination:          vga_timer/vga_on (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/vga_on to vga_timer/vga_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y81.XQ      Tcko                  0.474   vga_timer/vga_on
                                                       vga_timer/vga_on
    SLICE_X34Y81.F4      net (fanout=5)        0.333   vga_timer/vga_on
    SLICE_X34Y81.CLK     Tckf        (-Th)    -0.560   vga_timer/vga_on
                                                       vga_timer/Mmux_GND_10_o_x_count_max_MUX_46_o164
                                                       vga_timer/vga_on
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (1.034ns logic, 0.333ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterX_2 (SLICE_X27Y80.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterX_2 (FF)
  Destination:          vga_timer/CounterX_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.651ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterX_2 to vga_timer/CounterX_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.XQ      Tcko                  0.473   vga_timer/CounterX<2>
                                                       vga_timer/CounterX_2
    SLICE_X27Y80.F4      net (fanout=7)        0.377   vga_timer/CounterX<2>
    SLICE_X27Y80.CLK     Tckf        (-Th)    -0.801   vga_timer/CounterX<2>
                                                       vga_timer/CounterX<2>_rt
                                                       vga_timer/Mcount_CounterX_xor<2>
                                                       vga_timer/CounterX_2
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (1.274ns logic, 0.377ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_timer/CounterY_8 (SLICE_X41Y83.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_timer/CounterY_8 (FF)
  Destination:          vga_timer/CounterY_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25mhz rising at 40.000ns
  Destination Clock:    clk_25mhz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_timer/CounterY_8 to vga_timer/CounterY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.XQ      Tcko                  0.473   vga_timer/CounterY<8>
                                                       vga_timer/CounterY_8
    SLICE_X41Y83.F3      net (fanout=7)        0.386   vga_timer/CounterY<8>
    SLICE_X41Y83.CLK     Tckf        (-Th)    -0.801   vga_timer/CounterY<8>
                                                       vga_timer/CounterY<8>_rt
                                                       vga_timer/Mcount_CounterY_xor<8>
                                                       vga_timer/CounterY_8
    -------------------------------------------------  ---------------------------
    Total                                      1.660ns (1.274ns logic, 0.386ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_divider/CLKDV_BUF" derived from
 NET "CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 33.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 6.249ns (160.026MHz) (Tdcmpdv)
  Physical resource: clock_divider/DCM_SP_INST/CLKDV
  Logical resource: clock_divider/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: clock_divider/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: vga_timer/vga_on/CLK
  Logical resource: vga_timer/vga_on/CK
  Location pin: SLICE_X34Y81.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------
Slack: 38.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: vga_timer/vga_on/CLK
  Logical resource: vga_timer/vga_on/CK
  Location pin: SLICE_X34Y81.CLK
  Clock network: clk_25mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT                |     20.000ns|      7.500ns|      7.084ns|            0|            0|         1124|         1515|
| clock_divider/CLK0_BUF        |     20.000ns|      7.084ns|          N/A|            0|            0|         1185|            0|
| clock_divider/CLKDV_BUF       |     40.000ns|      6.249ns|          N/A|            0|            0|          330|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |    7.084|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2639 paths, 0 nets, and 1093 connections

Design statistics:
   Minimum period:   7.500ns{1}   (Maximum frequency: 133.333MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 07 22:43:50 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



