{
  "cycles": 90,
  "memories": {
    "A": [
      27,
      48,
      88,
      69,
      9,
      44,
      3,
      73
    ],
    "B": [
      95,
      68,
      79,
      39,
      33,
      88,
      51,
      99
    ],
    "v": [
      27021
    ]
  }
}
---STDERR---
[fud] WARNING: Unknown option `verilog.top_module' for stage `verilog'
[fud] WARNING: Unknown option `verilog.priority' for stage `verilog'
