Warning (10268): Verilog HDL information at ECEN3002_Lab1_ClockDivider.v(13): always construct contains both blocking and non-blocking assignments File: /home/matt/Documents/FPGAdesign/ECEN3002_Lab1/ECEN3002_Lab1_ClockDivider.v Line: 13
