

================================================================
== Vivado HLS Report for 'keccak_absorb'
================================================================
* Date:           Tue Apr  4 23:21:11 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.812 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_KeccakF1600_StatePer_1_fu_432  |KeccakF1600_StatePer_1  |       50|       50|  0.500 ms |  0.500 ms |   50|   50|   none  |
        |grp_load64_3_fu_440                |load64_3                |        9|        9| 90.000 us | 90.000 us |    9|    9|   none  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- memset_t   |        7|        7|          1|          -|          -|        8|    no    |
        |- Loop 2     |        ?|        ?|          1|          -|          -|        ?|    no    |
        |- Loop 3     |       16|       16|          2|          -|          -|        8|    no    |
        |- Loop 4     |        ?|        ?| 240 ~ 284 |          -|          -|        ?|    no    |
        | + Loop 4.1  |      187|      231|         11|          -|          -| 17 ~ 21 |    no    |
        |- Loop 5     |        0|      220|         11|          -|          -|  0 ~ 20 |    no    |
        |- Loop 6     |        8|        8|          1|          -|          -|        8|    no    |
        |- Loop 7     |        ?|        ?|          1|          -|          -|        ?|    no    |
        |- Loop 8     |       16|       16|          2|          -|          -|        8|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1611|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      -|    3245|   17205|    -|
|Memory           |        0|      -|      16|       1|    0|
|Multiplexer      |        -|      -|       -|     518|    -|
|Register         |        -|      -|    1176|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|    4437|   19335|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|       1|      14|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |grp_KeccakF1600_StatePer_1_fu_432  |KeccakF1600_StatePer_1  |        2|      0|  3110|  16883|    0|
    |grp_load64_3_fu_440                |load64_3                |        0|      0|   135|    322|    0|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+
    |Total                              |                        |        2|      0|  3245|  17205|    0|
    +-----------------------------------+------------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |t_U    |keccak_absorb_3_t  |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  16|   1|    0|     8|    8|     1|           64|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln387_fu_462_p2              |     +    |      0|  0|   12|           3|           1|
    |add_ln390_fu_613_p2              |     +    |      0|  0|   15|           5|           5|
    |add_ln392_fu_572_p2              |     +    |      0|  0|   71|           1|          64|
    |add_ln393_fu_552_p2              |     +    |      0|  0|   10|           2|           2|
    |add_ln394_fu_558_p2              |     +    |      0|  0|   15|           6|           6|
    |add_ln402_fu_742_p2              |     +    |      0|  0|   16|           9|           9|
    |add_ln410_3_fu_821_p2            |     +    |      0|  0|    8|          64|          64|
    |add_ln410_fu_815_p2              |     +    |      0|  0|    8|          64|          64|
    |add_ln411_fu_832_p2              |     +    |      0|  0|   71|          64|          64|
    |add_ln416_fu_851_p2              |     +    |      0|  0|   15|           5|           1|
    |add_ln417_1_fu_881_p2            |     +    |      0|  0|   37|          30|          30|
    |add_ln417_3_fu_875_p2            |     +    |      0|  0|    8|          64|          64|
    |add_ln417_fu_869_p2              |     +    |      0|  0|    8|          64|          64|
    |add_ln420_fu_916_p2              |     +    |      0|  0|   16|           9|           9|
    |add_ln428_fu_1070_p2             |     +    |      0|  0|   39|          32|          32|
    |i_37_fu_602_p2                   |     +    |      0|  0|   13|           4|           1|
    |i_38_fu_797_p2                   |     +    |      0|  0|   15|           5|           1|
    |i_39_fu_937_p2                   |     +    |      0|  0|   13|           4|           1|
    |i_40_fu_970_p2                   |     +    |      0|  0|   39|          32|           1|
    |i_41_fu_1003_p2                  |     +    |      0|  0|   13|           4|           1|
    |i_fu_585_p2                      |     +    |      0|  0|   39|          32|           1|
    |sub_ln391_fu_500_p2              |     -    |      0|  0|   15|           5|           4|
    |sub_ln396_fu_621_p2              |     -    |      0|  0|   15|           6|           6|
    |sub_ln399_fu_702_p2              |     -    |      0|  0|   15|           8|           8|
    |sub_ln403_fu_716_p2              |     -    |      0|  0|   12|           3|           3|
    |sub_ln414_fu_837_p2              |     -    |      0|  0|   71|          64|          64|
    |sub_ln419_fu_906_p2              |     -    |      0|  0|   71|          64|          64|
    |ap_block_state8_on_subcall_done  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op112_call_state8   |    and   |      0|  0|    2|           1|           1|
    |empty_73_fu_516_p2               |   icmp   |      0|  0|    9|           4|           2|
    |exitcond_fu_567_p2               |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln30_1_fu_997_p2            |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln30_fu_596_p2              |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln387_fu_473_p2             |   icmp   |      0|  0|    9|           3|           2|
    |icmp_ln389_fu_490_p2             |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln399_1_fu_707_p2           |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln399_fu_696_p2             |   icmp   |      0|  0|   11|           6|           1|
    |icmp_ln408_fu_763_p2             |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln409_fu_792_p2             |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln416_fu_846_p2             |   icmp   |      0|  0|   11|           5|           5|
    |icmp_ln422_fu_925_p2             |   icmp   |      0|  0|   29|          64|          64|
    |icmp_ln423_fu_931_p2             |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln425_fu_965_p2             |   icmp   |      0|  0|   21|          33|          33|
    |r_1_fu_667_p2                    |    or    |      0|  0|   64|          64|          64|
    |r_2_fu_1057_p2                   |    or    |      0|  0|   64|          64|          64|
    |select_ln392_fu_578_p3           |  select  |      0|  0|    8|           1|           8|
    |select_ln426_fu_990_p3           |  select  |      0|  0|    8|           1|           8|
    |umax_fu_522_p3                   |  select  |      0|  0|    3|           1|           3|
    |shl_ln31_1_fu_1051_p2            |    shl   |      0|  0|  182|          64|          64|
    |shl_ln31_fu_661_p2               |    shl   |      0|  0|  182|          64|          64|
    |grp_fu_447_p2                    |    xor   |      0|  0|   64|          64|          64|
    |xor_ln391_1_fu_510_p2            |    xor   |      0|  0|    3|           3|           2|
    |xor_ln391_fu_530_p2              |    xor   |      0|  0|    3|           3|           2|
    |xor_ln396_fu_673_p2              |    xor   |      0|  0|   64|          64|          64|
    |xor_ln426_1_fu_980_p2            |    xor   |      0|  0|    2|           1|           1|
    |xor_ln426_2_fu_985_p2            |    xor   |      0|  0|    2|           1|           1|
    |xor_ln426_fu_952_p2              |    xor   |      0|  0|    2|           1|           1|
    |xor_ln427_fu_1063_p2             |    xor   |      0|  0|   64|          64|          64|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0| 1611|        1386|        1374|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  97|         20|    1|         20|
    |ap_phi_mux_p_23_phi_fu_310_p6    |   9|          2|    6|         12|
    |ap_phi_mux_p_2722_phi_fu_297_p6  |   9|          2|    8|         16|
    |ap_phi_mux_p_2_phi_fu_325_p6     |   9|          2|    3|          6|
    |ap_phi_mux_p_34_phi_fu_426_p4    |   9|          2|   32|         64|
    |ap_return                        |   9|          2|   32|         64|
    |grp_load64_3_fu_440_x_offset     |  15|          3|   64|        192|
    |i_0_i1_reg_399                   |   9|          2|    4|          8|
    |i_0_i_reg_236                    |   9|          2|    4|          8|
    |i_0_reg_227                      |   9|          2|   32|         64|
    |i_2_reg_355                      |   9|          2|    5|         10|
    |i_3_reg_366                      |   9|          2|    5|         10|
    |i_4_reg_377                      |   9|          2|    4|          8|
    |i_5_reg_388                      |   9|          2|   32|         64|
    |indvars_iv_reg_333               |   9|          2|   64|        128|
    |p_05_rec_reg_216                 |   9|          2|   64|        128|
    |p_12_reg_272                     |   9|          2|    6|         12|
    |p_1620_reg_260                   |   9|          2|    3|          6|
    |p_1_reg_282                      |   9|          2|    2|          4|
    |p_23_reg_307                     |   9|          2|    6|         12|
    |p_2722_reg_293                   |   9|          2|    8|         16|
    |p_2_reg_322                      |   9|          2|    3|          6|
    |p_34_reg_423                     |   9|          2|   32|         64|
    |p_38_rec_reg_343                 |   9|          2|   64|        128|
    |phi_ln387_reg_205                |   9|          2|    3|          6|
    |r_0_i2_reg_411                   |   9|          2|   64|        128|
    |r_0_i_reg_248                    |   9|          2|   64|        128|
    |s_address0                       |  47|         10|    5|         50|
    |s_ce0                            |  15|          3|    1|          3|
    |s_ce1                            |   9|          2|    1|          2|
    |s_d0                             |  27|          5|   64|        320|
    |s_we0                            |  15|          3|    1|          3|
    |s_we1                            |   9|          2|    1|          2|
    |t_address0                       |  38|          7|    3|         21|
    |t_d0                             |  21|          4|    8|         32|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 518|        109|  699|       1745|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln393_reg_1147                              |   2|   0|    2|          0|
    |add_ln394_reg_1152                              |   6|   0|    6|          0|
    |add_ln410_3_reg_1280                            |  64|   0|   64|          0|
    |add_ln411_reg_1290                              |  64|   0|   64|          0|
    |add_ln416_reg_1303                              |   5|   0|    5|          0|
    |add_ln417_3_reg_1308                            |  64|   0|   64|          0|
    |add_ln420_reg_1328                              |   9|   0|    9|          0|
    |ap_CS_fsm                                       |  19|   0|   19|          0|
    |ap_return_preg                                  |  32|   0|   32|          0|
    |empty_70_reg_1106                               |   8|   0|    8|          0|
    |empty_76_reg_1246                               |   9|   0|   64|         55|
    |empty_reg_1100                                  |   6|   0|    6|          0|
    |grp_KeccakF1600_StatePer_1_fu_432_ap_start_reg  |   1|   0|    1|          0|
    |grp_load64_3_fu_440_ap_start_reg                |   1|   0|    1|          0|
    |i_0_i1_reg_399                                  |   4|   0|    4|          0|
    |i_0_i_reg_236                                   |   4|   0|    4|          0|
    |i_0_reg_227                                     |  32|   0|   32|          0|
    |i_2_reg_355                                     |   5|   0|    5|          0|
    |i_37_reg_1174                                   |   4|   0|    4|          0|
    |i_38_reg_1275                                   |   5|   0|    5|          0|
    |i_3_reg_366                                     |   5|   0|    5|          0|
    |i_41_reg_1372                                   |   4|   0|    4|          0|
    |i_4_reg_377                                     |   4|   0|    4|          0|
    |i_5_reg_388                                     |  32|   0|   32|          0|
    |icmp_ln399_1_reg_1216                           |   1|   0|    1|          0|
    |icmp_ln399_reg_1206                             |   1|   0|    1|          0|
    |icmp_ln422_reg_1339                             |   1|   0|    1|          0|
    |indvars_iv_reg_333                              |  64|   0|   64|          0|
    |p_05_rec_reg_216                                |  64|   0|   64|          0|
    |p_12_reg_272                                    |   6|   0|    6|          0|
    |p_1620_reg_260                                  |   3|   0|    3|          0|
    |p_1_reg_282                                     |   2|   0|    2|          0|
    |p_23_reg_307                                    |   6|   0|    6|          0|
    |p_2722_reg_293                                  |   8|   0|    8|          0|
    |p_2_reg_322                                     |   3|   0|    3|          0|
    |p_34_reg_423                                    |  32|   0|   32|          0|
    |p_38_rec_reg_343                                |  64|   0|   64|          0|
    |p_cast6_reg_1142                                |   5|   0|    5|          0|
    |phi_ln387_reg_205                               |   3|   0|    3|          0|
    |r_0_i2_reg_411                                  |  64|   0|   64|          0|
    |r_0_i_reg_248                                   |  64|   0|   64|          0|
    |s_addr_4_reg_1313                               |   5|   0|    5|          0|
    |s_addr_5_reg_1285                               |   5|   0|    5|          0|
    |s_addr_6_reg_1382                               |   5|   0|    5|          0|
    |s_addr_reg_1184                                 |   3|   0|    5|          2|
    |sext_ln391_reg_1137                             |  64|   0|   64|          0|
    |sext_ln399_reg_1194                             |   9|   0|    9|          0|
    |sext_ln402_1_reg_1240                           |  64|   0|   64|          0|
    |sub_ln399_reg_1210                              |   8|   0|    8|          0|
    |sub_ln414_reg_1295                              |  64|   0|   64|          0|
    |sub_ln419_reg_1318                              |  64|   0|   64|          0|
    |tmp_11_reg_1266                                 |   5|   0|    5|          0|
    |tmp_s_reg_1253                                  |   5|   0|    5|          0|
    |trunc_ln402_1_reg_1235                          |   1|   0|    1|          0|
    |trunc_ln402_reg_1230                            |   1|   0|    1|          0|
    |trunc_ln419_reg_1323                            |  33|   0|   33|          0|
    |trunc_ln426_reg_1351                            |   1|   0|    1|          0|
    |trunc_ln428_reg_1387                            |  32|   0|   32|          0|
    |xor_ln391_reg_1132                              |   3|   0|    3|          0|
    |xor_ln426_reg_1356                              |   1|   0|    1|          0|
    |zext_ln389_1_reg_1124                           |   3|   0|    5|          2|
    |zext_ln399_reg_1199                             |   2|   0|    3|          1|
    |zext_ln402_reg_1220                             |   6|   0|    9|          3|
    |zext_ln416_1_reg_1261                           |   3|   0|   30|         27|
    |zext_ln420_reg_1333                             |   9|   0|   32|         23|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1176|   0| 1289|        113|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_start    |  in |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_done     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_idle     | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_ready    | out |    1| ap_ctrl_hs | keccak_absorb | return value |
|ap_return   | out |   32| ap_ctrl_hs | keccak_absorb | return value |
|s_address0  | out |    5|  ap_memory |       s       |     array    |
|s_ce0       | out |    1|  ap_memory |       s       |     array    |
|s_we0       | out |    1|  ap_memory |       s       |     array    |
|s_d0        | out |   64|  ap_memory |       s       |     array    |
|s_q0        |  in |   64|  ap_memory |       s       |     array    |
|s_address1  | out |    5|  ap_memory |       s       |     array    |
|s_ce1       | out |    1|  ap_memory |       s       |     array    |
|s_we1       | out |    1|  ap_memory |       s       |     array    |
|s_d1        | out |   64|  ap_memory |       s       |     array    |
|s_q1        |  in |   64|  ap_memory |       s       |     array    |
|r           |  in |    9|   ap_none  |       r       |    scalar    |
|pos_r       |  in |    7|   ap_none  |     pos_r     |    scalar    |
|m_0_read    |  in |    8|   ap_none  |    m_0_read   |    scalar    |
|m_1_read    |  in |    8|   ap_none  |    m_1_read   |    scalar    |
+------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 7 3 
3 --> 3 4 
4 --> 5 6 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 13 
10 --> 11 12 
11 --> 10 
12 --> 9 
13 --> 14 19 15 
14 --> 13 
15 --> 15 16 
16 --> 16 17 
17 --> 18 19 
18 --> 17 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_1_read)"   --->   Operation 20 'read' 'm_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%m_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_0_read)"   --->   Operation 21 'read' 'm_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pos_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %pos_r)"   --->   Operation 22 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %r)"   --->   Operation 23 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i7 %pos_read to i6"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_70 = trunc i9 %r_read to i8"   --->   Operation 25 'trunc' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.75ns)   --->   "%t = alloca [8 x i8], align 1" [fips202.c:387]   --->   Operation 26 'alloca' 't' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "br label %meminst"   --->   Operation 27 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 5.91>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln387 = phi i3 [ 0, %0 ], [ %add_ln387, %meminst ]" [fips202.c:387]   --->   Operation 28 'phi' 'phi_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.34ns)   --->   "%add_ln387 = add i3 %phi_ln387, 1" [fips202.c:387]   --->   Operation 29 'add' 'add_ln387' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i3 %phi_ln387 to i64" [fips202.c:387]   --->   Operation 30 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln387" [fips202.c:387]   --->   Operation 31 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr_4, align 1" [fips202.c:387]   --->   Operation 32 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/1] (1.00ns)   --->   "%icmp_ln387 = icmp eq i3 %phi_ln387, -1" [fips202.c:387]   --->   Operation 33 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)"   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 35 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %1, label %meminst" [fips202.c:387]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln389 = trunc i7 %pos_read to i3" [fips202.c:389]   --->   Operation 37 'trunc' 'trunc_ln389' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i3 %trunc_ln389 to i32" [fips202.c:389]   --->   Operation 38 'zext' 'zext_ln389' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln389_1 = zext i3 %trunc_ln389 to i5" [fips202.c:389]   --->   Operation 39 'zext' 'zext_ln389_1' <Predicate = (icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%icmp_ln389 = icmp eq i3 %trunc_ln389, 0" [fips202.c:389]   --->   Operation 40 'icmp' 'icmp_ln389' <Predicate = (icmp_ln387)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.35ns)   --->   "br i1 %icmp_ln389, label %._crit_edge, label %2" [fips202.c:389]   --->   Operation 41 'br' <Predicate = (icmp_ln387)> <Delay = 1.35>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i3 %trunc_ln389 to i4" [fips202.c:391]   --->   Operation 42 'zext' 'zext_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.49ns)   --->   "%sub_ln391 = sub i4 -8, %zext_ln391" [fips202.c:391]   --->   Operation 43 'sub' 'sub_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node umax)   --->   "%empty_72 = trunc i4 %sub_ln391 to i3" [fips202.c:391]   --->   Operation 44 'trunc' 'empty_72' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node umax)   --->   "%xor_ln391_1 = xor i3 %empty_72, -1" [fips202.c:391]   --->   Operation 45 'xor' 'xor_ln391_1' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%empty_73 = icmp ugt i4 %sub_ln391, 2" [fips202.c:391]   --->   Operation 46 'icmp' 'empty_73' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.80ns) (out node of the LUT)   --->   "%umax = select i1 %empty_73, i3 -3, i3 %xor_ln391_1" [fips202.c:391]   --->   Operation 47 'select' 'umax' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.80ns)   --->   "%xor_ln391 = xor i3 %umax, -1" [fips202.c:391]   --->   Operation 48 'xor' 'xor_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i3 %xor_ln391 to i64" [fips202.c:391]   --->   Operation 49 'sext' 'sext_ln391' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast6 = sext i3 %xor_ln391 to i5" [fips202.c:391]   --->   Operation 50 'sext' 'p_cast6' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i3 %xor_ln391 to i6" [fips202.c:393]   --->   Operation 51 'sext' 'sext_ln393' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln393 = trunc i3 %umax to i2" [fips202.c:393]   --->   Operation 52 'trunc' 'trunc_ln393' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.20ns)   --->   "%add_ln393 = add i2 -1, %trunc_ln393" [fips202.c:393]   --->   Operation 53 'add' 'add_ln393' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.60ns)   --->   "%add_ln394 = add i6 %sext_ln393, %empty" [fips202.c:394]   --->   Operation 54 'add' 'add_ln394' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.35ns)   --->   "br label %3" [fips202.c:391]   --->   Operation 55 'br' <Predicate = (icmp_ln387 & !icmp_ln389)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_05_rec = phi i64 [ 0, %2 ], [ %add_ln392, %4 ]" [fips202.c:392]   --->   Operation 56 'phi' 'p_05_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %zext_ln389, %2 ], [ %i, %4 ]"   --->   Operation 57 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_74 = trunc i64 %p_05_rec to i1" [fips202.c:392]   --->   Operation 58 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %p_05_rec, %sext_ln391" [fips202.c:392]   --->   Operation 59 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.99ns)   --->   "%add_ln392 = add i64 1, %p_05_rec" [fips202.c:392]   --->   Operation 60 'add' 'add_ln392' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader16.preheader, label %4" [fips202.c:392]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.07ns)   --->   "%select_ln392 = select i1 %empty_74, i8 %m_1_read_1, i8 %m_0_read_1" [fips202.c:392]   --->   Operation 62 'select' 'select_ln392' <Predicate = (!exitcond)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (2.18ns)   --->   "%i = add i32 %i_0, 1" [fips202.c:392]   --->   Operation 63 'add' 'i' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln392 = zext i32 %i_0 to i64" [fips202.c:392]   --->   Operation 64 'zext' 'zext_ln392' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln392" [fips202.c:392]   --->   Operation 65 'getelementptr' 't_addr_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.75ns)   --->   "store i8 %select_ln392, i8* %t_addr_5, align 1" [fips202.c:392]   --->   Operation 66 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [fips202.c:395]   --->   Operation 67 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.35ns)   --->   "br label %.preheader16" [fips202.c:30->fips202.c:396]   --->   Operation 68 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 5.72>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ %i_37, %5 ], [ 0, %.preheader16.preheader ]"   --->   Operation 69 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%r_0_i = phi i64 [ %r_1, %5 ], [ 0, %.preheader16.preheader ]"   --->   Operation 70 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.21ns)   --->   "%icmp_ln30 = icmp eq i4 %i_0_i, -8" [fips202.c:30->fips202.c:396]   --->   Operation 71 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 72 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.49ns)   --->   "%i_37 = add i4 %i_0_i, 1" [fips202.c:30->fips202.c:396]   --->   Operation 73 'add' 'i_37' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %load64.exit, label %5" [fips202.c:30->fips202.c:396]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0_i to i64" [fips202.c:31->fips202.c:396]   --->   Operation 75 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln31" [fips202.c:31->fips202.c:396]   --->   Operation 76 'getelementptr' 't_addr_7' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_7, align 1" [fips202.c:31->fips202.c:396]   --->   Operation 77 'load' 't_load' <Predicate = (!icmp_ln30)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_4 : Operation 78 [1/1] (1.34ns)   --->   "%add_ln390 = add i5 %p_cast6, %zext_ln389_1" [fips202.c:390]   --->   Operation 78 'add' 'add_ln390' <Predicate = (icmp_ln30)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i5 %add_ln390 to i6" [fips202.c:396]   --->   Operation 79 'sext' 'sext_ln396' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.60ns)   --->   "%sub_ln396 = sub i6 %add_ln394, %sext_ln396" [fips202.c:396]   --->   Operation 80 'sub' 'sub_ln396' <Predicate = (icmp_ln30)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sub_ln396, i32 3, i32 5)" [fips202.c:396]   --->   Operation 81 'partselect' 'tmp' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln396 = zext i3 %tmp to i64" [fips202.c:396]   --->   Operation 82 'zext' 'zext_ln396' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln396" [fips202.c:396]   --->   Operation 83 'getelementptr' 's_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 84 'load' 's_load' <Predicate = (icmp_ln30)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 85 [1/2] (1.75ns)   --->   "%t_load = load i8* %t_addr_7, align 1" [fips202.c:31->fips202.c:396]   --->   Operation 85 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%zext_ln31_13 = zext i8 %t_load to i64" [fips202.c:31->fips202.c:396]   --->   Operation 86 'zext' 'zext_ln31_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%trunc_ln31 = trunc i4 %i_0_i to i3" [fips202.c:31->fips202.c:396]   --->   Operation 87 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%shl_ln23 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)" [fips202.c:31->fips202.c:396]   --->   Operation 88 'bitconcatenate' 'shl_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%zext_ln31_14 = zext i6 %shl_ln23 to i64" [fips202.c:31->fips202.c:396]   --->   Operation 89 'zext' 'zext_ln31_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node r_1)   --->   "%shl_ln31 = shl i64 %zext_ln31_13, %zext_ln31_14" [fips202.c:31->fips202.c:396]   --->   Operation 90 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (2.42ns) (out node of the LUT)   --->   "%r_1 = or i64 %shl_ln31, %r_0_i" [fips202.c:31->fips202.c:396]   --->   Operation 91 'or' 'r_1' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader16" [fips202.c:30->fips202.c:396]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 6.35>
ST_6 : Operation 93 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 93 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 94 [1/1] (0.80ns)   --->   "%xor_ln396 = xor i64 %s_load, %r_0_i" [fips202.c:396]   --->   Operation 94 'xor' 'xor_ln396' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.77ns)   --->   "store i64 %xor_ln396, i64* %s_addr, align 8" [fips202.c:396]   --->   Operation 95 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_6 : Operation 96 [1/1] (1.35ns)   --->   "br label %._crit_edge" [fips202.c:397]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 5> <Delay = 4.31>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_1620 = phi i3 [ %xor_ln391, %load64.exit ], [ 0, %1 ]" [fips202.c:391]   --->   Operation 97 'phi' 'p_1620' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_12 = phi i6 [ %add_ln394, %load64.exit ], [ %empty, %1 ]" [fips202.c:394]   --->   Operation 98 'phi' 'p_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_1 = phi i2 [ %add_ln393, %load64.exit ], [ -2, %1 ]" [fips202.c:393]   --->   Operation 99 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln399_1 = zext i6 %p_12 to i8" [fips202.c:399]   --->   Operation 100 'zext' 'zext_ln399_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln399 = sext i3 %p_1620 to i9" [fips202.c:399]   --->   Operation 101 'sext' 'sext_ln399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i2 %p_1 to i3" [fips202.c:399]   --->   Operation 102 'zext' 'zext_ln399' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln399_2 = zext i2 %p_1 to i8" [fips202.c:399]   --->   Operation 103 'zext' 'zext_ln399_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.22ns)   --->   "%icmp_ln399 = icmp eq i6 %p_12, 0" [fips202.c:399]   --->   Operation 104 'icmp' 'icmp_ln399' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.35ns)   --->   "br i1 %icmp_ln399, label %._crit_edge15, label %6" [fips202.c:399]   --->   Operation 105 'br' <Predicate = true> <Delay = 1.35>
ST_7 : Operation 106 [1/1] (1.71ns)   --->   "%sub_ln399 = sub i8 %empty_70, %zext_ln399_1" [fips202.c:399]   --->   Operation 106 'sub' 'sub_ln399' <Predicate = (!icmp_ln399)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (1.24ns)   --->   "%icmp_ln399_1 = icmp ult i8 %zext_ln399_2, %sub_ln399" [fips202.c:399]   --->   Operation 107 'icmp' 'icmp_ln399_1' <Predicate = (!icmp_ln399)> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (1.35ns)   --->   "br i1 %icmp_ln399_1, label %._crit_edge15, label %.preheader14.preheader" [fips202.c:399]   --->   Operation 108 'br' <Predicate = (!icmp_ln399)> <Delay = 1.35>
ST_7 : Operation 109 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:405]   --->   Operation 109 'call' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 3.06>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln403 = trunc i8 %sub_ln399 to i3" [fips202.c:403]   --->   Operation 110 'trunc' 'trunc_ln403' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (1.34ns)   --->   "%sub_ln403 = sub i3 %zext_ln399, %trunc_ln403" [fips202.c:403]   --->   Operation 111 'sub' 'sub_ln403' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:405]   --->   Operation 112 'call' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 113 [1/1] (1.35ns)   --->   "br label %._crit_edge15" [fips202.c:406]   --->   Operation 113 'br' <Predicate = (!icmp_ln399 & !icmp_ln399_1)> <Delay = 1.35>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%p_2722 = phi i8 [ %sub_ln399, %.preheader14.preheader ], [ 0, %._crit_edge ], [ 0, %6 ]" [fips202.c:399]   --->   Operation 114 'phi' 'p_2722' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%p_23 = phi i6 [ 0, %.preheader14.preheader ], [ %p_12, %._crit_edge ], [ %p_12, %6 ]" [fips202.c:394]   --->   Operation 115 'phi' 'p_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_2 = phi i3 [ %sub_ln403, %.preheader14.preheader ], [ %zext_ln399, %._crit_edge ], [ %zext_ln399, %6 ]" [fips202.c:403]   --->   Operation 116 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i6 %p_23 to i9" [fips202.c:402]   --->   Operation 117 'zext' 'zext_ln402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln402_1 = zext i8 %p_2722 to i9" [fips202.c:402]   --->   Operation 118 'zext' 'zext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln402 = sext i3 %p_2 to i64" [fips202.c:402]   --->   Operation 119 'sext' 'sext_ln402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln402 = trunc i8 %p_2722 to i1" [fips202.c:402]   --->   Operation 120 'trunc' 'trunc_ln402' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln402_1 = trunc i3 %p_1620 to i1" [fips202.c:402]   --->   Operation 121 'trunc' 'trunc_ln402_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.71ns)   --->   "%add_ln402 = add i9 %sext_ln399, %zext_ln402_1" [fips202.c:402]   --->   Operation 122 'add' 'add_ln402' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln402_1 = sext i9 %add_ln402 to i64" [fips202.c:402]   --->   Operation 123 'sext' 'sext_ln402_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%empty_76 = zext i9 %r_read to i64"   --->   Operation 124 'zext' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r_read, i32 3, i32 7)"   --->   Operation 125 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (1.35ns)   --->   "br label %7" [fips202.c:408]   --->   Operation 126 'br' <Predicate = true> <Delay = 1.35>

State 9 <SV = 7> <Delay = 2.34>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%indvars_iv = phi i64 [ %sub_ln414, %9 ], [ %sext_ln402, %._crit_edge15 ]" [fips202.c:414]   --->   Operation 127 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%p_38_rec = phi i64 [ %add_ln411, %9 ], [ 0, %._crit_edge15 ]" [fips202.c:411]   --->   Operation 128 'phi' 'p_38_rec' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (2.34ns)   --->   "%icmp_ln408 = icmp ult i64 %indvars_iv, %empty_76" [fips202.c:408]   --->   Operation 129 'icmp' 'icmp_ln408' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln408, label %10, label %.preheader13.preheader" [fips202.c:408]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.35ns)   --->   "br label %.preheader13"   --->   Operation 131 'br' <Predicate = (!icmp_ln408)> <Delay = 1.35>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %p_23, i32 3, i32 5)" [fips202.c:416]   --->   Operation 132 'partselect' 'tmp_30' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln416_1 = zext i3 %tmp_30 to i30" [fips202.c:416]   --->   Operation 133 'zext' 'zext_ln416_1' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_PartSelect.i5.i64.i32.i32(i64 %indvars_iv, i32 3, i32 7)" [fips202.c:414]   --->   Operation 134 'partselect' 'tmp_11' <Predicate = (icmp_ln408)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (1.35ns)   --->   "br label %11" [fips202.c:416]   --->   Operation 135 'br' <Predicate = (icmp_ln408)> <Delay = 1.35>

State 10 <SV = 8> <Delay = 5.86>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%i_2 = phi i5 [ %i_38, %8 ], [ 0, %.preheader13.preheader ]"   --->   Operation 136 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 21, i64 0)"   --->   Operation 137 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.21ns)   --->   "%icmp_ln409 = icmp eq i5 %i_2, %tmp_s" [fips202.c:409]   --->   Operation 138 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (1.54ns)   --->   "%i_38 = add i5 %i_2, 1" [fips202.c:409]   --->   Operation 139 'add' 'i_38' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln409, label %9, label %8" [fips202.c:409]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln24 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2, i3 0)" [fips202.c:410]   --->   Operation 141 'bitconcatenate' 'shl_ln24' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln410 = zext i8 %shl_ln24 to i64" [fips202.c:410]   --->   Operation 142 'zext' 'zext_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln410 = add i64 %zext_ln410, %p_38_rec" [fips202.c:410]   --->   Operation 143 'add' 'add_ln410' <Predicate = (!icmp_ln409)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 144 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln410_3 = add i64 %sext_ln402_1, %add_ln410" [fips202.c:410]   --->   Operation 144 'add' 'add_ln410_3' <Predicate = (!icmp_ln409)> <Delay = 4.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 145 [2/2] (1.35ns)   --->   "%tmp_2 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln410_3)" [fips202.c:410]   --->   Operation 145 'call' 'tmp_2' <Predicate = (!icmp_ln409)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln410_1 = zext i5 %i_2 to i64" [fips202.c:410]   --->   Operation 146 'zext' 'zext_ln410_1' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%s_addr_5 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln410_1" [fips202.c:410]   --->   Operation 147 'getelementptr' 's_addr_5' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_10 : Operation 148 [2/2] (2.77ns)   --->   "%s_load_5 = load i64* %s_addr_5, align 8" [fips202.c:410]   --->   Operation 148 'load' 's_load_5' <Predicate = (!icmp_ln409)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_10 : Operation 149 [1/1] (2.99ns)   --->   "%add_ln411 = add i64 %empty_76, %p_38_rec" [fips202.c:411]   --->   Operation 149 'add' 'add_ln411' <Predicate = (icmp_ln409)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (2.99ns)   --->   "%sub_ln414 = sub i64 %indvars_iv, %empty_76" [fips202.c:414]   --->   Operation 150 'sub' 'sub_ln414' <Predicate = (icmp_ln409)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [2/2] (1.35ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:413]   --->   Operation 151 'call' <Predicate = (icmp_ln409)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 6.35>
ST_11 : Operation 152 [1/2] (0.00ns)   --->   "%tmp_2 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln410_3)" [fips202.c:410]   --->   Operation 152 'call' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 153 [1/2] (2.77ns)   --->   "%s_load_5 = load i64* %s_addr_5, align 8" [fips202.c:410]   --->   Operation 153 'load' 's_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 154 [1/1] (0.80ns)   --->   "%xor_ln410 = xor i64 %s_load_5, %tmp_2" [fips202.c:410]   --->   Operation 154 'xor' 'xor_ln410' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (2.77ns)   --->   "store i64 %xor_ln410, i64* %s_addr_5, align 8" [fips202.c:410]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader13" [fips202.c:409]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 157 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:413]   --->   Operation 157 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br label %7" [fips202.c:414]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 5.86>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%i_3 = phi i5 [ 0, %10 ], [ %add_ln416, %12 ]" [fips202.c:416]   --->   Operation 159 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i5 %i_3 to i30" [fips202.c:416]   --->   Operation 160 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 20, i64 0)"   --->   Operation 161 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (1.21ns)   --->   "%icmp_ln416 = icmp eq i5 %i_3, %tmp_11" [fips202.c:416]   --->   Operation 162 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (1.54ns)   --->   "%add_ln416 = add i5 %i_3, 1" [fips202.c:416]   --->   Operation 163 'add' 'add_ln416' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln416, label %13, label %12" [fips202.c:416]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)" [fips202.c:417]   --->   Operation 165 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i8 %shl_ln to i64" [fips202.c:417]   --->   Operation 166 'zext' 'zext_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln417 = add i64 %zext_ln417, %p_38_rec" [fips202.c:417]   --->   Operation 167 'add' 'add_ln417' <Predicate = (!icmp_ln416)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 168 [1/1] (4.51ns) (root node of TernaryAdder)   --->   "%add_ln417_3 = add i64 %sext_ln402_1, %add_ln417" [fips202.c:417]   --->   Operation 168 'add' 'add_ln417_3' <Predicate = (!icmp_ln416)> <Delay = 4.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 169 [2/2] (1.35ns)   --->   "%tmp_1 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln417_3)" [fips202.c:417]   --->   Operation 169 'call' 'tmp_1' <Predicate = (!icmp_ln416)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 170 [1/1] (1.54ns)   --->   "%add_ln417_1 = add i30 %zext_ln416_1, %zext_ln416" [fips202.c:417]   --->   Operation 170 'add' 'add_ln417_1' <Predicate = (!icmp_ln416)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln417_1 = zext i30 %add_ln417_1 to i64" [fips202.c:417]   --->   Operation 171 'zext' 'zext_ln417_1' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln417_1" [fips202.c:417]   --->   Operation 172 'getelementptr' 's_addr_4' <Predicate = (!icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 173 [2/2] (2.77ns)   --->   "%s_load_4 = load i64* %s_addr_4, align 8" [fips202.c:417]   --->   Operation 173 'load' 's_load_4' <Predicate = (!icmp_ln416)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_11, i3 0)" [fips202.c:418]   --->   Operation 174 'bitconcatenate' 'and_ln' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln418_2 = zext i8 %and_ln to i9" [fips202.c:418]   --->   Operation 175 'zext' 'zext_ln418_2' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln418 = zext i8 %and_ln to i64" [fips202.c:418]   --->   Operation 176 'zext' 'zext_ln418' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (2.99ns)   --->   "%sub_ln419 = sub i64 %indvars_iv, %zext_ln418" [fips202.c:419]   --->   Operation 177 'sub' 'sub_ln419' <Predicate = (icmp_ln416)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln419 = trunc i64 %sub_ln419 to i33" [fips202.c:419]   --->   Operation 178 'trunc' 'trunc_ln419' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (1.71ns)   --->   "%add_ln420 = add i9 %zext_ln402, %zext_ln418_2" [fips202.c:420]   --->   Operation 179 'add' 'add_ln420' <Predicate = (icmp_ln416)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i9 %add_ln420 to i32" [fips202.c:420]   --->   Operation 180 'zext' 'zext_ln420' <Predicate = (icmp_ln416)> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (2.34ns)   --->   "%icmp_ln422 = icmp eq i64 %indvars_iv, %zext_ln418" [fips202.c:422]   --->   Operation 181 'icmp' 'icmp_ln422' <Predicate = (icmp_ln416)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (1.35ns)   --->   "br i1 %icmp_ln422, label %._crit_edge17, label %.preheader12.preheader" [fips202.c:422]   --->   Operation 182 'br' <Predicate = (icmp_ln416)> <Delay = 1.35>
ST_13 : Operation 183 [1/1] (1.35ns)   --->   "br label %.preheader12" [fips202.c:423]   --->   Operation 183 'br' <Predicate = (icmp_ln416 & !icmp_ln422)> <Delay = 1.35>

State 14 <SV = 9> <Delay = 6.35>
ST_14 : Operation 184 [1/2] (0.00ns)   --->   "%tmp_1 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln417_3)" [fips202.c:417]   --->   Operation 184 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 185 [1/2] (2.77ns)   --->   "%s_load_4 = load i64* %s_addr_4, align 8" [fips202.c:417]   --->   Operation 185 'load' 's_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 186 [1/1] (0.80ns)   --->   "%xor_ln417 = xor i64 %s_load_4, %tmp_1" [fips202.c:417]   --->   Operation 186 'xor' 'xor_ln417' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (2.77ns)   --->   "store i64 %xor_ln417, i64* %s_addr_4, align 8" [fips202.c:417]   --->   Operation 187 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "br label %11" [fips202.c:416]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 1.75>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%i_4 = phi i4 [ %i_39, %14 ], [ 0, %.preheader12.preheader ]"   --->   Operation 189 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.21ns)   --->   "%icmp_ln423 = icmp eq i4 %i_4, -8" [fips202.c:423]   --->   Operation 190 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 191 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (1.49ns)   --->   "%i_39 = add i4 %i_4, 1" [fips202.c:423]   --->   Operation 192 'add' 'i_39' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %.preheader.preheader, label %14" [fips202.c:423]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i4 %i_4 to i64" [fips202.c:424]   --->   Operation 194 'zext' 'zext_ln424' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln424" [fips202.c:424]   --->   Operation 195 'getelementptr' 't_addr_6' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.75ns)   --->   "store i8 0, i8* %t_addr_6, align 1" [fips202.c:424]   --->   Operation 196 'store' <Predicate = (!icmp_ln423)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "br label %.preheader12" [fips202.c:423]   --->   Operation 197 'br' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln426 = trunc i64 %p_38_rec to i1" [fips202.c:426]   --->   Operation 198 'trunc' 'trunc_ln426' <Predicate = (icmp_ln423)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.80ns)   --->   "%xor_ln426 = xor i1 %trunc_ln402_1, %trunc_ln402" [fips202.c:426]   --->   Operation 199 'xor' 'xor_ln426' <Predicate = (icmp_ln423)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (1.35ns)   --->   "br label %.preheader" [fips202.c:425]   --->   Operation 200 'br' <Predicate = (icmp_ln423)> <Delay = 1.35>

State 16 <SV = 10> <Delay = 2.83>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%i_5 = phi i32 [ %i_40, %15 ], [ 0, %.preheader.preheader ]"   --->   Operation 201 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i32 %i_5 to i64" [fips202.c:425]   --->   Operation 202 'zext' 'zext_ln425' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln425_2 = zext i32 %i_5 to i33" [fips202.c:425]   --->   Operation 203 'zext' 'zext_ln425_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (2.11ns)   --->   "%icmp_ln425 = icmp ult i33 %zext_ln425_2, %trunc_ln419" [fips202.c:425]   --->   Operation 204 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (2.18ns)   --->   "%i_40 = add i32 %i_5, 1" [fips202.c:425]   --->   Operation 205 'add' 'i_40' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln425, label %15, label %.preheader15.preheader" [fips202.c:425]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln426)   --->   "%trunc_ln426_1 = trunc i32 %i_5 to i1" [fips202.c:426]   --->   Operation 207 'trunc' 'trunc_ln426_1' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln426)   --->   "%xor_ln426_1 = xor i1 %trunc_ln426_1, %trunc_ln426" [fips202.c:426]   --->   Operation 208 'xor' 'xor_ln426_1' <Predicate = (icmp_ln425)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln426)   --->   "%xor_ln426_2 = xor i1 %xor_ln426_1, %xor_ln426" [fips202.c:426]   --->   Operation 209 'xor' 'xor_ln426_2' <Predicate = (icmp_ln425)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (1.07ns) (out node of the LUT)   --->   "%select_ln426 = select i1 %xor_ln426_2, i8 %m_1_read_1, i8 %m_0_read_1" [fips202.c:426]   --->   Operation 210 'select' 'select_ln426' <Predicate = (icmp_ln425)> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln425" [fips202.c:426]   --->   Operation 211 'getelementptr' 't_addr' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (1.75ns)   --->   "store i8 %select_ln426, i8* %t_addr, align 1" [fips202.c:426]   --->   Operation 212 'store' <Predicate = (icmp_ln425)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader" [fips202.c:425]   --->   Operation 213 'br' <Predicate = (icmp_ln425)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.35ns)   --->   "br label %.preheader15" [fips202.c:30->fips202.c:427]   --->   Operation 214 'br' <Predicate = (!icmp_ln425)> <Delay = 1.35>

State 17 <SV = 11> <Delay = 2.77>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i4 [ %i_41, %16 ], [ 0, %.preheader15.preheader ]"   --->   Operation 215 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%r_0_i2 = phi i64 [ %r_2, %16 ], [ 0, %.preheader15.preheader ]"   --->   Operation 216 'phi' 'r_0_i2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (1.21ns)   --->   "%icmp_ln30_1 = icmp eq i4 %i_0_i1, -8" [fips202.c:30->fips202.c:427]   --->   Operation 217 'icmp' 'icmp_ln30_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 218 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (1.49ns)   --->   "%i_41 = add i4 %i_0_i1, 1" [fips202.c:30->fips202.c:427]   --->   Operation 219 'add' 'i_41' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30_1, label %load64.exit13, label %16" [fips202.c:30->fips202.c:427]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i4 %i_0_i1 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 221 'zext' 'zext_ln31_15' <Predicate = (!icmp_ln30_1)> <Delay = 0.00>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln31_15" [fips202.c:31->fips202.c:427]   --->   Operation 222 'getelementptr' 't_addr_8' <Predicate = (!icmp_ln30_1)> <Delay = 0.00>
ST_17 : Operation 223 [2/2] (1.75ns)   --->   "%t_load_1 = load i8* %t_addr_8, align 1" [fips202.c:31->fips202.c:427]   --->   Operation 223 'load' 't_load_1' <Predicate = (!icmp_ln30_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_31 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln420, i32 3, i32 8)" [fips202.c:427]   --->   Operation 224 'partselect' 'tmp_31' <Predicate = (icmp_ln30_1)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i6 %tmp_31 to i64" [fips202.c:427]   --->   Operation 225 'zext' 'zext_ln427' <Predicate = (icmp_ln30_1)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%s_addr_6 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln427" [fips202.c:427]   --->   Operation 226 'getelementptr' 's_addr_6' <Predicate = (icmp_ln30_1)> <Delay = 0.00>
ST_17 : Operation 227 [2/2] (2.77ns)   --->   "%s_load_6 = load i64* %s_addr_6, align 8" [fips202.c:427]   --->   Operation 227 'load' 's_load_6' <Predicate = (icmp_ln30_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln428 = trunc i64 %sub_ln419 to i32" [fips202.c:428]   --->   Operation 228 'trunc' 'trunc_ln428' <Predicate = (icmp_ln30_1)> <Delay = 0.00>

State 18 <SV = 12> <Delay = 4.17>
ST_18 : Operation 229 [1/2] (1.75ns)   --->   "%t_load_1 = load i8* %t_addr_8, align 1" [fips202.c:31->fips202.c:427]   --->   Operation 229 'load' 't_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%zext_ln31_16 = zext i8 %t_load_1 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 230 'zext' 'zext_ln31_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%trunc_ln31_4 = trunc i4 %i_0_i1 to i3" [fips202.c:31->fips202.c:427]   --->   Operation 231 'trunc' 'trunc_ln31_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%shl_ln31_6 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31_4, i3 0)" [fips202.c:31->fips202.c:427]   --->   Operation 232 'bitconcatenate' 'shl_ln31_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%zext_ln31_17 = zext i6 %shl_ln31_6 to i64" [fips202.c:31->fips202.c:427]   --->   Operation 233 'zext' 'zext_ln31_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node r_2)   --->   "%shl_ln31_1 = shl i64 %zext_ln31_16, %zext_ln31_17" [fips202.c:31->fips202.c:427]   --->   Operation 234 'shl' 'shl_ln31_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (2.42ns) (out node of the LUT)   --->   "%r_2 = or i64 %shl_ln31_1, %r_0_i2" [fips202.c:31->fips202.c:427]   --->   Operation 235 'or' 'r_2' <Predicate = true> <Delay = 2.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "br label %.preheader15" [fips202.c:30->fips202.c:427]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 12> <Delay = 6.35>
ST_19 : Operation 237 [1/2] (2.77ns)   --->   "%s_load_6 = load i64* %s_addr_6, align 8" [fips202.c:427]   --->   Operation 237 'load' 's_load_6' <Predicate = (!icmp_ln422)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 238 [1/1] (0.80ns)   --->   "%xor_ln427 = xor i64 %s_load_6, %r_0_i2" [fips202.c:427]   --->   Operation 238 'xor' 'xor_ln427' <Predicate = (!icmp_ln422)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (2.77ns)   --->   "store i64 %xor_ln427, i64* %s_addr_6, align 8" [fips202.c:427]   --->   Operation 239 'store' <Predicate = (!icmp_ln422)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8> <RAM>
ST_19 : Operation 240 [1/1] (2.18ns)   --->   "%add_ln428 = add i32 %trunc_ln428, %zext_ln420" [fips202.c:428]   --->   Operation 240 'add' 'add_ln428' <Predicate = (!icmp_ln422)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (1.35ns)   --->   "br label %._crit_edge17" [fips202.c:429]   --->   Operation 241 'br' <Predicate = (!icmp_ln422)> <Delay = 1.35>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%p_34 = phi i32 [ %add_ln428, %load64.exit13 ], [ %zext_ln420, %13 ]" [fips202.c:428]   --->   Operation 242 'phi' 'p_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "ret i32 %p_34" [fips202.c:431]   --->   Operation 243 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pos_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_1_read_1       (read             ) [ 00111111111111111000]
m_0_read_1       (read             ) [ 00111111111111111000]
pos_read         (read             ) [ 00100000000000000000]
r_read           (read             ) [ 00111111100000000000]
empty            (trunc            ) [ 00111111000000000000]
empty_70         (trunc            ) [ 00111111000000000000]
t                (alloca           ) [ 00111111111111111110]
br_ln0           (br               ) [ 01100000000000000000]
phi_ln387        (phi              ) [ 00100000000000000000]
add_ln387        (add              ) [ 01100000000000000000]
zext_ln387       (zext             ) [ 00000000000000000000]
t_addr_4         (getelementptr    ) [ 00000000000000000000]
store_ln387      (store            ) [ 00000000000000000000]
icmp_ln387       (icmp             ) [ 00100000000000000000]
specloopname_ln0 (specloopname     ) [ 00000000000000000000]
empty_71         (speclooptripcount) [ 00000000000000000000]
br_ln387         (br               ) [ 01100000000000000000]
trunc_ln389      (trunc            ) [ 00000000000000000000]
zext_ln389       (zext             ) [ 00110000000000000000]
zext_ln389_1     (zext             ) [ 00011100000000000000]
icmp_ln389       (icmp             ) [ 00100000000000000000]
br_ln389         (br               ) [ 00111111000000000000]
zext_ln391       (zext             ) [ 00000000000000000000]
sub_ln391        (sub              ) [ 00000000000000000000]
empty_72         (trunc            ) [ 00000000000000000000]
xor_ln391_1      (xor              ) [ 00000000000000000000]
empty_73         (icmp             ) [ 00000000000000000000]
umax             (select           ) [ 00000000000000000000]
xor_ln391        (xor              ) [ 00111111000000000000]
sext_ln391       (sext             ) [ 00010000000000000000]
p_cast6          (sext             ) [ 00011100000000000000]
sext_ln393       (sext             ) [ 00000000000000000000]
trunc_ln393      (trunc            ) [ 00000000000000000000]
add_ln393        (add              ) [ 00111111000000000000]
add_ln394        (add              ) [ 00111111000000000000]
br_ln391         (br               ) [ 00110000000000000000]
p_05_rec         (phi              ) [ 00010000000000000000]
i_0              (phi              ) [ 00010000000000000000]
empty_74         (trunc            ) [ 00000000000000000000]
exitcond         (icmp             ) [ 00010000000000000000]
add_ln392        (add              ) [ 00110000000000000000]
br_ln392         (br               ) [ 00000000000000000000]
select_ln392     (select           ) [ 00000000000000000000]
i                (add              ) [ 00110000000000000000]
zext_ln392       (zext             ) [ 00000000000000000000]
t_addr_5         (getelementptr    ) [ 00000000000000000000]
store_ln392      (store            ) [ 00000000000000000000]
br_ln395         (br               ) [ 00110000000000000000]
br_ln30          (br               ) [ 00011100000000000000]
i_0_i            (phi              ) [ 00001100000000000000]
r_0_i            (phi              ) [ 00001110000000000000]
icmp_ln30        (icmp             ) [ 00001100000000000000]
empty_75         (speclooptripcount) [ 00000000000000000000]
i_37             (add              ) [ 00011100000000000000]
br_ln30          (br               ) [ 00000000000000000000]
zext_ln31        (zext             ) [ 00000000000000000000]
t_addr_7         (getelementptr    ) [ 00000100000000000000]
add_ln390        (add              ) [ 00000000000000000000]
sext_ln396       (sext             ) [ 00000000000000000000]
sub_ln396        (sub              ) [ 00000000000000000000]
tmp              (partselect       ) [ 00000000000000000000]
zext_ln396       (zext             ) [ 00000000000000000000]
s_addr           (getelementptr    ) [ 00000010000000000000]
t_load           (load             ) [ 00000000000000000000]
zext_ln31_13     (zext             ) [ 00000000000000000000]
trunc_ln31       (trunc            ) [ 00000000000000000000]
shl_ln23         (bitconcatenate   ) [ 00000000000000000000]
zext_ln31_14     (zext             ) [ 00000000000000000000]
shl_ln31         (shl              ) [ 00000000000000000000]
r_1              (or               ) [ 00011100000000000000]
br_ln30          (br               ) [ 00011100000000000000]
s_load           (load             ) [ 00000000000000000000]
xor_ln396        (xor              ) [ 00000000000000000000]
store_ln396      (store            ) [ 00000000000000000000]
br_ln397         (br               ) [ 00100011000000000000]
p_1620           (phi              ) [ 00000001100000000000]
p_12             (phi              ) [ 00000001100000000000]
p_1              (phi              ) [ 00000001000000000000]
zext_ln399_1     (zext             ) [ 00000000000000000000]
sext_ln399       (sext             ) [ 00000000100000000000]
zext_ln399       (zext             ) [ 00000001100000000000]
zext_ln399_2     (zext             ) [ 00000000000000000000]
icmp_ln399       (icmp             ) [ 00000001100000000000]
br_ln399         (br               ) [ 00000001100000000000]
sub_ln399        (sub              ) [ 00000001100000000000]
icmp_ln399_1     (icmp             ) [ 00000001100000000000]
br_ln399         (br               ) [ 00000001100000000000]
trunc_ln403      (trunc            ) [ 00000000000000000000]
sub_ln403        (sub              ) [ 00000000000000000000]
call_ln405       (call             ) [ 00000000000000000000]
br_ln406         (br               ) [ 00000000000000000000]
p_2722           (phi              ) [ 00000000100000000000]
p_23             (phi              ) [ 00000000111110000000]
p_2              (phi              ) [ 00000000100000000000]
zext_ln402       (zext             ) [ 00000000011111100000]
zext_ln402_1     (zext             ) [ 00000000000000000000]
sext_ln402       (sext             ) [ 00000000111110000000]
trunc_ln402      (trunc            ) [ 00000000011111110000]
trunc_ln402_1    (trunc            ) [ 00000000011111110000]
add_ln402        (add              ) [ 00000000000000000000]
sext_ln402_1     (sext             ) [ 00000000011111100000]
empty_76         (zext             ) [ 00000000011110000000]
tmp_s            (partselect       ) [ 00000000011110000000]
br_ln408         (br               ) [ 00000000111110000000]
indvars_iv       (phi              ) [ 00000000011101100000]
p_38_rec         (phi              ) [ 00000000011101110000]
icmp_ln408       (icmp             ) [ 00000000011110000000]
br_ln408         (br               ) [ 00000000000000000000]
br_ln0           (br               ) [ 00000000011110000000]
tmp_30           (partselect       ) [ 00000000000000000000]
zext_ln416_1     (zext             ) [ 00000000000001100000]
tmp_11           (partselect       ) [ 00000000000001100000]
br_ln416         (br               ) [ 00000000011111100000]
i_2              (phi              ) [ 00000000001000000000]
empty_77         (speclooptripcount) [ 00000000000000000000]
icmp_ln409       (icmp             ) [ 00000000011110000000]
i_38             (add              ) [ 00000000011110000000]
br_ln409         (br               ) [ 00000000000000000000]
shl_ln24         (bitconcatenate   ) [ 00000000000000000000]
zext_ln410       (zext             ) [ 00000000000000000000]
add_ln410        (add              ) [ 00000000000000000000]
add_ln410_3      (add              ) [ 00000000000100000000]
zext_ln410_1     (zext             ) [ 00000000000000000000]
s_addr_5         (getelementptr    ) [ 00000000000100000000]
add_ln411        (add              ) [ 00000000110010000000]
sub_ln414        (sub              ) [ 00000000110010000000]
tmp_2            (call             ) [ 00000000000000000000]
s_load_5         (load             ) [ 00000000000000000000]
xor_ln410        (xor              ) [ 00000000000000000000]
store_ln410      (store            ) [ 00000000000000000000]
br_ln409         (br               ) [ 00000000011110000000]
call_ln413       (call             ) [ 00000000000000000000]
br_ln414         (br               ) [ 00000000111110000000]
i_3              (phi              ) [ 00000000000001000000]
zext_ln416       (zext             ) [ 00000000000000000000]
empty_78         (speclooptripcount) [ 00000000000000000000]
icmp_ln416       (icmp             ) [ 00000000000001100000]
add_ln416        (add              ) [ 00000000010001100000]
br_ln416         (br               ) [ 00000000000000000000]
shl_ln           (bitconcatenate   ) [ 00000000000000000000]
zext_ln417       (zext             ) [ 00000000000000000000]
add_ln417        (add              ) [ 00000000000000000000]
add_ln417_3      (add              ) [ 00000000000000100000]
add_ln417_1      (add              ) [ 00000000000000000000]
zext_ln417_1     (zext             ) [ 00000000000000000000]
s_addr_4         (getelementptr    ) [ 00000000000000100000]
and_ln           (bitconcatenate   ) [ 00000000000000000000]
zext_ln418_2     (zext             ) [ 00000000000000000000]
zext_ln418       (zext             ) [ 00000000000000000000]
sub_ln419        (sub              ) [ 00000000000000011110]
trunc_ln419      (trunc            ) [ 00000000000000011000]
add_ln420        (add              ) [ 00000000000000011110]
zext_ln420       (zext             ) [ 00000000000001111111]
icmp_ln422       (icmp             ) [ 00000000000001111111]
br_ln422         (br               ) [ 00000000000001111111]
br_ln423         (br               ) [ 00000000000001110000]
tmp_1            (call             ) [ 00000000000000000000]
s_load_4         (load             ) [ 00000000000000000000]
xor_ln417        (xor              ) [ 00000000000000000000]
store_ln417      (store            ) [ 00000000000000000000]
br_ln416         (br               ) [ 00000000010001100000]
i_4              (phi              ) [ 00000000000000010000]
icmp_ln423       (icmp             ) [ 00000000000000010000]
empty_79         (speclooptripcount) [ 00000000000000000000]
i_39             (add              ) [ 00000000000001010000]
br_ln423         (br               ) [ 00000000000000000000]
zext_ln424       (zext             ) [ 00000000000000000000]
t_addr_6         (getelementptr    ) [ 00000000000000000000]
store_ln424      (store            ) [ 00000000000000000000]
br_ln423         (br               ) [ 00000000000001010000]
trunc_ln426      (trunc            ) [ 00000000000000001000]
xor_ln426        (xor              ) [ 00000000000000001000]
br_ln425         (br               ) [ 00000000000000011000]
i_5              (phi              ) [ 00000000000000001000]
zext_ln425       (zext             ) [ 00000000000000000000]
zext_ln425_2     (zext             ) [ 00000000000000000000]
icmp_ln425       (icmp             ) [ 00000000000000001000]
i_40             (add              ) [ 00000000000000011000]
br_ln425         (br               ) [ 00000000000000000000]
trunc_ln426_1    (trunc            ) [ 00000000000000000000]
xor_ln426_1      (xor              ) [ 00000000000000000000]
xor_ln426_2      (xor              ) [ 00000000000000000000]
select_ln426     (select           ) [ 00000000000000000000]
t_addr           (getelementptr    ) [ 00000000000000000000]
store_ln426      (store            ) [ 00000000000000000000]
br_ln425         (br               ) [ 00000000000000011000]
br_ln30          (br               ) [ 00000000000000001110]
i_0_i1           (phi              ) [ 00000000000000000110]
r_0_i2           (phi              ) [ 00000000000000000111]
icmp_ln30_1      (icmp             ) [ 00000000000000000110]
empty_80         (speclooptripcount) [ 00000000000000000000]
i_41             (add              ) [ 00000000000000001110]
br_ln30          (br               ) [ 00000000000000000000]
zext_ln31_15     (zext             ) [ 00000000000000000000]
t_addr_8         (getelementptr    ) [ 00000000000000000010]
tmp_31           (partselect       ) [ 00000000000000000000]
zext_ln427       (zext             ) [ 00000000000000000000]
s_addr_6         (getelementptr    ) [ 00000000000000000001]
trunc_ln428      (trunc            ) [ 00000000000000000001]
t_load_1         (load             ) [ 00000000000000000000]
zext_ln31_16     (zext             ) [ 00000000000000000000]
trunc_ln31_4     (trunc            ) [ 00000000000000000000]
shl_ln31_6       (bitconcatenate   ) [ 00000000000000000000]
zext_ln31_17     (zext             ) [ 00000000000000000000]
shl_ln31_1       (shl              ) [ 00000000000000000000]
r_2              (or               ) [ 00000000000000001110]
br_ln30          (br               ) [ 00000000000000001110]
s_load_6         (load             ) [ 00000000000000000000]
xor_ln427        (xor              ) [ 00000000000000000000]
store_ln427      (store            ) [ 00000000000000000000]
add_ln428        (add              ) [ 00000000000000000000]
br_ln429         (br               ) [ 00000000000000000000]
p_34             (phi              ) [ 00000000000000000001]
ret_ln431        (ret              ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pos_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_0_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_0_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_1_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_1_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_t_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer.1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load64.3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="t_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="m_1_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_1_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="m_0_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_0_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="pos_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="7" slack="0"/>
<pin id="111" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="r_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="t_addr_4_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln387/2 store_ln392/3 t_load/4 store_ln424/15 store_ln426/16 t_load_1/17 "/>
</bind>
</comp>

<comp id="133" class="1004" name="t_addr_5_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="t_addr_7_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="4" slack="0"/>
<pin id="144" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_7/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="s_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="64" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="s_load/4 store_ln396/6 s_load_5/10 store_ln410/11 s_load_4/13 store_ln417/14 s_load_6/17 store_ln427/19 "/>
</bind>
</comp>

<comp id="160" class="1004" name="s_addr_5_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_5/10 "/>
</bind>
</comp>

<comp id="168" class="1004" name="s_addr_4_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_4/13 "/>
</bind>
</comp>

<comp id="176" class="1004" name="t_addr_6_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="t_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/16 "/>
</bind>
</comp>

<comp id="190" class="1004" name="t_addr_8_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_8/17 "/>
</bind>
</comp>

<comp id="197" class="1004" name="s_addr_6_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr_6/17 "/>
</bind>
</comp>

<comp id="205" class="1005" name="phi_ln387_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="1"/>
<pin id="207" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln387 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="phi_ln387_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln387/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="p_05_rec_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_05_rec (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_05_rec_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="64" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_05_rec/3 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_0_i_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_0_i_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="r_0_i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_0_i_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="p_1620_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_1620 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_1620_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="4"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="4"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1620/7 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_12_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="1"/>
<pin id="274" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_12 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_12_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="4"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="6" slack="5"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_12/7 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="4"/>
<pin id="284" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_1_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="4"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="2" slack="4"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/7 "/>
</bind>
</comp>

<comp id="293" class="1005" name="p_2722_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_2722 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_2722_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="1" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="1" slack="1"/>
<pin id="303" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2722/8 "/>
</bind>
</comp>

<comp id="307" class="1005" name="p_23_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_23 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_23_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="6" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="4" bw="6" slack="1"/>
<pin id="316" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_23/8 "/>
</bind>
</comp>

<comp id="322" class="1005" name="p_2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="324" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_2_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="2" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="4" bw="2" slack="1"/>
<pin id="331" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/8 "/>
</bind>
</comp>

<comp id="333" class="1005" name="indvars_iv_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvars_iv_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="3" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/9 "/>
</bind>
</comp>

<comp id="343" class="1005" name="p_38_rec_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_38_rec (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_38_rec_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_38_rec/9 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_2_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="366" class="1005" name="i_3_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="1"/>
<pin id="368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_3_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/13 "/>
</bind>
</comp>

<comp id="377" class="1005" name="i_4_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_4_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="1" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/15 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_5_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_5_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="1" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/16 "/>
</bind>
</comp>

<comp id="399" class="1005" name="i_0_i1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_0_i1_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="1" slack="1"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/17 "/>
</bind>
</comp>

<comp id="411" class="1005" name="r_0_i2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="r_0_i2_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2/17 "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_34_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="425" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_34 (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_34_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="9" slack="4"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_34/19 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_KeccakF1600_StatePer_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="64" slack="0"/>
<pin id="436" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln405/7 call_ln413/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_load64_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="8"/>
<pin id="443" dir="0" index="2" bw="8" slack="8"/>
<pin id="444" dir="0" index="3" bw="64" slack="0"/>
<pin id="445" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/10 tmp_1/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="64" slack="0"/>
<pin id="450" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln410/11 xor_ln417/14 "/>
</bind>
</comp>

<comp id="454" class="1004" name="empty_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="empty_70_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="9" slack="0"/>
<pin id="460" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_70/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln387_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln387/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln387_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln387_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="3" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln387/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln389_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="1"/>
<pin id="481" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln389/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln389_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln389_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="0"/>
<pin id="488" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln389_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln389_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="3" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln389/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln391_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln391/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln391_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln391/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="empty_72_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_72/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln391_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="empty_73_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="4" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_73/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="umax_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="0" index="2" bw="3" slack="0"/>
<pin id="526" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln391_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln391/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln391_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln391/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_cast6_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln393_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="3" slack="0"/>
<pin id="546" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln393/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln393_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln393/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln393_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln393/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln394_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="3" slack="0"/>
<pin id="560" dir="0" index="1" bw="6" slack="1"/>
<pin id="561" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln394/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="empty_74_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_74/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="exitcond_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="1"/>
<pin id="570" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln392_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln392/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln392_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="2"/>
<pin id="581" dir="0" index="2" bw="8" slack="2"/>
<pin id="582" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="i_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln392_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln392/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="icmp_ln30_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="0" index="1" bw="4" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="i_37_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_37/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln31_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln390_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="2"/>
<pin id="615" dir="0" index="1" bw="3" slack="2"/>
<pin id="616" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln390/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln396_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln396/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln396_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="2"/>
<pin id="623" dir="0" index="1" bw="5" slack="0"/>
<pin id="624" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln396/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="3" slack="0"/>
<pin id="628" dir="0" index="1" bw="6" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="0" index="3" bw="4" slack="0"/>
<pin id="631" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln396_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln396/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="zext_ln31_13_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_13/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="trunc_ln31_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="shl_ln23_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="0"/>
<pin id="651" dir="0" index="1" bw="3" slack="0"/>
<pin id="652" dir="0" index="2" bw="1" slack="0"/>
<pin id="653" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln23/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="zext_ln31_14_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_14/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="shl_ln31_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="6" slack="0"/>
<pin id="664" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="r_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="1"/>
<pin id="670" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_1/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="xor_ln396_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="1"/>
<pin id="676" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln396/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln399_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="0"/>
<pin id="682" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399_1/7 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln399_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="0"/>
<pin id="686" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln399/7 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln399_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399/7 "/>
</bind>
</comp>

<comp id="692" class="1004" name="zext_ln399_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="0"/>
<pin id="694" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399_2/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln399_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="0"/>
<pin id="698" dir="0" index="1" bw="6" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln399/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="sub_ln399_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="5"/>
<pin id="704" dir="0" index="1" bw="6" slack="0"/>
<pin id="705" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln399/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln399_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln399_1/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln403_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln403/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sub_ln403_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="2" slack="1"/>
<pin id="718" dir="0" index="1" bw="3" slack="0"/>
<pin id="719" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln403/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln402_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="6" slack="0"/>
<pin id="724" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/8 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln402_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_1/8 "/>
</bind>
</comp>

<comp id="730" class="1004" name="sext_ln402_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln402/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln402_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="0"/>
<pin id="736" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="trunc_ln402_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402_1/8 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln402_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="3" slack="1"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402/8 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln402_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln402_1/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="empty_76_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="9" slack="6"/>
<pin id="753" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_76/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_s_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="0" index="1" bw="9" slack="6"/>
<pin id="757" dir="0" index="2" bw="3" slack="0"/>
<pin id="758" dir="0" index="3" bw="4" slack="0"/>
<pin id="759" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="763" class="1004" name="icmp_ln408_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="0"/>
<pin id="765" dir="0" index="1" bw="64" slack="1"/>
<pin id="766" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln408/9 "/>
</bind>
</comp>

<comp id="768" class="1004" name="tmp_30_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="0" index="1" bw="6" slack="1"/>
<pin id="771" dir="0" index="2" bw="3" slack="0"/>
<pin id="772" dir="0" index="3" bw="4" slack="0"/>
<pin id="773" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/9 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln416_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="3" slack="0"/>
<pin id="780" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416_1/9 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_11_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="0"/>
<pin id="784" dir="0" index="1" bw="64" slack="0"/>
<pin id="785" dir="0" index="2" bw="3" slack="0"/>
<pin id="786" dir="0" index="3" bw="4" slack="0"/>
<pin id="787" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="icmp_ln409_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="0"/>
<pin id="794" dir="0" index="1" bw="5" slack="2"/>
<pin id="795" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln409/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="i_38_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_38/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="shl_ln24_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="5" slack="0"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln24/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln410_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="8" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410/10 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln410_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="64" slack="1"/>
<pin id="818" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410/10 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln410_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="9" slack="2"/>
<pin id="823" dir="0" index="1" bw="64" slack="0"/>
<pin id="824" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410_3/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln410_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="0"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln410_1/10 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln411_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="9" slack="2"/>
<pin id="834" dir="0" index="1" bw="64" slack="1"/>
<pin id="835" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln411/10 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sub_ln414_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="64" slack="1"/>
<pin id="839" dir="0" index="1" bw="9" slack="2"/>
<pin id="840" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln414/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln416_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/13 "/>
</bind>
</comp>

<comp id="846" class="1004" name="icmp_ln416_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="0"/>
<pin id="848" dir="0" index="1" bw="5" slack="1"/>
<pin id="849" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/13 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln416_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln416/13 "/>
</bind>
</comp>

<comp id="857" class="1004" name="shl_ln_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="5" slack="0"/>
<pin id="860" dir="0" index="2" bw="1" slack="0"/>
<pin id="861" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="865" class="1004" name="zext_ln417_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln417_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="64" slack="1"/>
<pin id="872" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417/13 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln417_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="9" slack="2"/>
<pin id="877" dir="0" index="1" bw="64" slack="0"/>
<pin id="878" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417_3/13 "/>
</bind>
</comp>

<comp id="881" class="1004" name="add_ln417_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="3" slack="1"/>
<pin id="883" dir="0" index="1" bw="5" slack="0"/>
<pin id="884" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln417_1/13 "/>
</bind>
</comp>

<comp id="886" class="1004" name="zext_ln417_1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="6" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln417_1/13 "/>
</bind>
</comp>

<comp id="891" class="1004" name="and_ln_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="5" slack="1"/>
<pin id="894" dir="0" index="2" bw="1" slack="0"/>
<pin id="895" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/13 "/>
</bind>
</comp>

<comp id="898" class="1004" name="zext_ln418_2_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln418_2/13 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln418_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="0"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln418/13 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sub_ln419_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="64" slack="1"/>
<pin id="908" dir="0" index="1" bw="8" slack="0"/>
<pin id="909" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln419/13 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln419_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="64" slack="0"/>
<pin id="914" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln419/13 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln420_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="2"/>
<pin id="918" dir="0" index="1" bw="8" slack="0"/>
<pin id="919" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln420/13 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln420_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="9" slack="0"/>
<pin id="923" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln420/13 "/>
</bind>
</comp>

<comp id="925" class="1004" name="icmp_ln422_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="64" slack="1"/>
<pin id="927" dir="0" index="1" bw="64" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/13 "/>
</bind>
</comp>

<comp id="931" class="1004" name="icmp_ln423_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="0"/>
<pin id="933" dir="0" index="1" bw="4" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln423/15 "/>
</bind>
</comp>

<comp id="937" class="1004" name="i_39_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_39/15 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln424_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="4" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln424/15 "/>
</bind>
</comp>

<comp id="948" class="1004" name="trunc_ln426_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="2"/>
<pin id="950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln426/15 "/>
</bind>
</comp>

<comp id="952" class="1004" name="xor_ln426_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="3"/>
<pin id="954" dir="0" index="1" bw="1" slack="3"/>
<pin id="955" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln426/15 "/>
</bind>
</comp>

<comp id="956" class="1004" name="zext_ln425_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="0"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425/16 "/>
</bind>
</comp>

<comp id="961" class="1004" name="zext_ln425_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln425_2/16 "/>
</bind>
</comp>

<comp id="965" class="1004" name="icmp_ln425_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="33" slack="0"/>
<pin id="967" dir="0" index="1" bw="33" slack="2"/>
<pin id="968" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln425/16 "/>
</bind>
</comp>

<comp id="970" class="1004" name="i_40_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_40/16 "/>
</bind>
</comp>

<comp id="976" class="1004" name="trunc_ln426_1_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln426_1/16 "/>
</bind>
</comp>

<comp id="980" class="1004" name="xor_ln426_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="1"/>
<pin id="983" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln426_1/16 "/>
</bind>
</comp>

<comp id="985" class="1004" name="xor_ln426_2_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="1" slack="1"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln426_2/16 "/>
</bind>
</comp>

<comp id="990" class="1004" name="select_ln426_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="8" slack="10"/>
<pin id="993" dir="0" index="2" bw="8" slack="10"/>
<pin id="994" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln426/16 "/>
</bind>
</comp>

<comp id="997" class="1004" name="icmp_ln30_1_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="0"/>
<pin id="999" dir="0" index="1" bw="4" slack="0"/>
<pin id="1000" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_1/17 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="i_41_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="4" slack="0"/>
<pin id="1005" dir="0" index="1" bw="1" slack="0"/>
<pin id="1006" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_41/17 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="zext_ln31_15_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="4" slack="0"/>
<pin id="1011" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_15/17 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_31_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="0"/>
<pin id="1016" dir="0" index="1" bw="9" slack="3"/>
<pin id="1017" dir="0" index="2" bw="3" slack="0"/>
<pin id="1018" dir="0" index="3" bw="5" slack="0"/>
<pin id="1019" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/17 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="zext_ln427_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="6" slack="0"/>
<pin id="1025" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln427/17 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="trunc_ln428_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="64" slack="3"/>
<pin id="1030" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln428/17 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln31_16_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="0"/>
<pin id="1033" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_16/18 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="trunc_ln31_4_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="4" slack="1"/>
<pin id="1037" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31_4/18 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="shl_ln31_6_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="6" slack="0"/>
<pin id="1041" dir="0" index="1" bw="3" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln31_6/18 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="zext_ln31_17_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="6" slack="0"/>
<pin id="1049" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_17/18 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="shl_ln31_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="0" index="1" bw="6" slack="0"/>
<pin id="1054" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln31_1/18 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="r_2_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="64" slack="0"/>
<pin id="1059" dir="0" index="1" bw="64" slack="1"/>
<pin id="1060" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="r_2/18 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="xor_ln427_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="64" slack="0"/>
<pin id="1065" dir="0" index="1" bw="64" slack="1"/>
<pin id="1066" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln427/19 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="add_ln428_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="0" index="1" bw="9" slack="4"/>
<pin id="1073" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln428/19 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="m_1_read_1_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="8" slack="2"/>
<pin id="1077" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_1_read_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="m_0_read_1_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="2"/>
<pin id="1084" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="m_0_read_1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="pos_read_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="1"/>
<pin id="1091" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pos_read "/>
</bind>
</comp>

<comp id="1094" class="1005" name="r_read_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="9" slack="6"/>
<pin id="1096" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="1100" class="1005" name="empty_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="6" slack="1"/>
<pin id="1102" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1106" class="1005" name="empty_70_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="5"/>
<pin id="1108" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="empty_70 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="add_ln387_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="3" slack="0"/>
<pin id="1113" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln387 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="zext_ln389_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln389 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="zext_ln389_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="5" slack="2"/>
<pin id="1126" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln389_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="xor_ln391_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="3" slack="4"/>
<pin id="1134" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln391 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="sext_ln391_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="1"/>
<pin id="1139" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln391 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="p_cast6_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="5" slack="2"/>
<pin id="1144" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_cast6 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="add_ln393_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="2" slack="4"/>
<pin id="1149" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="add_ln393 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="add_ln394_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="6" slack="2"/>
<pin id="1154" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln394 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="add_ln392_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="64" slack="0"/>
<pin id="1163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln392 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="i_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1174" class="1005" name="i_37_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="4" slack="0"/>
<pin id="1176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_37 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="t_addr_7_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="3" slack="1"/>
<pin id="1181" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_7 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="s_addr_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="5" slack="1"/>
<pin id="1186" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="1189" class="1005" name="r_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="64" slack="1"/>
<pin id="1191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="sext_ln399_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="9" slack="1"/>
<pin id="1196" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln399 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="zext_ln399_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="3" slack="1"/>
<pin id="1201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln399 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="icmp_ln399_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln399 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="sub_ln399_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="8" slack="1"/>
<pin id="1212" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln399 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="icmp_ln399_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="1"/>
<pin id="1218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln399_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="zext_ln402_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="9" slack="2"/>
<pin id="1222" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln402 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="sext_ln402_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="64" slack="1"/>
<pin id="1227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln402 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="trunc_ln402_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="3"/>
<pin id="1232" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln402 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="trunc_ln402_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="3"/>
<pin id="1237" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln402_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="sext_ln402_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="64" slack="2"/>
<pin id="1242" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln402_1 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="empty_76_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="64" slack="1"/>
<pin id="1248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_s_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="5" slack="2"/>
<pin id="1255" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1261" class="1005" name="zext_ln416_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="30" slack="1"/>
<pin id="1263" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln416_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="tmp_11_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="5" slack="1"/>
<pin id="1268" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="i_38_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="5" slack="0"/>
<pin id="1277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_38 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="add_ln410_3_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="64" slack="1"/>
<pin id="1282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln410_3 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="s_addr_5_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="5" slack="1"/>
<pin id="1287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_5 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="add_ln411_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="64" slack="1"/>
<pin id="1292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln411 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="sub_ln414_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="64" slack="1"/>
<pin id="1297" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln414 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="add_ln416_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="5" slack="0"/>
<pin id="1305" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln416 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="add_ln417_3_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="64" slack="1"/>
<pin id="1310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln417_3 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="s_addr_4_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="5" slack="1"/>
<pin id="1315" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_4 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="sub_ln419_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="64" slack="3"/>
<pin id="1320" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln419 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="trunc_ln419_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="33" slack="2"/>
<pin id="1325" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln419 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="add_ln420_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="9" slack="3"/>
<pin id="1330" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln420 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="zext_ln420_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="32" slack="4"/>
<pin id="1335" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln420 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="icmp_ln422_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="4"/>
<pin id="1341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln422 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="i_39_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="4" slack="0"/>
<pin id="1348" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_39 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="trunc_ln426_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="1" slack="1"/>
<pin id="1353" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln426 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="xor_ln426_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln426 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="i_40_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_40 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="i_41_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="4" slack="0"/>
<pin id="1374" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_41 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="t_addr_8_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="3" slack="1"/>
<pin id="1379" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_addr_8 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="s_addr_6_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="5" slack="1"/>
<pin id="1384" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr_6 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="trunc_ln428_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="1"/>
<pin id="1389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln428 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="r_2_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="64" slack="1"/>
<pin id="1394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="r_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="133" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="176" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="20" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="60" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="293" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="272" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="272" pin="1"/><net_sink comp="310" pin=4"/></net>

<net id="321"><net_src comp="310" pin="6"/><net_sink comp="307" pin=0"/></net>

<net id="342"><net_src comp="336" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="354"><net_src comp="347" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="358"><net_src comp="72" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="72" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="86" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="410"><net_src comp="403" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="414"><net_src comp="24" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="0" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="10" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="154" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="440" pin="4"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="447" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="457"><net_src comp="108" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="114" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="209" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="22" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="209" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="477"><net_src comp="209" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="28" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="479" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="20" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="479" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="38" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="28" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="500" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="40" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="42" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="510" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="28" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="530" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="522" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="44" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="544" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="220" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="220" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="18" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="220" pin="4"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="563" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="578" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="589"><net_src comp="230" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="46" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="230" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="600"><net_src comp="240" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="38" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="240" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="50" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="240" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="620"><net_src comp="613" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="52" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="621" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="54" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="56" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="644"><net_src comp="126" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="236" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="58" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="20" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="649" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="641" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="248" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="154" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="248" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="679"><net_src comp="673" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="683"><net_src comp="275" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="264" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="286" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="695"><net_src comp="286" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="275" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="62" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="680" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="692" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="721"><net_src comp="716" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="725"><net_src comp="310" pin="6"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="297" pin="6"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="325" pin="6"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="297" pin="6"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="260" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="726" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="760"><net_src comp="66" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="54" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="762"><net_src comp="68" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="767"><net_src comp="336" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="774"><net_src comp="52" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="307" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="54" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="777"><net_src comp="56" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="781"><net_src comp="768" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="788"><net_src comp="70" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="336" pin="4"/><net_sink comp="782" pin=1"/></net>

<net id="790"><net_src comp="54" pin="0"/><net_sink comp="782" pin=2"/></net>

<net id="791"><net_src comp="68" pin="0"/><net_sink comp="782" pin=3"/></net>

<net id="796"><net_src comp="359" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="359" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="78" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="80" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="359" pin="4"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="20" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="814"><net_src comp="803" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="343" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="826"><net_src comp="821" pin="2"/><net_sink comp="440" pin=3"/></net>

<net id="830"><net_src comp="359" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="836"><net_src comp="343" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="333" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="370" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="370" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="370" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="78" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="862"><net_src comp="80" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="370" pin="4"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="20" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="868"><net_src comp="857" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="343" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="869" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="880"><net_src comp="875" pin="2"/><net_sink comp="440" pin=3"/></net>

<net id="885"><net_src comp="842" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="881" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="896"><net_src comp="80" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="20" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="901"><net_src comp="891" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="891" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="333" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="902" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="898" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="924"><net_src comp="916" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="333" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="902" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="381" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="38" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="381" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="50" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="381" pin="4"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="951"><net_src comp="343" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="959"><net_src comp="392" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="964"><net_src comp="392" pin="4"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="974"><net_src comp="392" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="46" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="392" pin="4"/><net_sink comp="976" pin=0"/></net>

<net id="984"><net_src comp="976" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="980" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="995"><net_src comp="985" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="990" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="1001"><net_src comp="403" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="38" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1007"><net_src comp="403" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="50" pin="0"/><net_sink comp="1003" pin=1"/></net>

<net id="1012"><net_src comp="403" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1020"><net_src comp="88" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="54" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1022"><net_src comp="90" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1026"><net_src comp="1014" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1034"><net_src comp="126" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="399" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="58" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="20" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1050"><net_src comp="1039" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="1031" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="411" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="154" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="411" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1069"><net_src comp="1063" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="1074"><net_src comp="1070" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="1078"><net_src comp="96" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1081"><net_src comp="1075" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1085"><net_src comp="102" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1088"><net_src comp="1082" pin="1"/><net_sink comp="990" pin=2"/></net>

<net id="1092"><net_src comp="108" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1097"><net_src comp="114" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1103"><net_src comp="454" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1109"><net_src comp="458" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1114"><net_src comp="462" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1122"><net_src comp="482" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1127"><net_src comp="486" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1135"><net_src comp="530" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1140"><net_src comp="536" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1145"><net_src comp="540" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1150"><net_src comp="552" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1155"><net_src comp="558" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1164"><net_src comp="572" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1169"><net_src comp="585" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1177"><net_src comp="602" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1182"><net_src comp="140" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1187"><net_src comp="147" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1192"><net_src comp="667" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1197"><net_src comp="684" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1202"><net_src comp="688" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1205"><net_src comp="1199" pin="1"/><net_sink comp="325" pin=4"/></net>

<net id="1209"><net_src comp="696" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="702" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1219"><net_src comp="707" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1223"><net_src comp="722" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1228"><net_src comp="730" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1233"><net_src comp="734" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1238"><net_src comp="738" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="1243"><net_src comp="747" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1249"><net_src comp="751" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1252"><net_src comp="1246" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1256"><net_src comp="754" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1264"><net_src comp="778" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1269"><net_src comp="782" pin="4"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1278"><net_src comp="797" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1283"><net_src comp="821" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="440" pin=3"/></net>

<net id="1288"><net_src comp="160" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1293"><net_src comp="832" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1298"><net_src comp="837" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1306"><net_src comp="851" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1311"><net_src comp="875" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="440" pin=3"/></net>

<net id="1316"><net_src comp="168" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1321"><net_src comp="906" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1326"><net_src comp="912" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1331"><net_src comp="916" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1336"><net_src comp="921" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="1342"><net_src comp="925" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1349"><net_src comp="937" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1354"><net_src comp="948" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1359"><net_src comp="952" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1367"><net_src comp="970" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1375"><net_src comp="1003" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1380"><net_src comp="190" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="1385"><net_src comp="197" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1390"><net_src comp="1028" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1395"><net_src comp="1057" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="415" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {6 7 8 10 11 12 14 19 }
	Port: KeccakF_RoundConstan | {}
 - Input state : 
	Port: keccak_absorb : s | {4 6 7 8 10 11 12 13 14 17 19 }
	Port: keccak_absorb : r | {1 }
	Port: keccak_absorb : pos_r | {1 }
	Port: keccak_absorb : m_0_read | {1 }
	Port: keccak_absorb : m_1_read | {1 }
	Port: keccak_absorb : KeccakF_RoundConstan | {7 8 10 12 }
  - Chain level:
	State 1
	State 2
		add_ln387 : 1
		zext_ln387 : 1
		t_addr_4 : 2
		store_ln387 : 3
		icmp_ln387 : 1
		br_ln387 : 2
		zext_ln389 : 1
		zext_ln389_1 : 1
		icmp_ln389 : 1
		br_ln389 : 2
		zext_ln391 : 1
		sub_ln391 : 2
		empty_72 : 3
		xor_ln391_1 : 4
		empty_73 : 3
		umax : 4
		xor_ln391 : 5
		sext_ln391 : 5
		p_cast6 : 5
		sext_ln393 : 5
		trunc_ln393 : 5
		add_ln393 : 6
		add_ln394 : 6
	State 3
		empty_74 : 1
		exitcond : 1
		add_ln392 : 1
		br_ln392 : 2
		select_ln392 : 2
		i : 1
		zext_ln392 : 1
		t_addr_5 : 2
		store_ln392 : 3
	State 4
		icmp_ln30 : 1
		i_37 : 1
		br_ln30 : 2
		zext_ln31 : 1
		t_addr_7 : 2
		t_load : 3
		sext_ln396 : 1
		sub_ln396 : 2
		tmp : 3
		zext_ln396 : 4
		s_addr : 5
		s_load : 6
	State 5
		zext_ln31_13 : 1
		shl_ln23 : 1
		zext_ln31_14 : 2
		shl_ln31 : 3
		r_1 : 4
	State 6
		xor_ln396 : 1
		store_ln396 : 1
	State 7
		zext_ln399_1 : 1
		sext_ln399 : 1
		zext_ln399 : 1
		zext_ln399_2 : 1
		icmp_ln399 : 1
		br_ln399 : 2
		sub_ln399 : 2
		icmp_ln399_1 : 3
		br_ln399 : 4
	State 8
		sub_ln403 : 1
		p_2722 : 1
		p_23 : 1
		p_2 : 2
		zext_ln402 : 2
		zext_ln402_1 : 2
		sext_ln402 : 3
		trunc_ln402 : 2
		add_ln402 : 3
		sext_ln402_1 : 4
	State 9
		icmp_ln408 : 1
		br_ln408 : 2
		zext_ln416_1 : 1
		tmp_11 : 1
	State 10
		icmp_ln409 : 1
		i_38 : 1
		br_ln409 : 2
		shl_ln24 : 1
		zext_ln410 : 2
		add_ln410 : 3
		add_ln410_3 : 4
		tmp_2 : 5
		zext_ln410_1 : 1
		s_addr_5 : 2
		s_load_5 : 3
	State 11
		xor_ln410 : 1
		store_ln410 : 1
	State 12
	State 13
		zext_ln416 : 1
		icmp_ln416 : 1
		add_ln416 : 1
		br_ln416 : 2
		shl_ln : 1
		zext_ln417 : 2
		add_ln417 : 3
		add_ln417_3 : 4
		tmp_1 : 5
		add_ln417_1 : 2
		zext_ln417_1 : 3
		s_addr_4 : 4
		s_load_4 : 5
		zext_ln418_2 : 1
		zext_ln418 : 1
		sub_ln419 : 2
		trunc_ln419 : 3
		add_ln420 : 2
		zext_ln420 : 3
		icmp_ln422 : 2
		br_ln422 : 3
	State 14
		xor_ln417 : 1
		store_ln417 : 1
	State 15
		icmp_ln423 : 1
		i_39 : 1
		br_ln423 : 2
		zext_ln424 : 1
		t_addr_6 : 2
		store_ln424 : 3
	State 16
		zext_ln425 : 1
		zext_ln425_2 : 1
		icmp_ln425 : 2
		i_40 : 1
		br_ln425 : 3
		trunc_ln426_1 : 1
		xor_ln426_1 : 2
		xor_ln426_2 : 2
		select_ln426 : 2
		t_addr : 2
		store_ln426 : 3
	State 17
		icmp_ln30_1 : 1
		i_41 : 1
		br_ln30 : 2
		zext_ln31_15 : 1
		t_addr_8 : 2
		t_load_1 : 3
		zext_ln427 : 1
		s_addr_6 : 2
		s_load_6 : 3
	State 18
		zext_ln31_16 : 1
		shl_ln31_6 : 1
		zext_ln31_17 : 2
		shl_ln31_1 : 3
		r_2 : 4
	State 19
		xor_ln427 : 1
		store_ln427 : 1
		p_34 : 1
		ret_ln431 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_1_fu_432 | 11.5955 |   4945  |  16607  |
|          |        grp_load64_3_fu_440        |    0    |   153   |   115   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln387_fu_462         |    0    |    0    |    12   |
|          |          add_ln393_fu_552         |    0    |    0    |    10   |
|          |          add_ln394_fu_558         |    0    |    0    |    15   |
|          |          add_ln392_fu_572         |    0    |    0    |    71   |
|          |              i_fu_585             |    0    |    0    |    39   |
|          |            i_37_fu_602            |    0    |    0    |    13   |
|          |          add_ln390_fu_613         |    0    |    0    |    12   |
|          |          add_ln402_fu_742         |    0    |    0    |    15   |
|          |            i_38_fu_797            |    0    |    0    |    15   |
|          |          add_ln410_fu_815         |    0    |    0    |    8    |
|    add   |         add_ln410_3_fu_821        |    0    |    0    |    8    |
|          |          add_ln411_fu_832         |    0    |    0    |    71   |
|          |          add_ln416_fu_851         |    0    |    0    |    15   |
|          |          add_ln417_fu_869         |    0    |    0    |    8    |
|          |         add_ln417_3_fu_875        |    0    |    0    |    8    |
|          |         add_ln417_1_fu_881        |    0    |    0    |    15   |
|          |          add_ln420_fu_916         |    0    |    0    |    15   |
|          |            i_39_fu_937            |    0    |    0    |    13   |
|          |            i_40_fu_970            |    0    |    0    |    39   |
|          |            i_41_fu_1003           |    0    |    0    |    13   |
|          |         add_ln428_fu_1070         |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |         icmp_ln387_fu_473         |    0    |    0    |    9    |
|          |         icmp_ln389_fu_490         |    0    |    0    |    9    |
|          |          empty_73_fu_516          |    0    |    0    |    9    |
|          |          exitcond_fu_567          |    0    |    0    |    29   |
|          |          icmp_ln30_fu_596         |    0    |    0    |    9    |
|          |         icmp_ln399_fu_696         |    0    |    0    |    11   |
|   icmp   |        icmp_ln399_1_fu_707        |    0    |    0    |    11   |
|          |         icmp_ln408_fu_763         |    0    |    0    |    29   |
|          |         icmp_ln409_fu_792         |    0    |    0    |    11   |
|          |         icmp_ln416_fu_846         |    0    |    0    |    11   |
|          |         icmp_ln422_fu_925         |    0    |    0    |    29   |
|          |         icmp_ln423_fu_931         |    0    |    0    |    9    |
|          |         icmp_ln425_fu_965         |    0    |    0    |    21   |
|          |         icmp_ln30_1_fu_997        |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_447            |    0    |    0    |    64   |
|          |         xor_ln391_1_fu_510        |    0    |    0    |    3    |
|          |          xor_ln391_fu_530         |    0    |    0    |    3    |
|    xor   |          xor_ln396_fu_673         |    0    |    0    |    64   |
|          |          xor_ln426_fu_952         |    0    |    0    |    2    |
|          |         xor_ln426_1_fu_980        |    0    |    0    |    2    |
|          |         xor_ln426_2_fu_985        |    0    |    0    |    2    |
|          |         xor_ln427_fu_1063         |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|          |          sub_ln391_fu_500         |    0    |    0    |    13   |
|          |          sub_ln396_fu_621         |    0    |    0    |    15   |
|    sub   |          sub_ln399_fu_702         |    0    |    0    |    15   |
|          |          sub_ln403_fu_716         |    0    |    0    |    12   |
|          |          sub_ln414_fu_837         |    0    |    0    |    71   |
|          |          sub_ln419_fu_906         |    0    |    0    |    71   |
|----------|-----------------------------------|---------|---------|---------|
|    or    |             r_1_fu_667            |    0    |    0    |    64   |
|          |            r_2_fu_1057            |    0    |    0    |    64   |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          shl_ln31_fu_661          |    0    |    0    |    19   |
|          |         shl_ln31_1_fu_1051        |    0    |    0    |    19   |
|----------|-----------------------------------|---------|---------|---------|
|          |            umax_fu_522            |    0    |    0    |    3    |
|  select  |        select_ln392_fu_578        |    0    |    0    |    8    |
|          |        select_ln426_fu_990        |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|          |       m_1_read_1_read_fu_96       |    0    |    0    |    0    |
|   read   |       m_0_read_1_read_fu_102      |    0    |    0    |    0    |
|          |        pos_read_read_fu_108       |    0    |    0    |    0    |
|          |         r_read_read_fu_114        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            empty_fu_454           |    0    |    0    |    0    |
|          |          empty_70_fu_458          |    0    |    0    |    0    |
|          |         trunc_ln389_fu_479        |    0    |    0    |    0    |
|          |          empty_72_fu_506          |    0    |    0    |    0    |
|          |         trunc_ln393_fu_548        |    0    |    0    |    0    |
|          |          empty_74_fu_563          |    0    |    0    |    0    |
|          |         trunc_ln31_fu_645         |    0    |    0    |    0    |
|   trunc  |         trunc_ln403_fu_713        |    0    |    0    |    0    |
|          |         trunc_ln402_fu_734        |    0    |    0    |    0    |
|          |        trunc_ln402_1_fu_738       |    0    |    0    |    0    |
|          |         trunc_ln419_fu_912        |    0    |    0    |    0    |
|          |         trunc_ln426_fu_948        |    0    |    0    |    0    |
|          |        trunc_ln426_1_fu_976       |    0    |    0    |    0    |
|          |        trunc_ln428_fu_1028        |    0    |    0    |    0    |
|          |        trunc_ln31_4_fu_1035       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln387_fu_468         |    0    |    0    |    0    |
|          |         zext_ln389_fu_482         |    0    |    0    |    0    |
|          |        zext_ln389_1_fu_486        |    0    |    0    |    0    |
|          |         zext_ln391_fu_496         |    0    |    0    |    0    |
|          |         zext_ln392_fu_591         |    0    |    0    |    0    |
|          |          zext_ln31_fu_608         |    0    |    0    |    0    |
|          |         zext_ln396_fu_636         |    0    |    0    |    0    |
|          |        zext_ln31_13_fu_641        |    0    |    0    |    0    |
|          |        zext_ln31_14_fu_657        |    0    |    0    |    0    |
|          |        zext_ln399_1_fu_680        |    0    |    0    |    0    |
|          |         zext_ln399_fu_688         |    0    |    0    |    0    |
|          |        zext_ln399_2_fu_692        |    0    |    0    |    0    |
|          |         zext_ln402_fu_722         |    0    |    0    |    0    |
|          |        zext_ln402_1_fu_726        |    0    |    0    |    0    |
|          |          empty_76_fu_751          |    0    |    0    |    0    |
|   zext   |        zext_ln416_1_fu_778        |    0    |    0    |    0    |
|          |         zext_ln410_fu_811         |    0    |    0    |    0    |
|          |        zext_ln410_1_fu_827        |    0    |    0    |    0    |
|          |         zext_ln416_fu_842         |    0    |    0    |    0    |
|          |         zext_ln417_fu_865         |    0    |    0    |    0    |
|          |        zext_ln417_1_fu_886        |    0    |    0    |    0    |
|          |        zext_ln418_2_fu_898        |    0    |    0    |    0    |
|          |         zext_ln418_fu_902         |    0    |    0    |    0    |
|          |         zext_ln420_fu_921         |    0    |    0    |    0    |
|          |         zext_ln424_fu_943         |    0    |    0    |    0    |
|          |         zext_ln425_fu_956         |    0    |    0    |    0    |
|          |        zext_ln425_2_fu_961        |    0    |    0    |    0    |
|          |        zext_ln31_15_fu_1009       |    0    |    0    |    0    |
|          |         zext_ln427_fu_1023        |    0    |    0    |    0    |
|          |        zext_ln31_16_fu_1031       |    0    |    0    |    0    |
|          |        zext_ln31_17_fu_1047       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         sext_ln391_fu_536         |    0    |    0    |    0    |
|          |           p_cast6_fu_540          |    0    |    0    |    0    |
|          |         sext_ln393_fu_544         |    0    |    0    |    0    |
|   sext   |         sext_ln396_fu_617         |    0    |    0    |    0    |
|          |         sext_ln399_fu_684         |    0    |    0    |    0    |
|          |         sext_ln402_fu_730         |    0    |    0    |    0    |
|          |        sext_ln402_1_fu_747        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_626            |    0    |    0    |    0    |
|          |            tmp_s_fu_754           |    0    |    0    |    0    |
|partselect|           tmp_30_fu_768           |    0    |    0    |    0    |
|          |           tmp_11_fu_782           |    0    |    0    |    0    |
|          |           tmp_31_fu_1014          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          shl_ln23_fu_649          |    0    |    0    |    0    |
|          |          shl_ln24_fu_803          |    0    |    0    |    0    |
|bitconcatenate|           shl_ln_fu_857           |    0    |    0    |    0    |
|          |           and_ln_fu_891           |    0    |    0    |    0    |
|          |         shl_ln31_6_fu_1039        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 11.5955 |   5098  |  17968  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  t |    0   |   16   |    1   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   16   |    1   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln387_reg_1111  |    3   |
|  add_ln392_reg_1161  |   64   |
|  add_ln393_reg_1147  |    2   |
|  add_ln394_reg_1152  |    6   |
| add_ln410_3_reg_1280 |   64   |
|  add_ln411_reg_1290  |   64   |
|  add_ln416_reg_1303  |    5   |
| add_ln417_3_reg_1308 |   64   |
|  add_ln420_reg_1328  |    9   |
|   empty_70_reg_1106  |    8   |
|   empty_76_reg_1246  |   64   |
|    empty_reg_1100    |    6   |
|    i_0_i1_reg_399    |    4   |
|     i_0_i_reg_236    |    4   |
|      i_0_reg_227     |   32   |
|      i_2_reg_355     |    5   |
|     i_37_reg_1174    |    4   |
|     i_38_reg_1275    |    5   |
|     i_39_reg_1346    |    4   |
|      i_3_reg_366     |    5   |
|     i_40_reg_1364    |   32   |
|     i_41_reg_1372    |    4   |
|      i_4_reg_377     |    4   |
|      i_5_reg_388     |   32   |
|      i_reg_1166      |   32   |
| icmp_ln399_1_reg_1216|    1   |
|  icmp_ln399_reg_1206 |    1   |
|  icmp_ln422_reg_1339 |    1   |
|  indvars_iv_reg_333  |   64   |
|  m_0_read_1_reg_1082 |    8   |
|  m_1_read_1_reg_1075 |    8   |
|   p_05_rec_reg_216   |   64   |
|     p_12_reg_272     |    6   |
|    p_1620_reg_260    |    3   |
|      p_1_reg_282     |    2   |
|     p_23_reg_307     |    6   |
|    p_2722_reg_293    |    8   |
|      p_2_reg_322     |    3   |
|     p_34_reg_423     |   32   |
|   p_38_rec_reg_343   |   64   |
|   p_cast6_reg_1142   |    5   |
|   phi_ln387_reg_205  |    3   |
|   pos_read_reg_1089  |    7   |
|    r_0_i2_reg_411    |   64   |
|     r_0_i_reg_248    |   64   |
|     r_1_reg_1189     |   64   |
|     r_2_reg_1392     |   64   |
|    r_read_reg_1094   |    9   |
|   s_addr_4_reg_1313  |    5   |
|   s_addr_5_reg_1285  |    5   |
|   s_addr_6_reg_1382  |    5   |
|    s_addr_reg_1184   |    5   |
|  sext_ln391_reg_1137 |   64   |
|  sext_ln399_reg_1194 |    9   |
| sext_ln402_1_reg_1240|   64   |
|  sext_ln402_reg_1225 |   64   |
|  sub_ln399_reg_1210  |    8   |
|  sub_ln414_reg_1295  |   64   |
|  sub_ln419_reg_1318  |   64   |
|   t_addr_7_reg_1179  |    3   |
|   t_addr_8_reg_1377  |    3   |
|    tmp_11_reg_1266   |    5   |
|    tmp_s_reg_1253    |    5   |
|trunc_ln402_1_reg_1235|    1   |
| trunc_ln402_reg_1230 |    1   |
| trunc_ln419_reg_1323 |   33   |
| trunc_ln426_reg_1351 |    1   |
| trunc_ln428_reg_1387 |   32   |
|  xor_ln391_reg_1132  |    3   |
|  xor_ln426_reg_1356  |    1   |
| zext_ln389_1_reg_1124|    5   |
|  zext_ln389_reg_1119 |   32   |
|  zext_ln399_reg_1199 |    3   |
|  zext_ln402_reg_1220 |    9   |
| zext_ln416_1_reg_1261|   30   |
|  zext_ln420_reg_1333 |   32   |
+----------------------+--------+
|         Total        |  1633  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_126  |  p0  |   8  |   3  |   24   ||    41   |
|  grp_access_fu_126  |  p1  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_154  |  p0  |   8  |   5  |   40   ||    41   |
|  grp_access_fu_154  |  p1  |   3  |  64  |   192  ||    15   |
|    i_0_i_reg_236    |  p0  |   2  |   4  |    8   ||    9    |
|    r_0_i_reg_248    |  p0  |   2  |  64  |   128  ||    9    |
|    p_1620_reg_260   |  p0  |   2  |   3  |    6   ||    9    |
|   p_38_rec_reg_343  |  p0  |   2  |  64  |   128  ||    9    |
|    i_0_i1_reg_399   |  p0  |   2  |   4  |    8   ||    9    |
|    r_0_i2_reg_411   |  p0  |   2  |  64  |   128  ||    9    |
| grp_load64_3_fu_440 |  p3  |   4  |  64  |   256  ||    21   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   942  || 16.1578 ||   187   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |  5098  |  17968 |    -   |
|   Memory  |    0   |    -   |   16   |    1   |    0   |
|Multiplexer|    -   |   16   |    -   |   187  |    -   |
|  Register |    -   |    -   |  1633  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   27   |  6747  |  18156 |    0   |
+-----------+--------+--------+--------+--------+--------+
