#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26fb590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26fb720 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x26f4010 .functor NOT 1, L_0x272e030, C4<0>, C4<0>, C4<0>;
L_0x272dd90 .functor XOR 1, L_0x272dc50, L_0x272dcf0, C4<0>, C4<0>;
L_0x272df20 .functor XOR 1, L_0x272dd90, L_0x272de50, C4<0>, C4<0>;
v0x272ab60_0 .net *"_ivl_10", 0 0, L_0x272de50;  1 drivers
v0x272ac60_0 .net *"_ivl_12", 0 0, L_0x272df20;  1 drivers
v0x272ad40_0 .net *"_ivl_2", 0 0, L_0x272dbb0;  1 drivers
v0x272ae00_0 .net *"_ivl_4", 0 0, L_0x272dc50;  1 drivers
v0x272aee0_0 .net *"_ivl_6", 0 0, L_0x272dcf0;  1 drivers
v0x272b010_0 .net *"_ivl_8", 0 0, L_0x272dd90;  1 drivers
v0x272b0f0_0 .net "a", 0 0, v0x2728260_0;  1 drivers
v0x272b190_0 .net "b", 0 0, v0x2728300_0;  1 drivers
v0x272b230_0 .net "c", 0 0, v0x27283a0_0;  1 drivers
v0x272b2d0_0 .var "clk", 0 0;
v0x272b370_0 .net "d", 0 0, v0x27284e0_0;  1 drivers
v0x272b410_0 .net "q_dut", 0 0, L_0x272da50;  1 drivers
v0x272b4b0_0 .net "q_ref", 0 0, L_0x272bb50;  1 drivers
v0x272b550_0 .var/2u "stats1", 159 0;
v0x272b5f0_0 .var/2u "strobe", 0 0;
v0x272b690_0 .net "tb_match", 0 0, L_0x272e030;  1 drivers
v0x272b750_0 .net "tb_mismatch", 0 0, L_0x26f4010;  1 drivers
v0x272b810_0 .net "wavedrom_enable", 0 0, v0x27285d0_0;  1 drivers
v0x272b8b0_0 .net "wavedrom_title", 511 0, v0x2728670_0;  1 drivers
L_0x272dbb0 .concat [ 1 0 0 0], L_0x272bb50;
L_0x272dc50 .concat [ 1 0 0 0], L_0x272bb50;
L_0x272dcf0 .concat [ 1 0 0 0], L_0x272da50;
L_0x272de50 .concat [ 1 0 0 0], L_0x272bb50;
L_0x272e030 .cmp/eeq 1, L_0x272dbb0, L_0x272df20;
S_0x26fb8b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x26fb720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x26e7ea0 .functor NOT 1, v0x2728260_0, C4<0>, C4<0>, C4<0>;
L_0x26fc010 .functor XOR 1, L_0x26e7ea0, v0x2728300_0, C4<0>, C4<0>;
L_0x26f4080 .functor XOR 1, L_0x26fc010, v0x27283a0_0, C4<0>, C4<0>;
L_0x272bb50 .functor XOR 1, L_0x26f4080, v0x27284e0_0, C4<0>, C4<0>;
v0x26f4280_0 .net *"_ivl_0", 0 0, L_0x26e7ea0;  1 drivers
v0x26f4320_0 .net *"_ivl_2", 0 0, L_0x26fc010;  1 drivers
v0x26e7ff0_0 .net *"_ivl_4", 0 0, L_0x26f4080;  1 drivers
v0x26e8090_0 .net "a", 0 0, v0x2728260_0;  alias, 1 drivers
v0x2727620_0 .net "b", 0 0, v0x2728300_0;  alias, 1 drivers
v0x2727730_0 .net "c", 0 0, v0x27283a0_0;  alias, 1 drivers
v0x27277f0_0 .net "d", 0 0, v0x27284e0_0;  alias, 1 drivers
v0x27278b0_0 .net "q", 0 0, L_0x272bb50;  alias, 1 drivers
S_0x2727a10 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x26fb720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2728260_0 .var "a", 0 0;
v0x2728300_0 .var "b", 0 0;
v0x27283a0_0 .var "c", 0 0;
v0x2728440_0 .net "clk", 0 0, v0x272b2d0_0;  1 drivers
v0x27284e0_0 .var "d", 0 0;
v0x27285d0_0 .var "wavedrom_enable", 0 0;
v0x2728670_0 .var "wavedrom_title", 511 0;
E_0x26f64f0/0 .event negedge, v0x2728440_0;
E_0x26f64f0/1 .event posedge, v0x2728440_0;
E_0x26f64f0 .event/or E_0x26f64f0/0, E_0x26f64f0/1;
E_0x26f6740 .event posedge, v0x2728440_0;
E_0x26e09f0 .event negedge, v0x2728440_0;
S_0x2727d60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2727a10;
 .timescale -12 -12;
v0x2727f60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2728060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2727a10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27287d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x26fb720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x272bc80 .functor AND 1, v0x2728260_0, v0x2728300_0, C4<1>, C4<1>;
L_0x272bcf0 .functor AND 1, L_0x272bc80, v0x27283a0_0, C4<1>, C4<1>;
L_0x272bd80 .functor AND 1, L_0x272bcf0, v0x27284e0_0, C4<1>, C4<1>;
L_0x272bee0 .functor AND 1, v0x2728260_0, L_0x272be40, C4<1>, C4<1>;
L_0x272c070 .functor AND 1, L_0x272bee0, L_0x272bfd0, C4<1>, C4<1>;
L_0x272c1b0 .functor AND 1, L_0x272c070, v0x27284e0_0, C4<1>, C4<1>;
L_0x272c2b0 .functor OR 1, L_0x272bd80, L_0x272c1b0, C4<0>, C4<0>;
L_0x272c460 .functor AND 1, L_0x272c3c0, v0x2728300_0, C4<1>, C4<1>;
L_0x272c570 .functor AND 1, L_0x272c460, v0x27283a0_0, C4<1>, C4<1>;
L_0x272c700 .functor AND 1, L_0x272c570, L_0x272c630, C4<1>, C4<1>;
L_0x272c870 .functor OR 1, L_0x272c2b0, L_0x272c700, C4<0>, C4<0>;
L_0x272ccd0 .functor AND 1, L_0x272c930, L_0x272cae0, C4<1>, C4<1>;
L_0x272ce50 .functor AND 1, L_0x272ccd0, v0x27283a0_0, C4<1>, C4<1>;
L_0x272d020 .functor AND 1, L_0x272ce50, v0x27284e0_0, C4<1>, C4<1>;
L_0x272cde0 .functor OR 1, L_0x272c870, L_0x272d020, C4<0>, C4<0>;
L_0x272d4a0 .functor AND 1, L_0x272d310, L_0x272d3b0, C4<1>, C4<1>;
L_0x272d6e0 .functor AND 1, L_0x272d4a0, L_0x272d640, C4<1>, C4<1>;
L_0x272d8f0 .functor AND 1, L_0x272d6e0, L_0x272d7f0, C4<1>, C4<1>;
L_0x272da50 .functor OR 1, L_0x272cde0, L_0x272d8f0, C4<0>, C4<0>;
v0x2728ac0_0 .net *"_ivl_0", 0 0, L_0x272bc80;  1 drivers
v0x2728ba0_0 .net *"_ivl_11", 0 0, L_0x272bfd0;  1 drivers
v0x2728c60_0 .net *"_ivl_12", 0 0, L_0x272c070;  1 drivers
v0x2728d50_0 .net *"_ivl_14", 0 0, L_0x272c1b0;  1 drivers
v0x2728e30_0 .net *"_ivl_16", 0 0, L_0x272c2b0;  1 drivers
v0x2728f60_0 .net *"_ivl_19", 0 0, L_0x272c3c0;  1 drivers
v0x2729020_0 .net *"_ivl_2", 0 0, L_0x272bcf0;  1 drivers
v0x2729100_0 .net *"_ivl_20", 0 0, L_0x272c460;  1 drivers
v0x27291e0_0 .net *"_ivl_22", 0 0, L_0x272c570;  1 drivers
v0x27292c0_0 .net *"_ivl_25", 0 0, L_0x272c630;  1 drivers
v0x2729380_0 .net *"_ivl_26", 0 0, L_0x272c700;  1 drivers
v0x2729460_0 .net *"_ivl_28", 0 0, L_0x272c870;  1 drivers
v0x2729540_0 .net *"_ivl_31", 0 0, L_0x272c930;  1 drivers
v0x2729600_0 .net *"_ivl_33", 0 0, L_0x272cae0;  1 drivers
v0x27296c0_0 .net *"_ivl_34", 0 0, L_0x272ccd0;  1 drivers
v0x27297a0_0 .net *"_ivl_36", 0 0, L_0x272ce50;  1 drivers
v0x2729880_0 .net *"_ivl_38", 0 0, L_0x272d020;  1 drivers
v0x2729960_0 .net *"_ivl_4", 0 0, L_0x272bd80;  1 drivers
v0x2729a40_0 .net *"_ivl_40", 0 0, L_0x272cde0;  1 drivers
v0x2729b20_0 .net *"_ivl_43", 0 0, L_0x272d310;  1 drivers
v0x2729be0_0 .net *"_ivl_45", 0 0, L_0x272d3b0;  1 drivers
v0x2729ca0_0 .net *"_ivl_46", 0 0, L_0x272d4a0;  1 drivers
v0x2729d80_0 .net *"_ivl_49", 0 0, L_0x272d640;  1 drivers
v0x2729e40_0 .net *"_ivl_50", 0 0, L_0x272d6e0;  1 drivers
v0x2729f20_0 .net *"_ivl_53", 0 0, L_0x272d7f0;  1 drivers
v0x2729fe0_0 .net *"_ivl_54", 0 0, L_0x272d8f0;  1 drivers
v0x272a0c0_0 .net *"_ivl_7", 0 0, L_0x272be40;  1 drivers
v0x272a180_0 .net *"_ivl_8", 0 0, L_0x272bee0;  1 drivers
v0x272a260_0 .net "a", 0 0, v0x2728260_0;  alias, 1 drivers
v0x272a300_0 .net "b", 0 0, v0x2728300_0;  alias, 1 drivers
v0x272a3f0_0 .net "c", 0 0, v0x27283a0_0;  alias, 1 drivers
v0x272a4e0_0 .net "d", 0 0, v0x27284e0_0;  alias, 1 drivers
v0x272a5d0_0 .net "q", 0 0, L_0x272da50;  alias, 1 drivers
L_0x272be40 .reduce/nor v0x2728300_0;
L_0x272bfd0 .reduce/nor v0x27283a0_0;
L_0x272c3c0 .reduce/nor v0x2728260_0;
L_0x272c630 .reduce/nor v0x27284e0_0;
L_0x272c930 .reduce/nor v0x2728260_0;
L_0x272cae0 .reduce/nor v0x2728300_0;
L_0x272d310 .reduce/nor v0x2728260_0;
L_0x272d3b0 .reduce/nor v0x2728300_0;
L_0x272d640 .reduce/nor v0x27283a0_0;
L_0x272d7f0 .reduce/nor v0x27284e0_0;
S_0x272a940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x26fb720;
 .timescale -12 -12;
E_0x26f6290 .event anyedge, v0x272b5f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x272b5f0_0;
    %nor/r;
    %assign/vec4 v0x272b5f0_0, 0;
    %wait E_0x26f6290;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2727a10;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27284e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27283a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2728300_0, 0;
    %assign/vec4 v0x2728260_0, 0;
    %wait E_0x26e09f0;
    %wait E_0x26f6740;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27284e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27283a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2728300_0, 0;
    %assign/vec4 v0x2728260_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f64f0;
    %load/vec4 v0x2728260_0;
    %load/vec4 v0x2728300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27283a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27284e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27284e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27283a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2728300_0, 0;
    %assign/vec4 v0x2728260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2728060;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f64f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27284e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27283a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2728300_0, 0;
    %assign/vec4 v0x2728260_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x26fb720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x272b2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x272b5f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26fb720;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x272b2d0_0;
    %inv;
    %store/vec4 v0x272b2d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26fb720;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2728440_0, v0x272b750_0, v0x272b0f0_0, v0x272b190_0, v0x272b230_0, v0x272b370_0, v0x272b4b0_0, v0x272b410_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26fb720;
T_7 ;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x272b550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26fb720;
T_8 ;
    %wait E_0x26f64f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x272b550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b550_0, 4, 32;
    %load/vec4 v0x272b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b550_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x272b550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b550_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x272b4b0_0;
    %load/vec4 v0x272b4b0_0;
    %load/vec4 v0x272b410_0;
    %xor;
    %load/vec4 v0x272b4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b550_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x272b550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x272b550_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/circuit2/iter0/response10/top_module.sv";
