digraph "CFG for '_Z17readOffsetUnroll4PfS_S_ii' function" {
	label="CFG for '_Z17readOffsetUnroll4PfS_S_ii' function";

	Node0x5c7db10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = shl i32 %6, 2\l  %13 = mul i32 %12, %11\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = add i32 %15, %4\l  %17 = icmp ult i32 %16, %3\l  br i1 %17, label %18, label %27\l|{<s0>T|<s1>F}}"];
	Node0x5c7db10:s0 -> Node0x5c7fba0;
	Node0x5c7db10:s1 -> Node0x5c7fc30;
	Node0x5c7fba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = zext i32 %16 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %0, i64 %19\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %19\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = fadd contract float %21, %23\l  %25 = zext i32 %15 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %2, i64 %25\l  store float %24, float addrspace(1)* %26, align 4, !tbaa !7\l  br label %27\l}"];
	Node0x5c7fba0 -> Node0x5c7fc30;
	Node0x5c7fc30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = add i32 %16, %11\l  %29 = icmp ult i32 %28, %3\l  br i1 %29, label %30, label %40\l|{<s0>T|<s1>F}}"];
	Node0x5c7fc30:s0 -> Node0x5c811a0;
	Node0x5c7fc30:s1 -> Node0x5c811f0;
	Node0x5c811a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%30:\l30:                                               \l  %31 = zext i32 %28 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7\l  %34 = getelementptr inbounds float, float addrspace(1)* %1, i64 %31\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7\l  %36 = fadd contract float %33, %35\l  %37 = add i32 %15, %11\l  %38 = zext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %2, i64 %38\l  store float %36, float addrspace(1)* %39, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x5c811a0 -> Node0x5c811f0;
	Node0x5c811f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  %41 = shl nuw nsw i32 %11, 1\l  %42 = add i32 %16, %41\l  %43 = icmp ult i32 %42, %3\l  br i1 %43, label %44, label %54\l|{<s0>T|<s1>F}}"];
	Node0x5c811f0:s0 -> Node0x5c81ba0;
	Node0x5c811f0:s1 -> Node0x5c81bf0;
	Node0x5c81ba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%44:\l44:                                               \l  %45 = zext i32 %42 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %0, i64 %45\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !7\l  %48 = getelementptr inbounds float, float addrspace(1)* %1, i64 %45\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !7\l  %50 = fadd contract float %47, %49\l  %51 = add i32 %15, %41\l  %52 = zext i32 %51 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %2, i64 %52\l  store float %50, float addrspace(1)* %53, align 4, !tbaa !7\l  br label %54\l}"];
	Node0x5c81ba0 -> Node0x5c81bf0;
	Node0x5c81bf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%54:\l54:                                               \l  %55 = mul nuw nsw i32 %11, 3\l  %56 = add i32 %16, %55\l  %57 = icmp ult i32 %56, %3\l  br i1 %57, label %58, label %68\l|{<s0>T|<s1>F}}"];
	Node0x5c81bf0:s0 -> Node0x5c82490;
	Node0x5c81bf0:s1 -> Node0x5c824e0;
	Node0x5c82490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%58:\l58:                                               \l  %59 = zext i32 %56 to i64\l  %60 = getelementptr inbounds float, float addrspace(1)* %0, i64 %59\l  %61 = load float, float addrspace(1)* %60, align 4, !tbaa !7\l  %62 = getelementptr inbounds float, float addrspace(1)* %1, i64 %59\l  %63 = load float, float addrspace(1)* %62, align 4, !tbaa !7\l  %64 = fadd contract float %61, %63\l  %65 = add i32 %15, %55\l  %66 = zext i32 %65 to i64\l  %67 = getelementptr inbounds float, float addrspace(1)* %2, i64 %66\l  store float %64, float addrspace(1)* %67, align 4, !tbaa !7\l  br label %68\l}"];
	Node0x5c82490 -> Node0x5c824e0;
	Node0x5c824e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%68:\l68:                                               \l  ret void\l}"];
}
