#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ea8350 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ea84e0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1eb60a0 .functor NOT 1, L_0x1eef210, C4<0>, C4<0>, C4<0>;
L_0x1ea9020 .functor XOR 2, L_0x1eeeda0, L_0x1eeef60, C4<00>, C4<00>;
L_0x1eb6110 .functor XOR 2, L_0x1ea9020, L_0x1eef0a0, C4<00>, C4<00>;
v0x1edd180_0 .net *"_ivl_10", 1 0, L_0x1eef0a0;  1 drivers
v0x1edd280_0 .net *"_ivl_12", 1 0, L_0x1eb6110;  1 drivers
v0x1edd360_0 .net *"_ivl_2", 1 0, L_0x1eeed00;  1 drivers
v0x1edd420_0 .net *"_ivl_4", 1 0, L_0x1eeeda0;  1 drivers
v0x1edd500_0 .net *"_ivl_6", 1 0, L_0x1eeef60;  1 drivers
v0x1edd630_0 .net *"_ivl_8", 1 0, L_0x1ea9020;  1 drivers
v0x1edd710_0 .var "clk", 0 0;
v0x1edd7b0_0 .net "f_dut", 0 0, v0x1edc820_0;  1 drivers
v0x1edd850_0 .net "f_ref", 0 0, L_0x1eee240;  1 drivers
v0x1edd980_0 .net "g_dut", 0 0, v0x1edc8e0_0;  1 drivers
v0x1edda20_0 .net "g_ref", 0 0, L_0x1e8eb80;  1 drivers
v0x1eddac0_0 .net "resetn", 0 0, v0x1edba90_0;  1 drivers
v0x1eddb60_0 .var/2u "stats1", 223 0;
v0x1eddc00_0 .var/2u "strobe", 0 0;
v0x1eddca0_0 .net "tb_match", 0 0, L_0x1eef210;  1 drivers
v0x1eddd40_0 .net "tb_mismatch", 0 0, L_0x1eb60a0;  1 drivers
v0x1edde00_0 .net "x", 0 0, v0x1edbb60_0;  1 drivers
v0x1eddfb0_0 .net "y", 0 0, v0x1edbc60_0;  1 drivers
L_0x1eeed00 .concat [ 1 1 0 0], L_0x1e8eb80, L_0x1eee240;
L_0x1eeeda0 .concat [ 1 1 0 0], L_0x1e8eb80, L_0x1eee240;
L_0x1eeef60 .concat [ 1 1 0 0], v0x1edc8e0_0, v0x1edc820_0;
L_0x1eef0a0 .concat [ 1 1 0 0], L_0x1e8eb80, L_0x1eee240;
L_0x1eef210 .cmp/eeq 2, L_0x1eeed00, L_0x1eb6110;
S_0x1ea8670 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1ea84e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1e71a40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1e71a80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1e71ac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1e71b00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1e71b40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1e71b80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1e71bc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1e71c00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1e71c40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1e8e9a0 .functor OR 1, L_0x1eee510, L_0x1eee7c0, C4<0>, C4<0>;
L_0x1e8eb80 .functor OR 1, L_0x1e8e9a0, L_0x1eeea80, C4<0>, C4<0>;
v0x1eb6290_0 .net *"_ivl_0", 31 0, L_0x1ede0d0;  1 drivers
L_0x7f48788f80a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eb6330_0 .net *"_ivl_11", 27 0, L_0x7f48788f80a8;  1 drivers
L_0x7f48788f80f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1e8ea10_0 .net/2u *"_ivl_12", 31 0, L_0x7f48788f80f0;  1 drivers
v0x1e8ebf0_0 .net *"_ivl_14", 0 0, L_0x1eee510;  1 drivers
v0x1eda660_0 .net *"_ivl_16", 31 0, L_0x1eee680;  1 drivers
L_0x7f48788f8138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eda790_0 .net *"_ivl_19", 27 0, L_0x7f48788f8138;  1 drivers
L_0x7f48788f8180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1eda870_0 .net/2u *"_ivl_20", 31 0, L_0x7f48788f8180;  1 drivers
v0x1eda950_0 .net *"_ivl_22", 0 0, L_0x1eee7c0;  1 drivers
v0x1edaa10_0 .net *"_ivl_25", 0 0, L_0x1e8e9a0;  1 drivers
v0x1edaad0_0 .net *"_ivl_26", 31 0, L_0x1eee9e0;  1 drivers
L_0x7f48788f81c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1edabb0_0 .net *"_ivl_29", 27 0, L_0x7f48788f81c8;  1 drivers
L_0x7f48788f8018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1edac90_0 .net *"_ivl_3", 27 0, L_0x7f48788f8018;  1 drivers
L_0x7f48788f8210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1edad70_0 .net/2u *"_ivl_30", 31 0, L_0x7f48788f8210;  1 drivers
v0x1edae50_0 .net *"_ivl_32", 0 0, L_0x1eeea80;  1 drivers
L_0x7f48788f8060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1edaf10_0 .net/2u *"_ivl_4", 31 0, L_0x7f48788f8060;  1 drivers
v0x1edaff0_0 .net *"_ivl_8", 31 0, L_0x1eee3d0;  1 drivers
v0x1edb0d0_0 .net "clk", 0 0, v0x1edd710_0;  1 drivers
v0x1edb190_0 .net "f", 0 0, L_0x1eee240;  alias, 1 drivers
v0x1edb250_0 .net "g", 0 0, L_0x1e8eb80;  alias, 1 drivers
v0x1edb310_0 .var "next", 3 0;
v0x1edb3f0_0 .net "resetn", 0 0, v0x1edba90_0;  alias, 1 drivers
v0x1edb4b0_0 .var "state", 3 0;
v0x1edb590_0 .net "x", 0 0, v0x1edbb60_0;  alias, 1 drivers
v0x1edb650_0 .net "y", 0 0, v0x1edbc60_0;  alias, 1 drivers
E_0x1ea0500 .event anyedge, v0x1edb4b0_0, v0x1edb590_0, v0x1edb650_0;
E_0x1ea09b0 .event posedge, v0x1edb0d0_0;
L_0x1ede0d0 .concat [ 4 28 0 0], v0x1edb4b0_0, L_0x7f48788f8018;
L_0x1eee240 .cmp/eq 32, L_0x1ede0d0, L_0x7f48788f8060;
L_0x1eee3d0 .concat [ 4 28 0 0], v0x1edb4b0_0, L_0x7f48788f80a8;
L_0x1eee510 .cmp/eq 32, L_0x1eee3d0, L_0x7f48788f80f0;
L_0x1eee680 .concat [ 4 28 0 0], v0x1edb4b0_0, L_0x7f48788f8138;
L_0x1eee7c0 .cmp/eq 32, L_0x1eee680, L_0x7f48788f8180;
L_0x1eee9e0 .concat [ 4 28 0 0], v0x1edb4b0_0, L_0x7f48788f81c8;
L_0x1eeea80 .cmp/eq 32, L_0x1eee9e0, L_0x7f48788f8210;
S_0x1edb7d0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1ea84e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1edb9a0_0 .net "clk", 0 0, v0x1edd710_0;  alias, 1 drivers
v0x1edba90_0 .var "resetn", 0 0;
v0x1edbb60_0 .var "x", 0 0;
v0x1edbc60_0 .var "y", 0 0;
E_0x1ea02a0/0 .event negedge, v0x1edb0d0_0;
E_0x1ea02a0/1 .event posedge, v0x1edb0d0_0;
E_0x1ea02a0 .event/or E_0x1ea02a0/0, E_0x1ea02a0/1;
S_0x1edbd60 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1ea84e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1edbf40 .param/l "A" 1 4 13, C4<0000>;
P_0x1edbf80 .param/l "B" 1 4 14, C4<0001>;
P_0x1edbfc0 .param/l "G1" 1 4 18, C4<0101>;
P_0x1edc000 .param/l "G2" 1 4 19, C4<0110>;
P_0x1edc040 .param/l "P0" 1 4 20, C4<0111>;
P_0x1edc080 .param/l "P1" 1 4 21, C4<1000>;
P_0x1edc0c0 .param/l "S0" 1 4 15, C4<0010>;
P_0x1edc100 .param/l "S1" 1 4 16, C4<0011>;
P_0x1edc140 .param/l "S10" 1 4 17, C4<0100>;
v0x1edc710_0 .net "clk", 0 0, v0x1edd710_0;  alias, 1 drivers
v0x1edc820_0 .var "f", 0 0;
v0x1edc8e0_0 .var "g", 0 0;
v0x1edc980_0 .var "next_state", 3 0;
v0x1edca60_0 .net "resetn", 0 0, v0x1edba90_0;  alias, 1 drivers
v0x1edcba0_0 .var "state", 3 0;
v0x1edcc80_0 .net "x", 0 0, v0x1edbb60_0;  alias, 1 drivers
v0x1edcd70_0 .net "y", 0 0, v0x1edbc60_0;  alias, 1 drivers
E_0x1ebc770 .event anyedge, v0x1edcba0_0;
E_0x1edc650/0 .event negedge, v0x1edb3f0_0;
E_0x1edc650/1 .event posedge, v0x1edb0d0_0;
E_0x1edc650 .event/or E_0x1edc650/0, E_0x1edc650/1;
E_0x1edc6b0 .event anyedge, v0x1edcba0_0, v0x1edb590_0, v0x1edb650_0;
S_0x1edcf60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1ea84e0;
 .timescale -12 -12;
E_0x1ebc450 .event anyedge, v0x1eddc00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eddc00_0;
    %nor/r;
    %assign/vec4 v0x1eddc00_0, 0;
    %wait E_0x1ebc450;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1edb7d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edbb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edbc60_0, 0, 1;
    %wait E_0x1ea09b0;
    %wait E_0x1ea09b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1edba90_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ea02a0;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1edba90_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1edbc60_0, 0;
    %assign/vec4 v0x1edbb60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ea8670;
T_2 ;
    %wait E_0x1ea09b0;
    %load/vec4 v0x1edb3f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1edb4b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1edb310_0;
    %assign/vec4 v0x1edb4b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ea8670;
T_3 ;
Ewait_0 .event/or E_0x1ea0500, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1edb4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1edb590_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1edb590_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1edb590_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1edb650_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1edb650_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1edb310_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1edbd60;
T_4 ;
    %wait E_0x1edc6b0;
    %load/vec4 v0x1edcba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v0x1edcc80_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x1edcc80_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0x1edcc80_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x1edcd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x1edcd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1edc980_0, 0, 4;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1edbd60;
T_5 ;
    %wait E_0x1edc650;
    %load/vec4 v0x1edca60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1edcba0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1edc980_0;
    %assign/vec4 v0x1edcba0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1edbd60;
T_6 ;
    %wait E_0x1ebc770;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edc820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edc8e0_0, 0, 1;
    %load/vec4 v0x1edcba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1edc820_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1edc8e0_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1edc8e0_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1edc8e0_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1ea84e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1edd710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eddc00_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1ea84e0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1edd710_0;
    %inv;
    %store/vec4 v0x1edd710_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1ea84e0;
T_9 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1edb9a0_0, v0x1eddd40_0, v0x1edd710_0, v0x1eddac0_0, v0x1edde00_0, v0x1eddfb0_0, v0x1edd850_0, v0x1edd7b0_0, v0x1edda20_0, v0x1edd980_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1ea84e0;
T_10 ;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_10.3 ;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1ea84e0;
T_11 ;
    %wait E_0x1ea02a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eddb60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eddb60_0, 4, 32;
    %load/vec4 v0x1eddca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eddb60_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eddb60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eddb60_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1edd850_0;
    %load/vec4 v0x1edd850_0;
    %load/vec4 v0x1edd7b0_0;
    %xor;
    %load/vec4 v0x1edd850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eddb60_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eddb60_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x1edda20_0;
    %load/vec4 v0x1edda20_0;
    %load/vec4 v0x1edd980_0;
    %xor;
    %load/vec4 v0x1edda20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eddb60_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x1eddb60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eddb60_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/2013_q2bfsm/iter4/response0/top_module.sv";
