@INPROCEEDINGS{8640207,
author={R. {Chawla} and S. {Yadav} and A. {Sharma} and B. {Kaur} and R. {Pratap} and B. {Anand}},
booktitle={2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)},
title={TSV Induced Stress Model and Its Application in Delay Estimation},
year={2018},
volume={},
number={},
pages={1-3},
keywords={delay estimation;delays;integrated circuit design;integrated circuit modelling;logic gates;silicon;three-dimensional integrated circuits;delay estimation;Silicon Vias;silicon wafer;threshold voltage;stress components;propagation delay;logic gates;complete methodology;2-input NAND gate delay;analytical models;stress variations;corresponding variations;delay variations;timing models;NAND gate delay varies;TSV induced stress model;Stress;Through-silicon vias;Mathematical model;Logic gates;Delays;Semiconductor device modeling;Inverters},
doi={10.1109/S3S.2018.8640207},
ISSN={},
month={Oct},}
