{
  "Top": "foo",
  "RtlTop": "foo_foo",
  "RtlPrefix": "foo_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    "DirectiveTcl": ["set_directive_top foo -name foo"],
    "DirectiveInfo": ["top foo {{name foo}} {}"]
  },
  "Args": {
    "x": {
      "index": "0",
      "type": {
        "kinds": ["scalar"],
        "dataType": "char",
        "dataWidth": "8",
        "interfaceRef": "x"
      }
    },
    "a": {
      "index": "1",
      "type": {
        "kinds": ["scalar"],
        "dataType": "char",
        "dataWidth": "8",
        "interfaceRef": "a"
      }
    },
    "b": {
      "index": "2",
      "type": {
        "kinds": ["scalar"],
        "dataType": "char",
        "dataWidth": "8",
        "interfaceRef": "b"
      }
    },
    "c": {
      "index": "3",
      "type": {
        "kinds": ["scalar"],
        "dataType": "char",
        "dataWidth": "8",
        "interfaceRef": "c"
      }
    }
  },
  "Return": {
    "kinds": ["scalar"],
    "dataType": "int",
    "dataWidth": "32",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "3",
    "Uncertainty": "2.7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "foo",
    "Version": "1.0",
    "DisplayName": "Foo",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_foo_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/.settings\/foo.cpp"],
    "Vhdl": [
      "impl\/vhdl\/foo_foo_mac_muladd_8s_8s_8ns_8_4_1.vhd",
      "impl\/vhdl\/foo_foo.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/foo_foo_mac_muladd_8s_8s_8ns_8_4_1.v",
      "impl\/verilog\/foo_foo.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/foo.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/wrk\/xhdhdnobkup3\/rsarkari\/Learning\/Vitis-Projects\/Sched_Bind\/solution1\/.debug\/foo.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "dataWidth": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }},
      "bundle_name": "a",
      "bundle_role": "default"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "dataWidth": "1",
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_done": {
      "dataWidth": "1",
      "bundle_name": "ap_done",
      "bundle_role": "default"
    },
    "ap_idle": {
      "dataWidth": "1",
      "bundle_name": "ap_idle",
      "bundle_role": "default"
    },
    "ap_ready": {
      "dataWidth": "1",
      "bundle_name": "ap_ready",
      "bundle_role": "default"
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "dataWidth": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "dataWidth": "1",
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "ap_start": {
      "dataWidth": "1",
      "bundle_name": "ap_start",
      "bundle_role": "default"
    },
    "b": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "dataWidth": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }},
      "bundle_name": "b",
      "bundle_role": "default"
    },
    "c": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "dataWidth": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }},
      "bundle_name": "c",
      "bundle_role": "default"
    },
    "x": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "dataWidth": "8",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "8"
        }},
      "bundle_name": "x",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "x": {
      "dir": "in",
      "width": "8"
    },
    "a": {
      "dir": "in",
      "width": "8"
    },
    "b": {
      "dir": "in",
      "width": "8"
    },
    "c": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "foo"},
    "Info": {"foo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"foo": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.350"
        },
        "Area": {
          "DSP": "1",
          "FF": "4",
          "LUT": "42",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "v++",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "foo",
    "EnableXoSwEmu": "1",
    "KernelData": {
      "preferredWorkGroupSizeMultiple": "0",
      "workGroupSize": "1",
      "interrupt": "true",
      "debug": "false",
      "compileOptions": "",
      "name": "foo",
      "vlnv": "xilinx.com:hls:foo:1.0"
    },
    "compileWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "maxWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    }
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-02-14 12:04:45 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1.0"
  }
}
