Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Aug 30 11:25:03 2019
| Host         : DESKTOP-1EDT96P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_reti_logiche_control_sets_placed.rpt
| Design       : project_reti_logiche
| Device       : xc7a200t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               3 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+---------------+------------------+------------------+----------------+
|                Clock Signal               | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------------+---------------+------------------+------------------+----------------+
|  o_en_reg_i_1_n_0                         |               |                  |                1 |              1 |
|  o_address_reg[4]_i_2_n_0                 |               |                  |                1 |              3 |
|  i_clk_IBUF_BUFG                          |               | i_rst_IBUF       |                1 |              3 |
|  FSM_sequential_next_state_reg[2]_i_2_n_0 |               | i_rst_IBUF       |                1 |              3 |
+-------------------------------------------+---------------+------------------+------------------+----------------+


