#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Nov 08 11:03:52 2018
# Process ID: 6536
# Current directory: C:/Users/dnguy105/Desktop/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1504 C:\Users\dnguy105\Desktop\Lab5\Lab5.xpr
# Log file: C:/Users/dnguy105/Desktop/Lab5/vivado.log
# Journal file: C:/Users/dnguy105/Desktop/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dnguy105/Desktop/Lab5/Lab5.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/dnguy105/Desktop/Lab5/Lab5.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 706.945 ; gain = 97.191
set_property top simState [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
ERROR: [VRFC 10-91] clkin is not declared [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:55]
ERROR: [VRFC 10-91] clkin is not declared [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:58]
ERROR: [VRFC 10-1040] module simState ignored due to previous errors [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
ERROR: [VRFC 10-91] clkin is not declared [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:55]
ERROR: [VRFC 10-91] clkin is not declared [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:58]
ERROR: [VRFC 10-1040] module simState ignored due to previous errors [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <StateMachiene> not found while processing module instance <test> [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simState_behav -key {Behavioral:sim_1:Functional:simState} -tclbatch {simState.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simState.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simState_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 764.684 ; gain = 2.184
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simState_behav -key {Behavioral:sim_1:Functional:simState} -tclbatch {simState.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simState.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simState_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 781.547 ; gain = 8.730
add_wave {{/simState/test/Q}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
ERROR: [VRFC 10-91] timeUp is not declared [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:68]
ERROR: [VRFC 10-91] timeUp is not declared [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:75]
ERROR: [VRFC 10-1040] module simState ignored due to previous errors [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simState_behav -key {Behavioral:sim_1:Functional:simState} -tclbatch {simState.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simState.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simState_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 782.684 ; gain = 0.000
add_wave {{/simState/test/Q}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simState_behav -key {Behavioral:sim_1:Functional:simState} -tclbatch {simState.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simState.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simState_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/simState/test/Q}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simState_behav -key {Behavioral:sim_1:Functional:simState} -tclbatch {simState.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simState.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simState_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/simState/test/Q}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simState_behav -key {Behavioral:sim_1:Functional:simState} -tclbatch {simState.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simState.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simState_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
run 10 us
add_wave {{/simState/test/Q}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simState_behav -key {Behavioral:sim_1:Functional:simState} -tclbatch {simState.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simState.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simState_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/simState/test/Q}} 
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
run 10 us
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 822.375 ; gain = 9.586
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "simState_behav -key {Behavioral:sim_1:Functional:simState} -tclbatch {simState.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source simState.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simState_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/simState/test/Q}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'simState' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj simState_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/simState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simState_behav xil_defaultlib.simState xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.simState
Compiling module xil_defaultlib.glbl
Built simulation snapshot simState_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.3
Time resolution is 1 ps
run 10 us
set_property top topMod5sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/simState_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 829.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topMod5sim_behav -key {Behavioral:sim_1:Functional:topMod5sim} -tclbatch {topMod5sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source topMod5sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topMod5sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 829.922 ; gain = 4.023
run 10 us
run 10 us
add_wave {{/topMod5sim/test/LoadTime}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 851.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 851.004 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 851.004 ; gain = 0.000
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 11:38:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 11:38:03 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 851.004 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28393A
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
add_wave {{/topMod5sim/test/qsec}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.539 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 935.539 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 935.539 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 935.539 ; gain = 0.000
run 10 us
add_wave {{/topMod5sim/test/qsec}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
add_wave {{/topMod5sim/test/IncU}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/simState_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topMod5sim_behav -key {Behavioral:sim_1:Functional:topMod5sim} -tclbatch {topMod5sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source topMod5sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topMod5sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 959.766 ; gain = 0.000
add_wave {{/topMod5sim/test/qsec}} 
add_wave {{/topMod5sim/test/LoadTime}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 959.766 ; gain = 0.000
run 10 us
add_wave {{/topMod5sim/test/pick}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 959.766 ; gain = 0.000
run 10 us
add_wave {{/topMod5sim/test/timerOut}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 959.766 ; gain = 0.000
run 10 us
run 10 us
add_wave {{/topMod5sim/test/stat/Q}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 959.766 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
add_wave {{/topMod5sim/test/ScoreU}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Nov 08 11:55:03 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2458] undeclared symbol enable, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 959.766 ; gain = 0.000
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:01:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:01:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/simState_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topMod5sim_behav -key {Behavioral:sim_1:Functional:topMod5sim} -tclbatch {topMod5sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source topMod5sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topMod5sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 959.766 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:05:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:05:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
add_wave {{/topMod5sim/test/stat/Q}} 
add_wave {{/topMod5sim/test/pick}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
add_wave {{/topMod5sim/test/IncD}} 
add_wave {{/topMod5sim/test/IncU}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 965.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 965.906 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 965.906 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 965.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 965.906 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 965.906 ; gain = 0.000
run 50 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 8 into tempIn is out of bounds [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:56]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 968.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 968.879 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 968.879 ; gain = 0.000
run 50 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:18:05 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:18:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
add_wave {{/topMod5sim/test/TimeUp}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 8 into tempIn is out of bounds [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 968.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 968.879 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 968.879 ; gain = 0.000
run 50 us
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:21:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:21:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topMod5sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
"xvlog -m64 --relax -prj topMod5sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/countUD4L.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/RingCNT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCNT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/StateMachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/Time_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Time_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/rndNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rndNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/LED_Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/imports/Downloads/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/counter4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopMod5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sim_1/new/TopMod5sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topMod5sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dnguy105/Desktop/Lab5/Lab5.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto ed16c4e9b8874d4ea85e562c34ce113e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topMod5sim_behav xil_defaultlib.topMod5sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index 8 into tempIn is out of bounds [C:/Users/dnguy105/Desktop/Lab5/Lab5.srcs/sources_1/new/TopMod5.v:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dnguy105/Desktop/lab4/lab4.srcs/sources_1/new/m4_1.v" Line 1. Module m4_1e doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.LED_Shifter
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.rndNum
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.countUD3L
Compiling module xil_defaultlib.countUD5L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.counter4L
Compiling module xil_defaultlib.StateMachine
Compiling module xil_defaultlib.RingCNT
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopMod5
Compiling module xil_defaultlib.topMod5sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topMod5sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 979.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 979.422 ; gain = 0.000
Vivado Simulator 2016.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 979.422 ; gain = 0.000
run 50 us
run 50 us
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:33:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:33:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/dnguy105/Desktop/Lab5/.Xil/Vivado-6536-BE104PC25/dcp/TopMod5_early.xdc]
Finished Parsing XDC File [C:/Users/dnguy105/Desktop/Lab5/.Xil/Vivado-6536-BE104PC25/dcp/TopMod5_early.xdc]
Parsing XDC File [C:/Users/dnguy105/Desktop/Lab5/.Xil/Vivado-6536-BE104PC25/dcp/TopMod5.xdc]
Finished Parsing XDC File [C:/Users/dnguy105/Desktop/Lab5/.Xil/Vivado-6536-BE104PC25/dcp/TopMod5.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1194.684 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1194.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1268.773 ; gain = 289.352
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.785 ; gain = 335.414
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Nov 08 12:37:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:38:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:38:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:45:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:45:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:49:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:49:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 12:57:34 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 12:57:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 13:11:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 13:11:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Nov 08 13:17:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 13:28:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 13:28:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 13:33:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 13:33:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 13:43:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 13:43:36 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Nov 08 13:44:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/synth_1/runme.log
[Thu Nov 08 13:44:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROGRAM.FILE {C:/Users/dnguy105/Desktop/Lab5/Lab5.runs/impl_1/TopMod5.bit} [lindex [get_hw_devices xc7a35t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
archive_project C:/Users/dnguy105/Desktop/Lab5.xpr.zip -temp_dir C:/Users/dnguy105/Desktop/Lab5/.Xil/Vivado-6536-BE104PC25 -force
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/dnguy105/Desktop/Lab5/.Xil/Vivado-6536-BE104PC25' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/dnguy105/Desktop/Lab5/Lab5.cache/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
