

================================================================
== Synthesis Summary Report of 'histogram'
================================================================
+ General Information: 
    * Date:           Wed Mar  8 22:54:25 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        test_histogram
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck24-ubva530-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |             Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |         |           |           |     |
    |             & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ histogram                      |     -|  0.04|        -|        -|         -|        -|     -|        no|  1 (~0%)|  2 (~0%)|  733 (~0%)|   815 (1%)|    -|
    | + histogram_Pipeline_LOOP_INIT  |     -|  2.03|      102|  510.000|         -|      102|     -|        no|        -|        -|   17 (~0%)|   62 (~0%)|    -|
    |  o LOOP_INIT                    |     -|  4.50|      100|  500.000|         2|        1|   100|       yes|        -|        -|          -|          -|    -|
    | + histogram_Pipeline_LOOP_I     |     -|  0.04|        -|        -|         -|        -|     -|        no|        -|  2 (~0%)|  689 (~0%)|  557 (~0%)|    -|
    |  o LOOP_I                       |    II|  4.50|        -|        -|        17|        8|     -|       yes|        -|        -|          -|          -|    -|
    | + histogram_Pipeline_LOOP_END   |     -|  2.03|      102|  510.000|         -|      102|     -|        no|        -|        -|   17 (~0%)|   62 (~0%)|    -|
    |  o LOOP_END                     |     -|  4.50|      100|  500.000|         2|        1|   100|       yes|        -|        -|          -|          -|    -|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| feature_address0 | 7        |
| feature_q0       | 32       |
| hist_address0    | 7        |
| hist_q0          | 32       |
| out_r_address0   | 7        |
| out_r_d0         | 32       |
| weight_address0  | 7        |
| weight_q0        | 32       |
+------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| n         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| feature  | in        | int*     |
| weight   | in        | float*   |
| hist     | in        | float*   |
| n        | in        | float    |
| out      | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| feature  | feature_address0 | port    | offset   |
| feature  | feature_ce0      | port    |          |
| feature  | feature_q0       | port    |          |
| weight   | weight_address0  | port    | offset   |
| weight   | weight_ce0       | port    |          |
| weight   | weight_q0        | port    |          |
| hist     | hist_address0    | port    | offset   |
| hist     | hist_ce0         | port    |          |
| hist     | hist_q0          | port    |          |
| n        | n                | port    |          |
| out      | out_r_address0   | port    | offset   |
| out      | out_r_ce0        | port    |          |
| out      | out_r_we0        | port    |          |
| out      | out_r_d0         | port    |          |
+----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+----------+------+---------+---------+
| + histogram                          | 2   |        |          |      |         |         |
|  + histogram_Pipeline_LOOP_INIT      | 0   |        |          |      |         |         |
|    add_ln12_fu_80_p2                 | -   |        | add_ln12 | add  | fabric  | 0       |
|  + histogram_Pipeline_LOOP_I         | 2   |        |          |      |         |         |
|    add_ln17_fu_193_p2                | -   |        | add_ln17 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_7_full_dsp_1_U3 | 2   |        | add      | fadd | fulldsp | 6       |
|  + histogram_Pipeline_LOOP_END       | 0   |        |          |      |         |         |
|    add_ln25_fu_80_p2                 | -   |        | add_ln25 | add  | fabric  | 0       |
+--------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + histogram    | 1    | 0    |        |            |         |      |         |
|   hist_local_U | 2    | -    |        | hist_local | ram_1p  | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

