// Seed: 3457679538
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    output wire id_5,
    input wor id_6,
    input wor id_7,
    output uwire id_8,
    input wand id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply0 id_12,
    output uwire id_13
);
  wire id_15;
  wire id_16;
  id_17(
      .id_0(1)
  );
  assign id_5 = id_11;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    output tri id_4,
    input supply0 id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    output tri id_9,
    output tri0 id_10,
    output tri id_11
);
  wire id_13 = 1;
  wire id_14;
  wire id_15;
  wire id_16;
  module_0(
      id_9, id_5, id_2, id_5, id_1, id_3, id_8, id_5, id_9, id_8, id_3, id_8, id_6, id_10
  );
endmodule
