 Timing Path to multiplier_inst/A_reg[24]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200 0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140 0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3150 0.0000 0.0140          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3450 0.0300 0.0190 0.241681 1.6642   1.90588           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3450 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.3710 0.0260 0.0150 0.778526 5.49384  6.27236           3       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/cout                           Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/cin                            Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.3710 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4010 0.0300 0.0190 0.236611 1.6642   1.90081           1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4010 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4280 0.0270 0.0150 0.978946 5.49384  6.47278           3       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/cout                           Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/cin                            Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4280 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.4580 0.0300 0.0200 0.282529 1.6642   1.94673           1       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.4580 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.4850 0.0270 0.0150 0.872193 5.49384  6.36603           3       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/cout                           Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/cin                            Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.4850 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5150 0.0300 0.0190 0.254727 1.6642   1.91893           1       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5150 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5410 0.0260 0.0150 0.713674 5.49384  6.20751           3       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/cout                           Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/cin                            Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5410 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.5710 0.0300 0.0200 0.29666  1.6642   1.96086           1       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.5710 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.5980 0.0270 0.0150 0.842077 5.49384  6.33591           3       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/cout                           Fall  1.5980 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_21_f3/cin                            Fall  1.5980 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.5980 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6280 0.0300 0.0190 0.250536 1.6642   1.91474           1       100                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6280 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.6550 0.0270 0.0160 1.21554  5.49384  6.70938           3       100                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/cout                           Fall  1.6550 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_22_f3/cin                            Fall  1.6550 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.6550 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.6860 0.0310 0.0190 0.271051 1.6642   1.93525           1       100                    | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.6860 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7050 0.0190 0.0090 0.248937 2.57361  2.82255           1       100                    | 
|    multiplier_inst/subtractor/genblk2_22_f3/cout                           Fall  1.7050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_23_f3/cin                            Fall  1.7050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_23_f3/i_0_0/B          XNOR2_X1      Fall  1.7050 0.0000 0.0090          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_23_f3/i_0_0/ZN         XNOR2_X1      Fall  1.7450 0.0400 0.0120 0.346223 2.23275  2.57898           1       100                    | 
|    multiplier_inst/subtractor/genblk2_23_f3/i_0_1/A          XNOR2_X1      Fall  1.7450 0.0000 0.0120          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_23_f3/i_0_1/ZN         XNOR2_X1      Fall  1.7850 0.0400 0.0110 0.399761 1.62303  2.02279           1       100                    | 
|    multiplier_inst/subtractor/genblk2_23_f3/sum                            Fall  1.7850 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[24]                                      Fall  1.7850 0.0000                                                                           | 
|    multiplier_inst/i_0_63/B2                                 AOI22_X1      Fall  1.7850 0.0000 0.0110          1.52031                                                   | 
|    multiplier_inst/i_0_63/ZN                                 AOI22_X1      Rise  1.8430 0.0580 0.0440 0.614839 3.36443  3.97927           2       100                    | 
|    multiplier_inst/i_0_62/A                                  INV_X1        Rise  1.8430 0.0000 0.0440          1.70023                                                   | 
|    multiplier_inst/i_0_62/ZN                                 INV_X1        Fall  1.8520 0.0090 0.0100 0.570179 0.944775 1.51495           1       100                    | 
|    multiplier_inst/A_reg[24]_enable_mux_0/B                  MUX2_X1       Fall  1.8520 0.0000 0.0100          0.899702                                                  | 
|    multiplier_inst/A_reg[24]_enable_mux_0/Z                  MUX2_X1       Fall  1.9100 0.0580 0.0100 0.258523 1.14029  1.39881           1       100                    | 
|    multiplier_inst/A_reg[24]/D                               DFF_X1        Fall  1.9100 0.0000 0.0100          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3 Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1 Rise  0.0400 0.0010 0.0180          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1 Rise  0.0800 0.0400 0.0130 2.3486   1.93737  4.28597           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_62/A  CLKBUF_X1 Rise  0.0800 0.0000 0.0130          0.77983                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_62/Z  CLKBUF_X1 Rise  0.1170 0.0370 0.0120 1.28731  2.56932  3.85663           3       100      F    K        | 
|    multiplier_inst/A_reg[24]/CK        DFF_X1    Rise  0.1170 0.0000 0.0120          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1170 4.1170 | 
| library setup check                      | -0.0370 4.0800 | 
| data required time                       |  4.0800        | 
|                                          |                | 
| data required time                       |  4.0800        | 
| data arrival time                        | -1.9100        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.1710        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[23]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200 0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140 0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3150 0.0000 0.0140          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3450 0.0300 0.0190 0.241681 1.6642   1.90588           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3450 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.3710 0.0260 0.0150 0.778526 5.49384  6.27236           3       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/cout                           Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/cin                            Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.3710 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4010 0.0300 0.0190 0.236611 1.6642   1.90081           1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4010 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4280 0.0270 0.0150 0.978946 5.49384  6.47278           3       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/cout                           Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/cin                            Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4280 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.4580 0.0300 0.0200 0.282529 1.6642   1.94673           1       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.4580 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.4850 0.0270 0.0150 0.872193 5.49384  6.36603           3       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/cout                           Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/cin                            Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.4850 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5150 0.0300 0.0190 0.254727 1.6642   1.91893           1       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5150 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5410 0.0260 0.0150 0.713674 5.49384  6.20751           3       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/cout                           Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/cin                            Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5410 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.5710 0.0300 0.0200 0.29666  1.6642   1.96086           1       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.5710 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.5980 0.0270 0.0150 0.842077 5.49384  6.33591           3       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/cout                           Fall  1.5980 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_21_f3/cin                            Fall  1.5980 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.5980 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6280 0.0300 0.0190 0.250536 1.6642   1.91474           1       100                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6280 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.6550 0.0270 0.0160 1.21554  5.49384  6.70938           3       100                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/cout                           Fall  1.6550 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_22_f3/cin                            Fall  1.6550 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.6550 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.6860 0.0310 0.0190 0.271051 1.6642   1.93525           1       100                    | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.6860 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7050 0.0190 0.0090 0.248937 2.57361  2.82255           1       100                    | 
|    multiplier_inst/subtractor/genblk2_22_f3/cout                           Fall  1.7050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_23_f3/cin                            Fall  1.7050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_23_f3/i_0_0/B          XNOR2_X1      Fall  1.7050 0.0000 0.0090          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_23_f3/i_0_0/ZN         XNOR2_X1      Fall  1.7450 0.0400 0.0120 0.346223 2.23275  2.57898           1       100                    | 
|    multiplier_inst/subtractor/genblk2_23_f3/i_0_1/A          XNOR2_X1      Fall  1.7450 0.0000 0.0120          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_23_f3/i_0_1/ZN         XNOR2_X1      Fall  1.7850 0.0400 0.0110 0.399761 1.62303  2.02279           1       100                    | 
|    multiplier_inst/subtractor/genblk2_23_f3/sum                            Fall  1.7850 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[24]                                      Fall  1.7850 0.0000                                                                           | 
|    multiplier_inst/i_0_63/B2                                 AOI22_X1      Fall  1.7850 0.0000 0.0110          1.52031                                                   | 
|    multiplier_inst/i_0_63/ZN                                 AOI22_X1      Rise  1.8430 0.0580 0.0440 0.614839 3.36443  3.97927           2       100                    | 
|    multiplier_inst/i_0_60/A2                                 NAND2_X1      Rise  1.8430 0.0000 0.0440          1.6642                                                    | 
|    multiplier_inst/i_0_60/ZN                                 NAND2_X1      Fall  1.8630 0.0200 0.0110 0.786228 1.14029  1.92652           1       100                    | 
|    multiplier_inst/A_reg[23]/D                               DFF_X1        Fall  1.8630 0.0000 0.0110          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[23]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -1.8630        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.2810        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[22]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200 0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140 0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3150 0.0000 0.0140          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3450 0.0300 0.0190 0.241681 1.6642   1.90588           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3450 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.3710 0.0260 0.0150 0.778526 5.49384  6.27236           3       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/cout                           Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/cin                            Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.3710 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4010 0.0300 0.0190 0.236611 1.6642   1.90081           1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4010 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4280 0.0270 0.0150 0.978946 5.49384  6.47278           3       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/cout                           Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/cin                            Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4280 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.4580 0.0300 0.0200 0.282529 1.6642   1.94673           1       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.4580 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.4850 0.0270 0.0150 0.872193 5.49384  6.36603           3       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/cout                           Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/cin                            Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.4850 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5150 0.0300 0.0190 0.254727 1.6642   1.91893           1       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5150 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5410 0.0260 0.0150 0.713674 5.49384  6.20751           3       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/cout                           Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/cin                            Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5410 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.5710 0.0300 0.0200 0.29666  1.6642   1.96086           1       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.5710 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.5980 0.0270 0.0150 0.842077 5.49384  6.33591           3       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/cout                           Fall  1.5980 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_21_f3/cin                            Fall  1.5980 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.5980 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6280 0.0300 0.0190 0.250536 1.6642   1.91474           1       100                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6280 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.6550 0.0270 0.0160 1.21554  5.49384  6.70938           3       100                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/cout                           Fall  1.6550 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_22_f3/cin                            Fall  1.6550 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_3/A          XNOR2_X1      Fall  1.6550 0.0000 0.0160          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_3/ZN         XNOR2_X1      Fall  1.6980 0.0430 0.0180 0.295857 2.57361  2.86947           1       100                    | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_2/B          XNOR2_X1      Fall  1.6980 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_22_f3/i_0_2/ZN         XNOR2_X1      Fall  1.7410 0.0430 0.0120 0.268015 1.57913  1.84715           1       100                    | 
|    multiplier_inst/subtractor/genblk2_22_f3/sum                            Fall  1.7410 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[23]                                      Fall  1.7410 0.0000                                                                           | 
|    multiplier_inst/i_0_59/B1                                 AOI222_X1     Fall  1.7410 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_59/ZN                                 AOI222_X1     Rise  1.8210 0.0800 0.0580 0.432817 1.70023  2.13305           1       100                    | 
|    multiplier_inst/i_0_58/A                                  INV_X1        Rise  1.8210 0.0000 0.0580          1.70023                                                   | 
|    multiplier_inst/i_0_58/ZN                                 INV_X1        Fall  1.8300 0.0090 0.0130 0.41642  1.14029  1.55671           1       100                    | 
|    multiplier_inst/A_reg[22]/D                               DFF_X1        Fall  1.8300 0.0000 0.0130          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[22]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -1.8300        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.3130        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[21]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200 0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140 0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3150 0.0000 0.0140          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3450 0.0300 0.0190 0.241681 1.6642   1.90588           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3450 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.3710 0.0260 0.0150 0.778526 5.49384  6.27236           3       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/cout                           Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/cin                            Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.3710 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4010 0.0300 0.0190 0.236611 1.6642   1.90081           1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4010 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4280 0.0270 0.0150 0.978946 5.49384  6.47278           3       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/cout                           Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/cin                            Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4280 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.4580 0.0300 0.0200 0.282529 1.6642   1.94673           1       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.4580 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.4850 0.0270 0.0150 0.872193 5.49384  6.36603           3       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/cout                           Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/cin                            Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.4850 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5150 0.0300 0.0190 0.254727 1.6642   1.91893           1       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5150 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5410 0.0260 0.0150 0.713674 5.49384  6.20751           3       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/cout                           Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/cin                            Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5410 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.5710 0.0300 0.0200 0.29666  1.6642   1.96086           1       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.5710 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.5980 0.0270 0.0150 0.842077 5.49384  6.33591           3       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/cout                           Fall  1.5980 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_21_f3/cin                            Fall  1.5980 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_3/A          XNOR2_X1      Fall  1.5980 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_3/ZN         XNOR2_X1      Fall  1.6410 0.0430 0.0180 0.479392 2.57361  3.053             1       100                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_2/B          XNOR2_X1      Fall  1.6410 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_21_f3/i_0_2/ZN         XNOR2_X1      Fall  1.6840 0.0430 0.0120 0.352922 1.57913  1.93205           1       100                    | 
|    multiplier_inst/subtractor/genblk2_21_f3/sum                            Fall  1.6840 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[22]                                      Fall  1.6840 0.0000                                                                           | 
|    multiplier_inst/i_0_57/B1                                 AOI222_X1     Fall  1.6840 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_57/ZN                                 AOI222_X1     Rise  1.7620 0.0780 0.0570 0.255538 1.70023  1.95577           1       100                    | 
|    multiplier_inst/i_0_56/A                                  INV_X1        Rise  1.7620 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_56/ZN                                 INV_X1        Fall  1.7700 0.0080 0.0120 0.159467 1.14029  1.29976           1       100                    | 
|    multiplier_inst/A_reg[21]/D                               DFF_X1        Fall  1.7700 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[21]/CK          DFF_X1        Rise  0.1640 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1640 4.1640 | 
| library setup check                      | -0.0250 4.1390 | 
| data required time                       |  4.1390        | 
|                                          |                | 
| data required time                       |  4.1390        | 
| data arrival time                        | -1.7700        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.3700        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[20]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200 0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140 0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3150 0.0000 0.0140          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3450 0.0300 0.0190 0.241681 1.6642   1.90588           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3450 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.3710 0.0260 0.0150 0.778526 5.49384  6.27236           3       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/cout                           Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/cin                            Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.3710 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4010 0.0300 0.0190 0.236611 1.6642   1.90081           1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4010 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4280 0.0270 0.0150 0.978946 5.49384  6.47278           3       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/cout                           Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/cin                            Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4280 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.4580 0.0300 0.0200 0.282529 1.6642   1.94673           1       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.4580 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.4850 0.0270 0.0150 0.872193 5.49384  6.36603           3       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/cout                           Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/cin                            Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.4850 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5150 0.0300 0.0190 0.254727 1.6642   1.91893           1       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5150 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5410 0.0260 0.0150 0.713674 5.49384  6.20751           3       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/cout                           Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/cin                            Fall  1.5410 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_3/A          XNOR2_X1      Fall  1.5410 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_3/ZN         XNOR2_X1      Fall  1.5840 0.0430 0.0180 0.352    2.57361  2.92561           1       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_2/B          XNOR2_X1      Fall  1.5840 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_20_f3/i_0_2/ZN         XNOR2_X1      Fall  1.6270 0.0430 0.0120 0.378635 1.57913  1.95777           1       100                    | 
|    multiplier_inst/subtractor/genblk2_20_f3/sum                            Fall  1.6270 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[21]                                      Fall  1.6270 0.0000                                                                           | 
|    multiplier_inst/i_0_55/B1                                 AOI222_X1     Fall  1.6270 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_55/ZN                                 AOI222_X1     Rise  1.7060 0.0790 0.0580 0.403672 1.70023  2.1039            1       100                    | 
|    multiplier_inst/i_0_54/A                                  INV_X1        Rise  1.7060 0.0000 0.0580          1.70023                                                   | 
|    multiplier_inst/i_0_54/ZN                                 INV_X1        Fall  1.7140 0.0080 0.0130 0.321686 1.14029  1.46198           1       100                    | 
|    multiplier_inst/A_reg[20]/D                               DFF_X1        Fall  1.7140 0.0000 0.0130          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[20]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -1.7140        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.4290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[19]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200 0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140 0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3150 0.0000 0.0140          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3450 0.0300 0.0190 0.241681 1.6642   1.90588           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3450 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.3710 0.0260 0.0150 0.778526 5.49384  6.27236           3       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/cout                           Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/cin                            Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.3710 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4010 0.0300 0.0190 0.236611 1.6642   1.90081           1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4010 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4280 0.0270 0.0150 0.978946 5.49384  6.47278           3       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/cout                           Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/cin                            Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4280 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.4580 0.0300 0.0200 0.282529 1.6642   1.94673           1       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.4580 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.4850 0.0270 0.0150 0.872193 5.49384  6.36603           3       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/cout                           Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/cin                            Fall  1.4850 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_3/A          XNOR2_X1      Fall  1.4850 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_3/ZN         XNOR2_X1      Fall  1.5280 0.0430 0.0180 0.225766 2.57361  2.79937           1       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_2/B          XNOR2_X1      Fall  1.5280 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_19_f3/i_0_2/ZN         XNOR2_X1      Fall  1.5710 0.0430 0.0120 0.257914 1.57913  1.83704           1       100                    | 
|    multiplier_inst/subtractor/genblk2_19_f3/sum                            Fall  1.5710 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[20]                                      Fall  1.5710 0.0000                                                                           | 
|    multiplier_inst/i_0_53/B1                                 AOI222_X1     Fall  1.5710 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_53/ZN                                 AOI222_X1     Rise  1.6510 0.0800 0.0580 0.42425  1.70023  2.12448           1       100                    | 
|    multiplier_inst/i_0_52/A                                  INV_X1        Rise  1.6510 0.0000 0.0580          1.70023                                                   | 
|    multiplier_inst/i_0_52/ZN                                 INV_X1        Fall  1.6590 0.0080 0.0120 0.256647 1.14029  1.39694           1       100                    | 
|    multiplier_inst/A_reg[19]/D                               DFF_X1        Fall  1.6590 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[19]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -1.6590        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.4850        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[18]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200 0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140 0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3150 0.0000 0.0140          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3450 0.0300 0.0190 0.241681 1.6642   1.90588           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3450 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.3710 0.0260 0.0150 0.778526 5.49384  6.27236           3       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/cout                           Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/cin                            Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.3710 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4010 0.0300 0.0190 0.236611 1.6642   1.90081           1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4010 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4280 0.0270 0.0150 0.978946 5.49384  6.47278           3       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/cout                           Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/cin                            Fall  1.4280 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_3/A          XNOR2_X1      Fall  1.4280 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_3/ZN         XNOR2_X1      Fall  1.4710 0.0430 0.0180 0.221634 2.57361  2.79524           1       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_2/B          XNOR2_X1      Fall  1.4710 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_18_f3/i_0_2/ZN         XNOR2_X1      Fall  1.5140 0.0430 0.0120 0.268579 1.57913  1.84771           1       100                    | 
|    multiplier_inst/subtractor/genblk2_18_f3/sum                            Fall  1.5140 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[19]                                      Fall  1.5140 0.0000                                                                           | 
|    multiplier_inst/i_0_51/B1                                 AOI222_X1     Fall  1.5140 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_51/ZN                                 AOI222_X1     Rise  1.5930 0.0790 0.0580 0.344701 1.70023  2.04493           1       100                    | 
|    multiplier_inst/i_0_50/A                                  INV_X1        Rise  1.5930 0.0000 0.0580          1.70023                                                   | 
|    multiplier_inst/i_0_50/ZN                                 INV_X1        Fall  1.6010 0.0080 0.0120 0.227679 1.14029  1.36797           1       100                    | 
|    multiplier_inst/A_reg[18]/D                               DFF_X1        Fall  1.6010 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[18]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -1.6010        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.5430        | 
-------------------------------------------------------------


 Timing Path to result[30] 
  
 Path Start Point : multiplier_inst/inst2/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[30] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000             0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190             5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK   CLKGATETST_X1 Rise  0.0410 0.0010 0.0190                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK  CLKGATETST_X1 Rise  0.1710 0.1300 0.1010             20.1258  22.7917  42.9175           24      100      FA   K        | 
| Data Path:                                                                                                                                                                | 
|    multiplier_inst/inst2/my_reg_reg[21]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010                      0.949653                                    F             | 
|    multiplier_inst/inst2/my_reg_reg[21]/Q         DFF_X1        Rise  0.2760 0.1040 0.0080             0.354443 0.77983  1.13427           1       100      F             | 
|    multiplier_inst/inst2/drc_ipo_c3/A             CLKBUF_X1     Rise  0.2760 0.0000 0.0080                      0.77983                                                   | 
|    multiplier_inst/inst2/drc_ipo_c3/Z             CLKBUF_X1     Rise  0.4380 0.1620 0.1370             12.8147  44.9136  57.7283           24      100                    | 
|    multiplier_inst/inst2/read_data[21]                          Rise  0.4380 0.0000                                                                                       | 
|    multiplier_inst/result[46]                                   Rise  0.4380 0.0000                                                                                       | 
|    normalizer_inst/mantissa[46]                                 Rise  0.4380 0.0000                                                                                       | 
|    normalizer_inst/i_0_0/A                        INV_X1        Rise  0.4420 0.0040 0.1370                      1.70023                                                   | 
|    normalizer_inst/i_0_0/ZN                       INV_X1        Fall  0.4560 0.0140 0.0280             0.283999 3.3296   3.6136            2       100                    | 
|    normalizer_inst/carry                                        Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/i_add2[0]                                        Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/genblk1_0_full_adder_inst/i_bit2                 Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/A1 AND2_X1       Fall  0.4560 0.0000 0.0280                      0.874832                                                  | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/ZN AND2_X1       Fall  0.4990 0.0430 0.0090             0.434405 4.1012   4.5356            2       100                    | 
|    adder_inst3/genblk1_0_full_adder_inst/o_carry                Fall  0.4990 0.0000                                                                                       | 
|    adder_inst3/genblk1_1_full_adder_inst/i_carry                Fall  0.4990 0.0000                                                                                       | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.4990 0.0000 0.0090                      1.43339                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5360 0.0370 0.0260             0.225214 1.70023  1.92544           1       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5360 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.5520 0.0160 0.0100             0.455039 4.1012   4.55624           2       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/o_carry                Fall  0.5520 0.0000                                                                                       | 
|    adder_inst3/genblk1_2_full_adder_inst/i_carry                Fall  0.5520 0.0000                                                                                       | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.5520 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5890 0.0370 0.0250             0.202162 1.70023  1.90239           1       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5890 0.0000 0.0250                      1.70023                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6050 0.0160 0.0100             0.541017 4.1012   4.64222           2       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/o_carry                Fall  0.6050 0.0000                                                                                       | 
|    adder_inst3/genblk1_3_full_adder_inst/i_carry                Fall  0.6050 0.0000                                                                                       | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6050 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6420 0.0370 0.0250             0.205837 1.70023  1.90607           1       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6420 0.0000 0.0250                      1.70023                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6570 0.0150 0.0100             0.285986 4.1012   4.38719           2       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/o_carry                Fall  0.6570 0.0000                                                                                       | 
|    adder_inst3/genblk1_4_full_adder_inst/i_carry                Fall  0.6570 0.0000                                                                                       | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6570 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6950 0.0380 0.0260             0.357054 1.70023  2.05728           1       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6990 0.0040 0.0260    0.0040            1.70023                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.7150 0.0160 0.0100             0.50702  4.1012   4.60822           2       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/o_carry                Fall  0.7150 0.0000                                                                                       | 
|    adder_inst3/genblk1_5_full_adder_inst/i_carry                Fall  0.7150 0.0000                                                                                       | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.7150 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.7530 0.0380 0.0260             0.274003 1.70023  1.97423           1       100                    | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_3/A  INV_X1        Rise  0.7530 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.7690 0.0160 0.0100             0.328121 4.1012   4.42932           2       100                    | 
|    adder_inst3/genblk1_5_full_adder_inst/o_carry                Fall  0.7690 0.0000                                                                                       | 
|    adder_inst3/genblk1_6_full_adder_inst/i_carry                Fall  0.7690 0.0000                                                                                       | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.7690 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.8060 0.0370 0.0260             0.240305 1.70023  1.94054           1       100                    | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_3/A  INV_X1        Rise  0.8060 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.8180 0.0120 0.0090             0.223024 2.41145  2.63448           1       100                    | 
|    adder_inst3/genblk1_6_full_adder_inst/o_carry                Fall  0.8180 0.0000                                                                                       | 
|    adder_inst3/genblk1_7_full_adder_inst/i_carry                Fall  0.8180 0.0000                                                                                       | 
|    adder_inst3/genblk1_7_full_adder_inst/i_0_1/B  XOR2_X1       Fall  0.8180 0.0000 0.0090                      2.41145                                                   | 
|    adder_inst3/genblk1_7_full_adder_inst/i_0_1/Z  XOR2_X1       Fall  0.8760 0.0580 0.0130             0.76859  2.46851  3.2371            2       100                    | 
|    adder_inst3/genblk1_7_full_adder_inst/o_sum                  Fall  0.8760 0.0000                                                                                       | 
|    adder_inst3/o_result[7]                                      Fall  0.8760 0.0000                                                                                       | 
|    i_0_0_34/A                                     MUX2_X1       Fall  0.8760 0.0000 0.0130                      0.907039                                                  | 
|    i_0_0_34/Z                                     MUX2_X1       Fall  0.9530 0.0770 0.0190             0.406027 10       10.406            1       100                    | 
|    result[30]                                                   Fall  0.9530 0.0000 0.0190                      10                                          cA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.9530        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.5470        | 
-------------------------------------------------------------


 Timing Path to over_flow 
  
 Path Start Point : multiplier_inst/inst2/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : over_flow 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000             0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190             5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK   CLKGATETST_X1 Rise  0.0410 0.0010 0.0190                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK  CLKGATETST_X1 Rise  0.1710 0.1300 0.1010             20.1258  22.7917  42.9175           24      100      FA   K        | 
| Data Path:                                                                                                                                                                | 
|    multiplier_inst/inst2/my_reg_reg[21]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010                      0.949653                                    F             | 
|    multiplier_inst/inst2/my_reg_reg[21]/Q         DFF_X1        Rise  0.2760 0.1040 0.0080             0.354443 0.77983  1.13427           1       100      F             | 
|    multiplier_inst/inst2/drc_ipo_c3/A             CLKBUF_X1     Rise  0.2760 0.0000 0.0080                      0.77983                                                   | 
|    multiplier_inst/inst2/drc_ipo_c3/Z             CLKBUF_X1     Rise  0.4380 0.1620 0.1370             12.8147  44.9136  57.7283           24      100                    | 
|    multiplier_inst/inst2/read_data[21]                          Rise  0.4380 0.0000                                                                                       | 
|    multiplier_inst/result[46]                                   Rise  0.4380 0.0000                                                                                       | 
|    normalizer_inst/mantissa[46]                                 Rise  0.4380 0.0000                                                                                       | 
|    normalizer_inst/i_0_0/A                        INV_X1        Rise  0.4420 0.0040 0.1370                      1.70023                                                   | 
|    normalizer_inst/i_0_0/ZN                       INV_X1        Fall  0.4560 0.0140 0.0280             0.283999 3.3296   3.6136            2       100                    | 
|    normalizer_inst/carry                                        Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/i_add2[0]                                        Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/genblk1_0_full_adder_inst/i_bit2                 Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/A1 AND2_X1       Fall  0.4560 0.0000 0.0280                      0.874832                                                  | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/ZN AND2_X1       Fall  0.4990 0.0430 0.0090             0.434405 4.1012   4.5356            2       100                    | 
|    adder_inst3/genblk1_0_full_adder_inst/o_carry                Fall  0.4990 0.0000                                                                                       | 
|    adder_inst3/genblk1_1_full_adder_inst/i_carry                Fall  0.4990 0.0000                                                                                       | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.4990 0.0000 0.0090                      1.43339                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5360 0.0370 0.0260             0.225214 1.70023  1.92544           1       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5360 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.5520 0.0160 0.0100             0.455039 4.1012   4.55624           2       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/o_carry                Fall  0.5520 0.0000                                                                                       | 
|    adder_inst3/genblk1_2_full_adder_inst/i_carry                Fall  0.5520 0.0000                                                                                       | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.5520 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5890 0.0370 0.0250             0.202162 1.70023  1.90239           1       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5890 0.0000 0.0250                      1.70023                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6050 0.0160 0.0100             0.541017 4.1012   4.64222           2       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/o_carry                Fall  0.6050 0.0000                                                                                       | 
|    adder_inst3/genblk1_3_full_adder_inst/i_carry                Fall  0.6050 0.0000                                                                                       | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6050 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6420 0.0370 0.0250             0.205837 1.70023  1.90607           1       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6420 0.0000 0.0250                      1.70023                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6570 0.0150 0.0100             0.285986 4.1012   4.38719           2       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/o_carry                Fall  0.6570 0.0000                                                                                       | 
|    adder_inst3/genblk1_4_full_adder_inst/i_carry                Fall  0.6570 0.0000                                                                                       | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6570 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6950 0.0380 0.0260             0.357054 1.70023  2.05728           1       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6990 0.0040 0.0260    0.0040            1.70023                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.7150 0.0160 0.0100             0.50702  4.1012   4.60822           2       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/o_carry                Fall  0.7150 0.0000                                                                                       | 
|    adder_inst3/genblk1_5_full_adder_inst/i_carry                Fall  0.7150 0.0000                                                                                       | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.7150 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.7530 0.0380 0.0260             0.274003 1.70023  1.97423           1       100                    | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_3/A  INV_X1        Rise  0.7530 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.7690 0.0160 0.0100             0.328121 4.1012   4.42932           2       100                    | 
|    adder_inst3/genblk1_5_full_adder_inst/o_carry                Fall  0.7690 0.0000                                                                                       | 
|    adder_inst3/genblk1_6_full_adder_inst/i_carry                Fall  0.7690 0.0000                                                                                       | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.7690 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.8060 0.0370 0.0260             0.240305 1.70023  1.94054           1       100                    | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_3/A  INV_X1        Rise  0.8060 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.8180 0.0120 0.0090             0.223024 2.41145  2.63448           1       100                    | 
|    adder_inst3/genblk1_6_full_adder_inst/o_carry                Fall  0.8180 0.0000                                                                                       | 
|    adder_inst3/genblk1_7_full_adder_inst/i_carry                Fall  0.8180 0.0000                                                                                       | 
|    adder_inst3/genblk1_7_full_adder_inst/i_0_1/B  XOR2_X1       Fall  0.8180 0.0000 0.0090                      2.41145                                                   | 
|    adder_inst3/genblk1_7_full_adder_inst/i_0_1/Z  XOR2_X1       Fall  0.8760 0.0580 0.0130             0.76859  2.46851  3.2371            2       100                    | 
|    adder_inst3/genblk1_7_full_adder_inst/o_sum                  Fall  0.8760 0.0000                                                                                       | 
|    adder_inst3/o_result[7]                                      Fall  0.8760 0.0000                                                                                       | 
|    i_0_0_2/A1                                     NAND4_X1      Fall  0.8760 0.0000 0.0130                      1.52209                                                   | 
|    i_0_0_2/ZN                                     NAND4_X1      Rise  0.8960 0.0200 0.0150             0.24975  1.66205  1.9118            1       100                    | 
|    i_0_0_0/B1                                     OAI21_X1      Rise  0.8960 0.0000 0.0150                      1.66205                                                   | 
|    i_0_0_0/ZN                                     OAI21_X1      Fall  0.9310 0.0350 0.0250             0.794401 10       10.7944           1       100                    | 
|    over_flow                                                    Fall  0.9310 0.0000 0.0250                      10                                          cA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.9310        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.5690        | 
-------------------------------------------------------------


 Timing Path to result[29] 
  
 Path Start Point : multiplier_inst/inst2/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[29] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000             0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190             5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK   CLKGATETST_X1 Rise  0.0410 0.0010 0.0190                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK  CLKGATETST_X1 Rise  0.1710 0.1300 0.1010             20.1258  22.7917  42.9175           24      100      FA   K        | 
| Data Path:                                                                                                                                                                | 
|    multiplier_inst/inst2/my_reg_reg[21]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010                      0.949653                                    F             | 
|    multiplier_inst/inst2/my_reg_reg[21]/Q         DFF_X1        Rise  0.2760 0.1040 0.0080             0.354443 0.77983  1.13427           1       100      F             | 
|    multiplier_inst/inst2/drc_ipo_c3/A             CLKBUF_X1     Rise  0.2760 0.0000 0.0080                      0.77983                                                   | 
|    multiplier_inst/inst2/drc_ipo_c3/Z             CLKBUF_X1     Rise  0.4380 0.1620 0.1370             12.8147  44.9136  57.7283           24      100                    | 
|    multiplier_inst/inst2/read_data[21]                          Rise  0.4380 0.0000                                                                                       | 
|    multiplier_inst/result[46]                                   Rise  0.4380 0.0000                                                                                       | 
|    normalizer_inst/mantissa[46]                                 Rise  0.4380 0.0000                                                                                       | 
|    normalizer_inst/i_0_0/A                        INV_X1        Rise  0.4420 0.0040 0.1370                      1.70023                                                   | 
|    normalizer_inst/i_0_0/ZN                       INV_X1        Fall  0.4560 0.0140 0.0280             0.283999 3.3296   3.6136            2       100                    | 
|    normalizer_inst/carry                                        Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/i_add2[0]                                        Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/genblk1_0_full_adder_inst/i_bit2                 Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/A1 AND2_X1       Fall  0.4560 0.0000 0.0280                      0.874832                                                  | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/ZN AND2_X1       Fall  0.4990 0.0430 0.0090             0.434405 4.1012   4.5356            2       100                    | 
|    adder_inst3/genblk1_0_full_adder_inst/o_carry                Fall  0.4990 0.0000                                                                                       | 
|    adder_inst3/genblk1_1_full_adder_inst/i_carry                Fall  0.4990 0.0000                                                                                       | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.4990 0.0000 0.0090                      1.43339                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5360 0.0370 0.0260             0.225214 1.70023  1.92544           1       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5360 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.5520 0.0160 0.0100             0.455039 4.1012   4.55624           2       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/o_carry                Fall  0.5520 0.0000                                                                                       | 
|    adder_inst3/genblk1_2_full_adder_inst/i_carry                Fall  0.5520 0.0000                                                                                       | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.5520 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5890 0.0370 0.0250             0.202162 1.70023  1.90239           1       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5890 0.0000 0.0250                      1.70023                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6050 0.0160 0.0100             0.541017 4.1012   4.64222           2       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/o_carry                Fall  0.6050 0.0000                                                                                       | 
|    adder_inst3/genblk1_3_full_adder_inst/i_carry                Fall  0.6050 0.0000                                                                                       | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6050 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6420 0.0370 0.0250             0.205837 1.70023  1.90607           1       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6420 0.0000 0.0250                      1.70023                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6570 0.0150 0.0100             0.285986 4.1012   4.38719           2       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/o_carry                Fall  0.6570 0.0000                                                                                       | 
|    adder_inst3/genblk1_4_full_adder_inst/i_carry                Fall  0.6570 0.0000                                                                                       | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6570 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6950 0.0380 0.0260             0.357054 1.70023  2.05728           1       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6990 0.0040 0.0260    0.0040            1.70023                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.7150 0.0160 0.0100             0.50702  4.1012   4.60822           2       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/o_carry                Fall  0.7150 0.0000                                                                                       | 
|    adder_inst3/genblk1_5_full_adder_inst/i_carry                Fall  0.7150 0.0000                                                                                       | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.7150 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.7530 0.0380 0.0260             0.274003 1.70023  1.97423           1       100                    | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_3/A  INV_X1        Rise  0.7530 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.7690 0.0160 0.0100             0.328121 4.1012   4.42932           2       100                    | 
|    adder_inst3/genblk1_5_full_adder_inst/o_carry                Fall  0.7690 0.0000                                                                                       | 
|    adder_inst3/genblk1_6_full_adder_inst/i_carry                Fall  0.7690 0.0000                                                                                       | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_1/B  XOR2_X1       Fall  0.7690 0.0000 0.0100                      2.41145                                                   | 
|    adder_inst3/genblk1_6_full_adder_inst/i_0_1/Z  XOR2_X1       Fall  0.8280 0.0590 0.0150             0.873052 2.54163  3.41468           2       100                    | 
|    adder_inst3/genblk1_6_full_adder_inst/o_sum                  Fall  0.8280 0.0000                                                                                       | 
|    adder_inst3/o_result[6]                                      Fall  0.8280 0.0000                                                                                       | 
|    i_0_0_33/A                                     MUX2_X1       Fall  0.8280 0.0000 0.0150                      0.907039                                                  | 
|    i_0_0_33/Z                                     MUX2_X1       Fall  0.9060 0.0780 0.0190             0.150216 10       10.1502           1       100                    | 
|    result[29]                                                   Fall  0.9060 0.0000 0.0190                      10                                          cA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.9060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.5940        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[17]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200 0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140 0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3150 0.0000 0.0140          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3450 0.0300 0.0190 0.241681 1.6642   1.90588           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3450 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.3710 0.0260 0.0150 0.778526 5.49384  6.27236           3       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/cout                           Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/cin                            Fall  1.3710 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_3/A          XNOR2_X1      Fall  1.3710 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_3/ZN         XNOR2_X1      Fall  1.4140 0.0430 0.0180 0.247133 2.57361  2.82074           1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_2/B          XNOR2_X1      Fall  1.4140 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_17_f3/i_0_2/ZN         XNOR2_X1      Fall  1.4570 0.0430 0.0120 0.346073 1.57913  1.9252            1       100                    | 
|    multiplier_inst/subtractor/genblk2_17_f3/sum                            Fall  1.4570 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[18]                                      Fall  1.4570 0.0000                                                                           | 
|    multiplier_inst/i_0_49/B1                                 AOI222_X1     Fall  1.4570 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_49/ZN                                 AOI222_X1     Rise  1.5350 0.0780 0.0570 0.214642 1.70023  1.91487           1       100                    | 
|    multiplier_inst/i_0_48/A                                  INV_X1        Rise  1.5350 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_48/ZN                                 INV_X1        Fall  1.5440 0.0090 0.0120 0.331705 1.14029  1.47199           1       100                    | 
|    multiplier_inst/A_reg[17]/D                               DFF_X1        Fall  1.5440 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[17]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -1.5440        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.6000        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[16]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000             0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190             5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190                      0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140             2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140                      1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130             0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130                      7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180             25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                                           | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180                      0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170             1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                                       | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170                      0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180             1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180                      0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080             0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                                       | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080                      2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180             1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180                      1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200             0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150             0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190             0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150             0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200             0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150             0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200             0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150             0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190             0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150             1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200             0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150             0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190             0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150             0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190             0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150             0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190             0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160             1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200             0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150             0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200             0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150             0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200             0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150             0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190             0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150             0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200             0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150             0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.2590 0.0000 0.0150                      1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.2890 0.0300 0.0200             0.249453 1.6642   1.91365           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.2890 0.0000 0.0200                      1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3150 0.0260 0.0140             0.467227 5.49384  5.96106           3       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/cout                           Fall  1.3150 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_16_f3/cin                            Fall  1.3150 0.0000                                                                                       | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_3/A          XNOR2_X1      Fall  1.3150 0.0000 0.0140                      2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_3/ZN         XNOR2_X1      Fall  1.3570 0.0420 0.0180             0.184242 2.57361  2.75785           1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_2/B          XNOR2_X1      Fall  1.3570 0.0000 0.0180                      2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_16_f3/i_0_2/ZN         XNOR2_X1      Fall  1.4000 0.0430 0.0120             0.283867 1.57913  1.863             1       100                    | 
|    multiplier_inst/subtractor/genblk2_16_f3/sum                            Fall  1.4000 0.0000                                                                                       | 
|    multiplier_inst/subtractor/sum[17]                                      Fall  1.4000 0.0000                                                                                       | 
|    multiplier_inst/i_0_47/B1                                 AOI222_X1     Fall  1.4000 0.0000 0.0120                      1.47422                                                   | 
|    multiplier_inst/i_0_47/ZN                                 AOI222_X1     Rise  1.4820 0.0820 0.0600             0.655844 1.70023  2.35607           1       100                    | 
|    multiplier_inst/i_0_46/A                                  INV_X1        Rise  1.4870 0.0050 0.0600    0.0050            1.70023                                                   | 
|    multiplier_inst/i_0_46/ZN                                 INV_X1        Fall  1.4950 0.0080 0.0130             0.281964 1.14029  1.42225           1       100                    | 
|    multiplier_inst/A_reg[16]/D                               DFF_X1        Fall  1.4950 0.0000 0.0130                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[16]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -1.4950        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.6480        | 
-------------------------------------------------------------


 Timing Path to result[28] 
  
 Path Start Point : multiplier_inst/inst2/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[28] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000             0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190             5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK   CLKGATETST_X1 Rise  0.0410 0.0010 0.0190                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK  CLKGATETST_X1 Rise  0.1710 0.1300 0.1010             20.1258  22.7917  42.9175           24      100      FA   K        | 
| Data Path:                                                                                                                                                                | 
|    multiplier_inst/inst2/my_reg_reg[21]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010                      0.949653                                    F             | 
|    multiplier_inst/inst2/my_reg_reg[21]/Q         DFF_X1        Rise  0.2760 0.1040 0.0080             0.354443 0.77983  1.13427           1       100      F             | 
|    multiplier_inst/inst2/drc_ipo_c3/A             CLKBUF_X1     Rise  0.2760 0.0000 0.0080                      0.77983                                                   | 
|    multiplier_inst/inst2/drc_ipo_c3/Z             CLKBUF_X1     Rise  0.4380 0.1620 0.1370             12.8147  44.9136  57.7283           24      100                    | 
|    multiplier_inst/inst2/read_data[21]                          Rise  0.4380 0.0000                                                                                       | 
|    multiplier_inst/result[46]                                   Rise  0.4380 0.0000                                                                                       | 
|    normalizer_inst/mantissa[46]                                 Rise  0.4380 0.0000                                                                                       | 
|    normalizer_inst/i_0_0/A                        INV_X1        Rise  0.4420 0.0040 0.1370                      1.70023                                                   | 
|    normalizer_inst/i_0_0/ZN                       INV_X1        Fall  0.4560 0.0140 0.0280             0.283999 3.3296   3.6136            2       100                    | 
|    normalizer_inst/carry                                        Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/i_add2[0]                                        Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/genblk1_0_full_adder_inst/i_bit2                 Fall  0.4560 0.0000                                                                                       | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/A1 AND2_X1       Fall  0.4560 0.0000 0.0280                      0.874832                                                  | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/ZN AND2_X1       Fall  0.4990 0.0430 0.0090             0.434405 4.1012   4.5356            2       100                    | 
|    adder_inst3/genblk1_0_full_adder_inst/o_carry                Fall  0.4990 0.0000                                                                                       | 
|    adder_inst3/genblk1_1_full_adder_inst/i_carry                Fall  0.4990 0.0000                                                                                       | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.4990 0.0000 0.0090                      1.43339                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5360 0.0370 0.0260             0.225214 1.70023  1.92544           1       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5360 0.0000 0.0260                      1.70023                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.5520 0.0160 0.0100             0.455039 4.1012   4.55624           2       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/o_carry                Fall  0.5520 0.0000                                                                                       | 
|    adder_inst3/genblk1_2_full_adder_inst/i_carry                Fall  0.5520 0.0000                                                                                       | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.5520 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5890 0.0370 0.0250             0.202162 1.70023  1.90239           1       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5890 0.0000 0.0250                      1.70023                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6050 0.0160 0.0100             0.541017 4.1012   4.64222           2       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/o_carry                Fall  0.6050 0.0000                                                                                       | 
|    adder_inst3/genblk1_3_full_adder_inst/i_carry                Fall  0.6050 0.0000                                                                                       | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6050 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6420 0.0370 0.0250             0.205837 1.70023  1.90607           1       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6420 0.0000 0.0250                      1.70023                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6570 0.0150 0.0100             0.285986 4.1012   4.38719           2       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/o_carry                Fall  0.6570 0.0000                                                                                       | 
|    adder_inst3/genblk1_4_full_adder_inst/i_carry                Fall  0.6570 0.0000                                                                                       | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6570 0.0000 0.0100                      1.43339                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6950 0.0380 0.0260             0.357054 1.70023  2.05728           1       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6990 0.0040 0.0260    0.0040            1.70023                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.7150 0.0160 0.0100             0.50702  4.1012   4.60822           2       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/o_carry                Fall  0.7150 0.0000                                                                                       | 
|    adder_inst3/genblk1_5_full_adder_inst/i_carry                Fall  0.7150 0.0000                                                                                       | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_1/B  XOR2_X1       Fall  0.7150 0.0000 0.0100                      2.41145                                                   | 
|    adder_inst3/genblk1_5_full_adder_inst/i_0_1/Z  XOR2_X1       Fall  0.7740 0.0590 0.0150             0.784291 2.58451  3.3688            2       100                    | 
|    adder_inst3/genblk1_5_full_adder_inst/o_sum                  Fall  0.7740 0.0000                                                                                       | 
|    adder_inst3/o_result[5]                                      Fall  0.7740 0.0000                                                                                       | 
|    i_0_0_32/A                                     MUX2_X1       Fall  0.7740 0.0000 0.0150                      0.907039                                                  | 
|    i_0_0_32/Z                                     MUX2_X1       Fall  0.8520 0.0780 0.0200             0.508852 10       10.5089           1       100                    | 
|    result[28]                                                   Fall  0.8520 0.0000 0.0200                      10                                          cA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.8520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.6480        | 
-------------------------------------------------------------


 Timing Path to result[27] 
  
 Path Start Point : multiplier_inst/inst2/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK   CLKGATETST_X1 Rise  0.0410 0.0010 0.0190          1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK  CLKGATETST_X1 Rise  0.1710 0.1300 0.1010 20.1258  22.7917  42.9175           24      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst2/my_reg_reg[21]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010          0.949653                                    F             | 
|    multiplier_inst/inst2/my_reg_reg[21]/Q         DFF_X1        Rise  0.2760 0.1040 0.0080 0.354443 0.77983  1.13427           1       100      F             | 
|    multiplier_inst/inst2/drc_ipo_c3/A             CLKBUF_X1     Rise  0.2760 0.0000 0.0080          0.77983                                                   | 
|    multiplier_inst/inst2/drc_ipo_c3/Z             CLKBUF_X1     Rise  0.4380 0.1620 0.1370 12.8147  44.9136  57.7283           24      100                    | 
|    multiplier_inst/inst2/read_data[21]                          Rise  0.4380 0.0000                                                                           | 
|    multiplier_inst/result[46]                                   Rise  0.4380 0.0000                                                                           | 
|    normalizer_inst/mantissa[46]                                 Rise  0.4380 0.0000                                                                           | 
|    normalizer_inst/i_0_0/A                        INV_X1        Rise  0.4420 0.0040 0.1370          1.70023                                                   | 
|    normalizer_inst/i_0_0/ZN                       INV_X1        Fall  0.4560 0.0140 0.0280 0.283999 3.3296   3.6136            2       100                    | 
|    normalizer_inst/carry                                        Fall  0.4560 0.0000                                                                           | 
|    adder_inst3/i_add2[0]                                        Fall  0.4560 0.0000                                                                           | 
|    adder_inst3/genblk1_0_full_adder_inst/i_bit2                 Fall  0.4560 0.0000                                                                           | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/A1 AND2_X1       Fall  0.4560 0.0000 0.0280          0.874832                                                  | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/ZN AND2_X1       Fall  0.4990 0.0430 0.0090 0.434405 4.1012   4.5356            2       100                    | 
|    adder_inst3/genblk1_0_full_adder_inst/o_carry                Fall  0.4990 0.0000                                                                           | 
|    adder_inst3/genblk1_1_full_adder_inst/i_carry                Fall  0.4990 0.0000                                                                           | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.4990 0.0000 0.0090          1.43339                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5360 0.0370 0.0260 0.225214 1.70023  1.92544           1       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5360 0.0000 0.0260          1.70023                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.5520 0.0160 0.0100 0.455039 4.1012   4.55624           2       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/o_carry                Fall  0.5520 0.0000                                                                           | 
|    adder_inst3/genblk1_2_full_adder_inst/i_carry                Fall  0.5520 0.0000                                                                           | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.5520 0.0000 0.0100          1.43339                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5890 0.0370 0.0250 0.202162 1.70023  1.90239           1       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5890 0.0000 0.0250          1.70023                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6050 0.0160 0.0100 0.541017 4.1012   4.64222           2       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/o_carry                Fall  0.6050 0.0000                                                                           | 
|    adder_inst3/genblk1_3_full_adder_inst/i_carry                Fall  0.6050 0.0000                                                                           | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.6050 0.0000 0.0100          1.43339                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.6420 0.0370 0.0250 0.205837 1.70023  1.90607           1       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/A  INV_X1        Rise  0.6420 0.0000 0.0250          1.70023                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6570 0.0150 0.0100 0.285986 4.1012   4.38719           2       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/o_carry                Fall  0.6570 0.0000                                                                           | 
|    adder_inst3/genblk1_4_full_adder_inst/i_carry                Fall  0.6570 0.0000                                                                           | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_1/B  XOR2_X1       Fall  0.6570 0.0000 0.0100          2.41145                                                   | 
|    adder_inst3/genblk1_4_full_adder_inst/i_0_1/Z  XOR2_X1       Fall  0.7160 0.0590 0.0150 0.778076 2.60633  3.38441           2       100                    | 
|    adder_inst3/genblk1_4_full_adder_inst/o_sum                  Fall  0.7160 0.0000                                                                           | 
|    adder_inst3/o_result[4]                                      Fall  0.7160 0.0000                                                                           | 
|    i_0_0_31/A                                     MUX2_X1       Fall  0.7160 0.0000 0.0150          0.907039                                                  | 
|    i_0_0_31/Z                                     MUX2_X1       Fall  0.7940 0.0780 0.0200 0.52622  10       10.5262           1       100                    | 
|    result[27]                                                   Fall  0.7940 0.0000 0.0200          10                                          cA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.7940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.7060        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[15]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2020 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2330 0.0310 0.0200 0.31183  1.6642   1.97603           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2330 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.2590 0.0260 0.0150 0.600172 5.49384  6.09401           3       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/cout                           Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/cin                            Fall  1.2590 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_3/A          XNOR2_X1      Fall  1.2590 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_3/ZN         XNOR2_X1      Fall  1.3020 0.0430 0.0180 0.273552 2.57361  2.84716           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_2/B          XNOR2_X1      Fall  1.3020 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_15_f3/i_0_2/ZN         XNOR2_X1      Fall  1.3450 0.0430 0.0120 0.337917 1.57913  1.91705           1       100                    | 
|    multiplier_inst/subtractor/genblk2_15_f3/sum                            Fall  1.3450 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[16]                                      Fall  1.3450 0.0000                                                                           | 
|    multiplier_inst/i_0_45/B1                                 AOI222_X1     Fall  1.3450 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_45/ZN                                 AOI222_X1     Rise  1.4230 0.0780 0.0570 0.248035 1.70023  1.94827           1       100                    | 
|    multiplier_inst/i_0_44/A                                  INV_X1        Rise  1.4230 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_44/ZN                                 INV_X1        Fall  1.4320 0.0090 0.0120 0.383463 1.14029  1.52375           1       100                    | 
|    multiplier_inst/A_reg[15]/D                               DFF_X1        Fall  1.4320 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[15]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -1.4320        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.7120        | 
-------------------------------------------------------------


 Timing Path to result[26] 
  
 Path Start Point : multiplier_inst/inst2/my_reg_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[26] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                               Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                     CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                     CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                               Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                         Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK   CLKGATETST_X1 Rise  0.0410 0.0010 0.0190          1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK  CLKGATETST_X1 Rise  0.1710 0.1300 0.1010 20.1258  22.7917  42.9175           24      100      FA   K        | 
| Data Path:                                                                                                                                                    | 
|    multiplier_inst/inst2/my_reg_reg[21]/CK        DFF_X1        Rise  0.1720 0.0010 0.1010          0.949653                                    F             | 
|    multiplier_inst/inst2/my_reg_reg[21]/Q         DFF_X1        Rise  0.2760 0.1040 0.0080 0.354443 0.77983  1.13427           1       100      F             | 
|    multiplier_inst/inst2/drc_ipo_c3/A             CLKBUF_X1     Rise  0.2760 0.0000 0.0080          0.77983                                                   | 
|    multiplier_inst/inst2/drc_ipo_c3/Z             CLKBUF_X1     Rise  0.4380 0.1620 0.1370 12.8147  44.9136  57.7283           24      100                    | 
|    multiplier_inst/inst2/read_data[21]                          Rise  0.4380 0.0000                                                                           | 
|    multiplier_inst/result[46]                                   Rise  0.4380 0.0000                                                                           | 
|    normalizer_inst/mantissa[46]                                 Rise  0.4380 0.0000                                                                           | 
|    normalizer_inst/i_0_0/A                        INV_X1        Rise  0.4420 0.0040 0.1370          1.70023                                                   | 
|    normalizer_inst/i_0_0/ZN                       INV_X1        Fall  0.4560 0.0140 0.0280 0.283999 3.3296   3.6136            2       100                    | 
|    normalizer_inst/carry                                        Fall  0.4560 0.0000                                                                           | 
|    adder_inst3/i_add2[0]                                        Fall  0.4560 0.0000                                                                           | 
|    adder_inst3/genblk1_0_full_adder_inst/i_bit2                 Fall  0.4560 0.0000                                                                           | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/A1 AND2_X1       Fall  0.4560 0.0000 0.0280          0.874832                                                  | 
|    adder_inst3/genblk1_0_full_adder_inst/i_0_1/ZN AND2_X1       Fall  0.4990 0.0430 0.0090 0.434405 4.1012   4.5356            2       100                    | 
|    adder_inst3/genblk1_0_full_adder_inst/o_carry                Fall  0.4990 0.0000                                                                           | 
|    adder_inst3/genblk1_1_full_adder_inst/i_carry                Fall  0.4990 0.0000                                                                           | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.4990 0.0000 0.0090          1.43339                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5360 0.0370 0.0260 0.225214 1.70023  1.92544           1       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5360 0.0000 0.0260          1.70023                                                   | 
|    adder_inst3/genblk1_1_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.5520 0.0160 0.0100 0.455039 4.1012   4.55624           2       100                    | 
|    adder_inst3/genblk1_1_full_adder_inst/o_carry                Fall  0.5520 0.0000                                                                           | 
|    adder_inst3/genblk1_2_full_adder_inst/i_carry                Fall  0.5520 0.0000                                                                           | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/A2 AOI22_X1      Fall  0.5520 0.0000 0.0100          1.43339                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_2/ZN AOI22_X1      Rise  0.5890 0.0370 0.0250 0.202162 1.70023  1.90239           1       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/A  INV_X1        Rise  0.5890 0.0000 0.0250          1.70023                                                   | 
|    adder_inst3/genblk1_2_full_adder_inst/i_0_3/ZN INV_X1        Fall  0.6050 0.0160 0.0100 0.541017 4.1012   4.64222           2       100                    | 
|    adder_inst3/genblk1_2_full_adder_inst/o_carry                Fall  0.6050 0.0000                                                                           | 
|    adder_inst3/genblk1_3_full_adder_inst/i_carry                Fall  0.6050 0.0000                                                                           | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_1/B  XOR2_X1       Fall  0.6050 0.0000 0.0100          2.41145                                                   | 
|    adder_inst3/genblk1_3_full_adder_inst/i_0_1/Z  XOR2_X1       Fall  0.6630 0.0580 0.0150 0.489772 2.46851  2.95828           2       100                    | 
|    adder_inst3/genblk1_3_full_adder_inst/o_sum                  Fall  0.6630 0.0000                                                                           | 
|    adder_inst3/o_result[3]                                      Fall  0.6630 0.0000                                                                           | 
|    i_0_0_30/A                                     MUX2_X1       Fall  0.6630 0.0000 0.0150          0.907039                                                  | 
|    i_0_0_30/Z                                     MUX2_X1       Fall  0.7420 0.0790 0.0200 0.971113 10       10.9711           1       100                    | 
|    result[26]                                                   Fall  0.7420 0.0000 0.0200          10                                          cA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.7420        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.7580        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[14]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1450 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.1750 0.0300 0.0190 0.175129 1.6642   1.83933           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.1750 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2020 0.0270 0.0150 0.905404 5.49384  6.39924           3       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/cout                           Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/cin                            Fall  1.2020 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_3/A          XNOR2_X1      Fall  1.2020 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_3/ZN         XNOR2_X1      Fall  1.2450 0.0430 0.0180 0.343545 2.57361  2.91715           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_2/B          XNOR2_X1      Fall  1.2450 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_14_f3/i_0_2/ZN         XNOR2_X1      Fall  1.2880 0.0430 0.0120 0.265851 1.57913  1.84498           1       100                    | 
|    multiplier_inst/subtractor/genblk2_14_f3/sum                            Fall  1.2880 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[15]                                      Fall  1.2880 0.0000                                                                           | 
|    multiplier_inst/i_0_43/B1                                 AOI222_X1     Fall  1.2880 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_43/ZN                                 AOI222_X1     Rise  1.3700 0.0820 0.0600 0.723127 1.70023  2.42336           1       100                    | 
|    multiplier_inst/i_0_42/A                                  INV_X1        Rise  1.3700 0.0000 0.0600          1.70023                                                   | 
|    multiplier_inst/i_0_42/ZN                                 INV_X1        Fall  1.3780 0.0080 0.0130 0.205551 1.14029  1.34584           1       100                    | 
|    multiplier_inst/A_reg[14]/D                               DFF_X1        Fall  1.3780 0.0000 0.0130          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[14]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -1.3780        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.7650        | 
-------------------------------------------------------------


 Timing Path to result[20] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[20] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_20/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_20/Z      TBUF_X1  Fall  0.6160 0.2270 0.0070 0.137744 1.99875  2.13649           1       100      A             | 
|    subnormal_inst/result[20]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_24/B                 MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_24/Z                 MUX2_X1  Fall  0.6940 0.0780 0.0210 2.06129  10       12.0613           1       100                    | 
|    result[20]                          Fall  0.6950 0.0010 0.0210          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8050        | 
-------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000             1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                                       | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000                      1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330             0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330                      6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090             15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_1/EN      TBUF_X1  Rise  0.3880 0.0030 0.1090                      1.72656                                     A             | 
|    subnormal_inst/i_1/Z       TBUF_X1  Fall  0.6150 0.2270 0.0070             0.191248 1.99875  2.19              1       100      A             | 
|    subnormal_inst/result[1]            Fall  0.6150 0.0000                                                                                       | 
|    i_0_0_5/B                  MUX2_X1  Fall  0.6150 0.0000 0.0070                      0.899702                                                  | 
|    i_0_0_5/Z                  MUX2_X1  Fall  0.6930 0.0780 0.0210             1.8715   10       11.8715           1       100                    | 
|    result[1]                           Fall  0.6950 0.0020 0.0210    0.0010            10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8050        | 
-------------------------------------------------------------


 Timing Path to result[22] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[22] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_22/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_22/Z      TBUF_X1  Fall  0.6160 0.2270 0.0070 0.163492 1.99875  2.16224           1       100      A             | 
|    subnormal_inst/result[22]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_26/B                 MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_26/Z                 MUX2_X1  Fall  0.6930 0.0770 0.0210 1.67913  10       11.6791           1       100                    | 
|    result[22]                          Fall  0.6940 0.0010 0.0210          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8060        | 
-------------------------------------------------------------


 Timing Path to result[21] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[21] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_21/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_21/Z      TBUF_X1  Fall  0.6160 0.2270 0.0070 0.141699 1.99875  2.14045           1       100      A             | 
|    subnormal_inst/result[21]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_25/B                 MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_25/Z                 MUX2_X1  Fall  0.6930 0.0770 0.0210 1.76383  10       11.7638           1       100                    | 
|    result[21]                          Fall  0.6940 0.0010 0.0210          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6940        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8060        | 
-------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_13/EN     TBUF_X1  Rise  0.3900 0.0050 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_13/Z      TBUF_X1  Fall  0.6170 0.2270 0.0070 0.191225 1.99875  2.18997           1       100      A             | 
|    subnormal_inst/result[13]           Fall  0.6170 0.0000                                                                           | 
|    i_0_0_17/B                 MUX2_X1  Fall  0.6170 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_17/Z                 MUX2_X1  Fall  0.6930 0.0760 0.0200 0.878293 10       10.8783           1       100                    | 
|    result[13]                          Fall  0.6930 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8070        | 
-------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_11/EN     TBUF_X1  Rise  0.3900 0.0050 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_11/Z      TBUF_X1  Fall  0.6170 0.2270 0.0070 0.210835 1.99875  2.20958           1       100      A             | 
|    subnormal_inst/result[11]           Fall  0.6170 0.0000                                                                           | 
|    i_0_0_15/B                 MUX2_X1  Fall  0.6170 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_15/Z                 MUX2_X1  Fall  0.6930 0.0760 0.0200 0.887684 10       10.8877           1       100                    | 
|    result[11]                          Fall  0.6930 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8070        | 
-------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_10/EN     TBUF_X1  Rise  0.3900 0.0050 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_10/Z      TBUF_X1  Fall  0.6170 0.2270 0.0080 0.244244 1.99875  2.24299           1       100      A             | 
|    subnormal_inst/result[10]           Fall  0.6170 0.0000                                                                           | 
|    i_0_0_14/B                 MUX2_X1  Fall  0.6170 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_14/Z                 MUX2_X1  Fall  0.6930 0.0760 0.0200 0.926595 10       10.9266           1       100                    | 
|    result[10]                          Fall  0.6930 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8070        | 
-------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_9/EN      TBUF_X1  Rise  0.3900 0.0050 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_9/Z       TBUF_X1  Fall  0.6170 0.2270 0.0080 0.272528 1.99875  2.27128           1       100      A             | 
|    subnormal_inst/result[9]            Fall  0.6170 0.0000                                                                           | 
|    i_0_0_13/B                 MUX2_X1  Fall  0.6170 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_13/Z                 MUX2_X1  Fall  0.6930 0.0760 0.0200 0.860351 10       10.8604           1       100                    | 
|    result[9]                           Fall  0.6930 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6930        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8070        | 
-------------------------------------------------------------


 Timing Path to result[19] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[19] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_19/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_19/Z      TBUF_X1  Fall  0.6160 0.2270 0.0070 0.153219 1.99875  2.15197           1       100      A             | 
|    subnormal_inst/result[19]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_23/B                 MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_23/Z                 MUX2_X1  Fall  0.6920 0.0760 0.0200 0.847516 10       10.8475           1       100                    | 
|    result[19]                          Fall  0.6920 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8080        | 
-------------------------------------------------------------


 Timing Path to result[18] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[18] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_18/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_18/Z      TBUF_X1  Fall  0.6160 0.2270 0.0080 0.221943 1.99875  2.22069           1       100      A             | 
|    subnormal_inst/result[18]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_22/B                 MUX2_X1  Fall  0.6160 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_22/Z                 MUX2_X1  Fall  0.6920 0.0760 0.0190 0.459785 10       10.4598           1       100                    | 
|    result[18]                          Fall  0.6920 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8080        | 
-------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_15/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_15/Z      TBUF_X1  Fall  0.6160 0.2270 0.0080 0.302482 1.99875  2.30123           1       100      A             | 
|    subnormal_inst/result[15]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_19/B                 MUX2_X1  Fall  0.6160 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_19/Z                 MUX2_X1  Fall  0.6920 0.0760 0.0200 0.652108 10       10.6521           1       100                    | 
|    result[15]                          Fall  0.6920 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8080        | 
-------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_14/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_14/Z      TBUF_X1  Fall  0.6160 0.2270 0.0080 0.259387 1.99875  2.25813           1       100      A             | 
|    subnormal_inst/result[14]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_18/B                 MUX2_X1  Fall  0.6160 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_18/Z                 MUX2_X1  Fall  0.6920 0.0760 0.0200 0.793953 10       10.794            1       100                    | 
|    result[14]                          Fall  0.6920 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8080        | 
-------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_12/EN     TBUF_X1  Rise  0.3900 0.0050 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_12/Z      TBUF_X1  Fall  0.6170 0.2270 0.0070 0.201998 1.99875  2.20075           1       100      A             | 
|    subnormal_inst/result[12]           Fall  0.6170 0.0000                                                                           | 
|    i_0_0_16/B                 MUX2_X1  Fall  0.6170 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_16/Z                 MUX2_X1  Fall  0.6920 0.0750 0.0190 0.401361 10       10.4014           1       100                    | 
|    result[12]                          Fall  0.6920 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8080        | 
-------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_8/EN      TBUF_X1  Rise  0.3900 0.0050 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_8/Z       TBUF_X1  Fall  0.6170 0.2270 0.0080 0.270916 1.99875  2.26966           1       100      A             | 
|    subnormal_inst/result[8]            Fall  0.6170 0.0000                                                                           | 
|    i_0_0_12/B                 MUX2_X1  Fall  0.6170 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_12/Z                 MUX2_X1  Fall  0.6920 0.0750 0.0190 0.175315 10       10.1753           1       100                    | 
|    result[8]                           Fall  0.6920 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8080        | 
-------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_0/EN      TBUF_X1  Rise  0.3880 0.0030 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_0/Z       TBUF_X1  Fall  0.6150 0.2270 0.0080 0.227201 1.99875  2.22595           1       100      A             | 
|    subnormal_inst/result[0]            Fall  0.6150 0.0000                                                                           | 
|    i_0_0_4/B                  MUX2_X1  Fall  0.6150 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_4/Z                  MUX2_X1  Fall  0.6920 0.0770 0.0200 1.25004  10       11.25             1       100                    | 
|    result[0]                           Fall  0.6920 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6920        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8080        | 
-------------------------------------------------------------


 Timing Path to result[25] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[25] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_25/EN     TBUF_X1  Rise  0.3880 0.0030 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_25/Z      TBUF_X1  Fall  0.6150 0.2270 0.0080 0.270272 1.99875  2.26902           1       100      A             | 
|    subnormal_inst/result[25]           Fall  0.6150 0.0000                                                                           | 
|    i_0_0_29/B                 MUX2_X1  Fall  0.6150 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_29/Z                 MUX2_X1  Fall  0.6910 0.0760 0.0200 0.808537 10       10.8085           1       100                    | 
|    result[25]                          Fall  0.6910 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[23] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[23] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_23/EN     TBUF_X1  Rise  0.3880 0.0030 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_23/Z      TBUF_X1  Fall  0.6150 0.2270 0.0080 0.218938 1.99875  2.21769           1       100      A             | 
|    subnormal_inst/result[23]           Fall  0.6150 0.0000                                                                           | 
|    i_0_0_27/B                 MUX2_X1  Fall  0.6150 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_27/Z                 MUX2_X1  Fall  0.6910 0.0760 0.0200 0.7368   10       10.7368           1       100                    | 
|    result[23]                          Fall  0.6910 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[17] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[17] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_17/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_17/Z      TBUF_X1  Fall  0.6160 0.2270 0.0070 0.140336 1.99875  2.13908           1       100      A             | 
|    subnormal_inst/result[17]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_21/B                 MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_21/Z                 MUX2_X1  Fall  0.6910 0.0750 0.0190 0.398524 10       10.3985           1       100                    | 
|    result[17]                          Fall  0.6910 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[16] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[16] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_16/EN     TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_16/Z      TBUF_X1  Fall  0.6160 0.2270 0.0070 0.154797 1.99875  2.15354           1       100      A             | 
|    subnormal_inst/result[16]           Fall  0.6160 0.0000                                                                           | 
|    i_0_0_20/B                 MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_20/Z                 MUX2_X1  Fall  0.6910 0.0750 0.0190 0.433552 10       10.4336           1       100                    | 
|    result[16]                          Fall  0.6910 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_7/EN      TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_7/Z       TBUF_X1  Fall  0.6160 0.2270 0.0080 0.222153 1.99875  2.2209            1       100      A             | 
|    subnormal_inst/result[7]            Fall  0.6160 0.0000                                                                           | 
|    i_0_0_11/B                 MUX2_X1  Fall  0.6160 0.0000 0.0080          0.899702                                                  | 
|    i_0_0_11/Z                 MUX2_X1  Fall  0.6910 0.0750 0.0190 0.181333 10       10.1813           1       100                    | 
|    result[7]                           Fall  0.6910 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_6/EN      TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_6/Z       TBUF_X1  Fall  0.6160 0.2270 0.0070 0.151423 1.99875  2.15017           1       100      A             | 
|    subnormal_inst/result[6]            Fall  0.6160 0.0000                                                                           | 
|    i_0_0_10/B                 MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_10/Z                 MUX2_X1  Fall  0.6910 0.0750 0.0190 0.224156 10       10.2242           1       100                    | 
|    result[6]                           Fall  0.6910 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_5/EN      TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_5/Z       TBUF_X1  Fall  0.6160 0.2270 0.0070 0.167831 1.99875  2.16658           1       100      A             | 
|    subnormal_inst/result[5]            Fall  0.6160 0.0000                                                                           | 
|    i_0_0_9/B                  MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_9/Z                  MUX2_X1  Fall  0.6910 0.0750 0.0190 0.323683 10       10.3237           1       100                    | 
|    result[5]                           Fall  0.6910 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_4/EN      TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_4/Z       TBUF_X1  Fall  0.6160 0.2270 0.0070 0.133706 1.99875  2.13245           1       100      A             | 
|    subnormal_inst/result[4]            Fall  0.6160 0.0000                                                                           | 
|    i_0_0_8/B                  MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_8/Z                  MUX2_X1  Fall  0.6910 0.0750 0.0190 0.285885 10       10.2859           1       100                    | 
|    result[4]                           Fall  0.6910 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_3/EN      TBUF_X1  Rise  0.3890 0.0040 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_3/Z       TBUF_X1  Fall  0.6160 0.2270 0.0070 0.152248 1.99875  2.151             1       100      A             | 
|    subnormal_inst/result[3]            Fall  0.6160 0.0000                                                                           | 
|    i_0_0_7/B                  MUX2_X1  Fall  0.6160 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_7/Z                  MUX2_X1  Fall  0.6910 0.0750 0.0190 0.419551 10       10.4196           1       100                    | 
|    result[3]                           Fall  0.6910 0.0000 0.0190          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8090        | 
-------------------------------------------------------------


 Timing Path to result[31] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[31] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_31/EN     TBUF_X1  Rise  0.3870 0.0020 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_31/Z      TBUF_X1  Fall  0.6140 0.2270 0.0070 0.138087 1.99875  2.13683           1       100      A             | 
|    subnormal_inst/result[31]           Fall  0.6140 0.0000                                                                           | 
|    i_0_0_35/B                 MUX2_X1  Fall  0.6140 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_35/Z                 MUX2_X1  Fall  0.6900 0.0760 0.0200 0.667289 10       10.6673           1       100                    | 
|    result[31]                          Fall  0.6900 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8100        | 
-------------------------------------------------------------


 Timing Path to result[24] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[24] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_24/EN     TBUF_X1  Rise  0.3870 0.0020 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_24/Z      TBUF_X1  Fall  0.6140 0.2270 0.0070 0.209323 1.99875  2.20807           1       100      A             | 
|    subnormal_inst/result[24]           Fall  0.6140 0.0000                                                                           | 
|    i_0_0_28/B                 MUX2_X1  Fall  0.6140 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_28/Z                 MUX2_X1  Fall  0.6900 0.0760 0.0200 0.992845 10       10.9928           1       100                    | 
|    result[24]                          Fall  0.6900 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8100        | 
-------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : result[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **feedthroughs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                          Rise  0.2000 0.0000 0.0000 1.12602  7.30035  8.42636           4       100      cA            | 
|    subnormal_inst/inputB[4]            Rise  0.2000 0.0000                                                                           | 
|    subnormal_inst/i_32_0_7/A4 NAND4_X1 Rise  0.2000 0.0000 0.0000          1.65991                                                   | 
|    subnormal_inst/i_32_0_7/ZN NAND4_X1 Fall  0.2480 0.0480 0.0330 0.428189 6.48166  6.90985           1       100                    | 
|    subnormal_inst/i_32_0_6/B2 OAI22_X4 Fall  0.2480 0.0000 0.0330          6.22597                                                   | 
|    subnormal_inst/i_32_0_6/ZN OAI22_X4 Rise  0.3850 0.1370 0.1090 15.5962  56.9273  72.5236           33      100                    | 
|    subnormal_inst/i_2/EN      TBUF_X1  Rise  0.3870 0.0020 0.1090          1.72656                                     A             | 
|    subnormal_inst/i_2/Z       TBUF_X1  Fall  0.6140 0.2270 0.0070 0.182371 1.99875  2.18112           1       100      A             | 
|    subnormal_inst/result[2]            Fall  0.6140 0.0000                                                                           | 
|    i_0_0_6/B                  MUX2_X1  Fall  0.6140 0.0000 0.0070          0.899702                                                  | 
|    i_0_0_6/Z                  MUX2_X1  Fall  0.6900 0.0760 0.0200 1.10983  10       11.1098           1       100                    | 
|    result[2]                           Fall  0.6900 0.0000 0.0200          10                                          cA            | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| output delay                             | -0.5000 3.5000 | 
| data required time                       |  3.5000        | 
|                                          |                | 
| data required time                       |  3.5000        | 
| data arrival time                        | -0.6900        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  2.8100        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[13]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.0890 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1190 0.0300 0.0200 0.304188 1.6642   1.96839           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1190 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1450 0.0260 0.0150 0.739567 5.49384  6.2334            3       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/cout                           Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/cin                            Fall  1.1450 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_3/A          XNOR2_X1      Fall  1.1450 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_3/ZN         XNOR2_X1      Fall  1.1880 0.0430 0.0180 0.322685 2.57361  2.89629           1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_2/B          XNOR2_X1      Fall  1.1880 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_13_f3/i_0_2/ZN         XNOR2_X1      Fall  1.2310 0.0430 0.0120 0.271868 1.57913  1.851             1       100                    | 
|    multiplier_inst/subtractor/genblk2_13_f3/sum                            Fall  1.2310 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[14]                                      Fall  1.2310 0.0000                                                                           | 
|    multiplier_inst/i_0_41/B1                                 AOI222_X1     Fall  1.2310 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_41/ZN                                 AOI222_X1     Rise  1.3090 0.0780 0.0570 0.24511  1.70023  1.94534           1       100                    | 
|    multiplier_inst/i_0_40/A                                  INV_X1        Rise  1.3090 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_40/ZN                                 INV_X1        Fall  1.3170 0.0080 0.0120 0.257569 1.14029  1.39786           1       100                    | 
|    multiplier_inst/A_reg[13]/D                               DFF_X1        Fall  1.3170 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[13]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -1.3170        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.8270        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[12]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0320 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.0620 0.0300 0.0200 0.286965 1.6642   1.95116           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.0620 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.0890 0.0270 0.0150 0.778692 5.49384  6.27253           3       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/cout                           Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/cin                            Fall  1.0890 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_3/A          XNOR2_X1      Fall  1.0890 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_3/ZN         XNOR2_X1      Fall  1.1320 0.0430 0.0180 0.274177 2.57361  2.84778           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_2/B          XNOR2_X1      Fall  1.1320 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_12_f3/i_0_2/ZN         XNOR2_X1      Fall  1.1750 0.0430 0.0120 0.378543 1.57913  1.95767           1       100                    | 
|    multiplier_inst/subtractor/genblk2_12_f3/sum                            Fall  1.1750 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[13]                                      Fall  1.1750 0.0000                                                                           | 
|    multiplier_inst/i_0_39/B1                                 AOI222_X1     Fall  1.1750 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_39/ZN                                 AOI222_X1     Rise  1.2530 0.0780 0.0570 0.192722 1.70023  1.89295           1       100                    | 
|    multiplier_inst/i_0_38/A                                  INV_X1        Rise  1.2530 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_38/ZN                                 INV_X1        Fall  1.2610 0.0080 0.0120 0.175501 1.14029  1.31579           1       100                    | 
|    multiplier_inst/A_reg[12]/D                               DFF_X1        Fall  1.2610 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[12]/CK          DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0250 4.1440 | 
| data required time                       |  4.1440        | 
|                                          |                | 
| data required time                       |  4.1440        | 
| data arrival time                        | -1.2610        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.8840        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[11]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  0.9740 0.0000 0.0160          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0050 0.0310 0.0200 0.372966 1.6642   2.03717           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0050 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0320 0.0270 0.0150 0.817812 5.49384  6.31165           3       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/cout                           Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/cin                            Fall  1.0320 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_3/A          XNOR2_X1      Fall  1.0320 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_3/ZN         XNOR2_X1      Fall  1.0750 0.0430 0.0180 0.442917 2.57361  3.01652           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_2/B          XNOR2_X1      Fall  1.0750 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_11_f3/i_0_2/ZN         XNOR2_X1      Fall  1.1180 0.0430 0.0120 0.322199 1.57913  1.90133           1       100                    | 
|    multiplier_inst/subtractor/genblk2_11_f3/sum                            Fall  1.1180 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[12]                                      Fall  1.1180 0.0000                                                                           | 
|    multiplier_inst/i_0_37/B1                                 AOI222_X1     Fall  1.1180 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_37/ZN                                 AOI222_X1     Rise  1.1960 0.0780 0.0570 0.266587 1.70023  1.96682           1       100                    | 
|    multiplier_inst/i_0_36/A                                  INV_X1        Rise  1.1960 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_36/ZN                                 INV_X1        Fall  1.2040 0.0080 0.0120 0.245671 1.14029  1.38596           1       100                    | 
|    multiplier_inst/A_reg[11]/D                               DFF_X1        Fall  1.2040 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[11]/CK          DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0250 4.1440 | 
| data required time                       |  4.1440        | 
|                                          |                | 
| data required time                       |  4.1440        | 
| data arrival time                        | -1.2040        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.9410        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[10]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9170 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9470 0.0300 0.0190 0.255298 1.6642   1.9195            1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9470 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  0.9740 0.0270 0.0160 1.27273  5.49384  6.76657           3       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/cout                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/cin                            Fall  0.9740 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_3/A          XNOR2_X1      Fall  0.9740 0.0000 0.0160          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_3/ZN         XNOR2_X1      Fall  1.0180 0.0440 0.0180 0.485618 2.57361  3.05923           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_2/B          XNOR2_X1      Fall  1.0180 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_10_f3/i_0_2/ZN         XNOR2_X1      Fall  1.0610 0.0430 0.0120 0.248532 1.57913  1.82766           1       100                    | 
|    multiplier_inst/subtractor/genblk2_10_f3/sum                            Fall  1.0610 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[11]                                      Fall  1.0610 0.0000                                                                           | 
|    multiplier_inst/i_0_35/B1                                 AOI222_X1     Fall  1.0610 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_35/ZN                                 AOI222_X1     Rise  1.1400 0.0790 0.0580 0.313537 1.70023  2.01377           1       100                    | 
|    multiplier_inst/i_0_34/A                                  INV_X1        Rise  1.1400 0.0000 0.0580          1.70023                                                   | 
|    multiplier_inst/i_0_34/ZN                                 INV_X1        Fall  1.1480 0.0080 0.0120 0.171738 1.14029  1.31203           1       100                    | 
|    multiplier_inst/A_reg[10]/D                               DFF_X1        Fall  1.1480 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[10]/CK          DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0250 4.1440 | 
| data required time                       |  4.1440        | 
|                                          |                | 
| data required time                       |  4.1440        | 
| data arrival time                        | -1.1480        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  2.9970        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[9]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.8610 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.8910 0.0300 0.0190 0.236049 1.6642   1.90025           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.8910 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9170 0.0260 0.0150 0.763991 5.49384  6.25783           3       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/cout                            Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/cin                             Fall  0.9170 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_3/A           XNOR2_X1      Fall  0.9170 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_3/ZN          XNOR2_X1      Fall  0.9610 0.0440 0.0180 0.566655 2.57361  3.14026           1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_2/B           XNOR2_X1      Fall  0.9610 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_9_f3/i_0_2/ZN          XNOR2_X1      Fall  1.0040 0.0430 0.0120 0.41335  1.57913  1.99248           1       100                    | 
|    multiplier_inst/subtractor/genblk2_9_f3/sum                             Fall  1.0040 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[10]                                      Fall  1.0040 0.0000                                                                           | 
|    multiplier_inst/i_0_33/B1                                 AOI222_X1     Fall  1.0040 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_33/ZN                                 AOI222_X1     Rise  1.0860 0.0820 0.0600 0.675648 1.70023  2.37588           1       100                    | 
|    multiplier_inst/i_0_32/A                                  INV_X1        Rise  1.0860 0.0000 0.0600          1.70023                                                   | 
|    multiplier_inst/i_0_32/ZN                                 INV_X1        Fall  1.0940 0.0080 0.0130 0.352323 1.14029  1.49261           1       100                    | 
|    multiplier_inst/A_reg[9]/D                                DFF_X1        Fall  1.0940 0.0000 0.0130          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[9]/CK           DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0260 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -1.0940        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.0500        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[8]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8050 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8350 0.0300 0.0190 0.243703 1.6642   1.9079            1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8350 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.8610 0.0260 0.0150 0.868755 5.49384  6.36259           3       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/cout                            Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/cin                             Fall  0.8610 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_3/A           XNOR2_X1      Fall  0.8610 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_3/ZN          XNOR2_X1      Fall  0.9040 0.0430 0.0180 0.295052 2.57361  2.86866           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_2/B           XNOR2_X1      Fall  0.9040 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_8_f3/i_0_2/ZN          XNOR2_X1      Fall  0.9480 0.0440 0.0130 0.807699 1.57913  2.38683           1       100                    | 
|    multiplier_inst/subtractor/genblk2_8_f3/sum                             Fall  0.9480 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[9]                                       Fall  0.9480 0.0000                                                                           | 
|    multiplier_inst/i_0_31/B1                                 AOI222_X1     Fall  0.9480 0.0000 0.0130          1.47422                                                   | 
|    multiplier_inst/i_0_31/ZN                                 AOI222_X1     Rise  1.0260 0.0780 0.0570 0.223712 1.70023  1.92394           1       100                    | 
|    multiplier_inst/i_0_30/A                                  INV_X1        Rise  1.0260 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_30/ZN                                 INV_X1        Fall  1.0340 0.0080 0.0120 0.252823 1.14029  1.39311           1       100                    | 
|    multiplier_inst/A_reg[8]/D                                DFF_X1        Fall  1.0340 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[8]/CK           DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0250 4.1440 | 
| data required time                       |  4.1440        | 
|                                          |                | 
| data required time                       |  4.1440        | 
| data arrival time                        | -1.0340        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.1110        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[7]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7480 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.7780 0.0300 0.0200 0.26385  1.6642   1.92805           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.7780 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8050 0.0270 0.0150 0.915082 5.49384  6.40892           3       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/cout                            Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/cin                             Fall  0.8050 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_3/A           XNOR2_X1      Fall  0.8050 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_3/ZN          XNOR2_X1      Fall  0.8480 0.0430 0.0180 0.191173 2.57361  2.76478           1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_2/B           XNOR2_X1      Fall  0.8480 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_7_f3/i_0_2/ZN          XNOR2_X1      Fall  0.8910 0.0430 0.0120 0.261297 1.57913  1.84043           1       100                    | 
|    multiplier_inst/subtractor/genblk2_7_f3/sum                             Fall  0.8910 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[8]                                       Fall  0.8910 0.0000                                                                           | 
|    multiplier_inst/i_0_29/B1                                 AOI222_X1     Fall  0.8910 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_29/ZN                                 AOI222_X1     Rise  0.9700 0.0790 0.0580 0.370098 1.70023  2.07033           1       100                    | 
|    multiplier_inst/i_0_28/A                                  INV_X1        Rise  0.9700 0.0000 0.0580          1.70023                                                   | 
|    multiplier_inst/i_0_28/ZN                                 INV_X1        Fall  0.9790 0.0090 0.0130 0.372934 1.14029  1.51322           1       100                    | 
|    multiplier_inst/A_reg[7]/D                                DFF_X1        Fall  0.9790 0.0000 0.0130          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[7]/CK           DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0260 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.9790        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.1650        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[6]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.6910 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7210 0.0300 0.0190 0.251067 1.6642   1.91527           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7210 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7480 0.0270 0.0150 1.05386  5.49384  6.54769           3       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/cout                            Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/cin                             Fall  0.7480 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_3/A           XNOR2_X1      Fall  0.7480 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_3/ZN          XNOR2_X1      Fall  0.7910 0.0430 0.0180 0.431607 2.57361  3.00521           1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_2/B           XNOR2_X1      Fall  0.7910 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_6_f3/i_0_2/ZN          XNOR2_X1      Fall  0.8340 0.0430 0.0120 0.33327  1.57913  1.9124            1       100                    | 
|    multiplier_inst/subtractor/genblk2_6_f3/sum                             Fall  0.8340 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[7]                                       Fall  0.8340 0.0000                                                                           | 
|    multiplier_inst/i_0_27/B1                                 AOI222_X1     Fall  0.8340 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_27/ZN                                 AOI222_X1     Rise  0.9130 0.0790 0.0580 0.386887 1.70023  2.08712           1       100                    | 
|    multiplier_inst/i_0_26/A                                  INV_X1        Rise  0.9130 0.0000 0.0580          1.70023                                                   | 
|    multiplier_inst/i_0_26/ZN                                 INV_X1        Fall  0.9210 0.0080 0.0120 0.305356 1.14029  1.44565           1       100                    | 
|    multiplier_inst/A_reg[6]/D                                DFF_X1        Fall  0.9210 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[6]/CK           DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0250 4.1440 | 
| data required time                       |  4.1440        | 
|                                          |                | 
| data required time                       |  4.1440        | 
| data arrival time                        | -0.9210        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.2240        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[5]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6330 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.6640 0.0310 0.0200 0.323626 1.6642   1.98783           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.6640 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.6910 0.0270 0.0150 0.842257 5.49384  6.33609           3       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/cout                            Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/cin                             Fall  0.6910 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_3/A           XNOR2_X1      Fall  0.6910 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_3/ZN          XNOR2_X1      Fall  0.7340 0.0430 0.0180 0.437802 2.57361  3.01141           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_2/B           XNOR2_X1      Fall  0.7340 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_5_f3/i_0_2/ZN          XNOR2_X1      Fall  0.7770 0.0430 0.0120 0.352976 1.57913  1.93211           1       100                    | 
|    multiplier_inst/subtractor/genblk2_5_f3/sum                             Fall  0.7770 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[6]                                       Fall  0.7770 0.0000                                                                           | 
|    multiplier_inst/i_0_25/B1                                 AOI222_X1     Fall  0.7770 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_25/ZN                                 AOI222_X1     Rise  0.8560 0.0790 0.0570 0.297955 1.70023  1.99819           1       100                    | 
|    multiplier_inst/i_0_24/A                                  INV_X1        Rise  0.8560 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_24/ZN                                 INV_X1        Fall  0.8640 0.0080 0.0120 0.292493 1.14029  1.43278           1       100                    | 
|    multiplier_inst/A_reg[5]/D                                DFF_X1        Fall  0.8640 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[5]/CK           DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0250 4.1440 | 
| data required time                       |  4.1440        | 
|                                          |                | 
| data required time                       |  4.1440        | 
| data arrival time                        | -0.8640        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.2810        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[4]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.5760 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6060 0.0300 0.0200 0.302578 1.6642   1.96678           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6060 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6330 0.0270 0.0150 0.83389  5.49384  6.32773           3       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/cout                            Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/cin                             Fall  0.6330 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_3/A           XNOR2_X1      Fall  0.6330 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_3/ZN          XNOR2_X1      Fall  0.6760 0.0430 0.0180 0.541492 2.57361  3.1151            1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_2/B           XNOR2_X1      Fall  0.6760 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_4_f3/i_0_2/ZN          XNOR2_X1      Fall  0.7190 0.0430 0.0120 0.368127 1.57913  1.94726           1       100                    | 
|    multiplier_inst/subtractor/genblk2_4_f3/sum                             Fall  0.7190 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[5]                                       Fall  0.7190 0.0000                                                                           | 
|    multiplier_inst/i_0_23/B1                                 AOI222_X1     Fall  0.7190 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_23/ZN                                 AOI222_X1     Rise  0.7970 0.0780 0.0570 0.227433 1.70023  1.92766           1       100                    | 
|    multiplier_inst/i_0_22/A                                  INV_X1        Rise  0.7970 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_22/ZN                                 INV_X1        Fall  0.8060 0.0090 0.0130 0.436946 1.14029  1.57724           1       100                    | 
|    multiplier_inst/A_reg[4]/D                                DFF_X1        Fall  0.8060 0.0000 0.0130          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[4]/CK           DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0260 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.8060        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.3380        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[3]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5200 0.0000 0.0150          1.45983                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.5500 0.0300 0.0190 0.189882 1.6642   1.85408           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.5500 0.0000 0.0190          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.5760 0.0260 0.0150 0.665848 5.49384  6.15968           3       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/cout                            Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/cin                             Fall  0.5760 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_3/A           XNOR2_X1      Fall  0.5760 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_3/ZN          XNOR2_X1      Fall  0.6190 0.0430 0.0180 0.235755 2.57361  2.80936           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_2/B           XNOR2_X1      Fall  0.6190 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_3_f3/i_0_2/ZN          XNOR2_X1      Fall  0.6620 0.0430 0.0120 0.234731 1.57913  1.81386           1       100                    | 
|    multiplier_inst/subtractor/genblk2_3_f3/sum                             Fall  0.6620 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[4]                                       Fall  0.6620 0.0000                                                                           | 
|    multiplier_inst/i_0_21/B1                                 AOI222_X1     Fall  0.6620 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_21/ZN                                 AOI222_X1     Rise  0.7440 0.0820 0.0600 0.654942 1.70023  2.35517           1       100                    | 
|    multiplier_inst/i_0_20/A                                  INV_X1        Rise  0.7440 0.0000 0.0600          1.70023                                                   | 
|    multiplier_inst/i_0_20/ZN                                 INV_X1        Fall  0.7520 0.0080 0.0130 0.341197 1.14029  1.48149           1       100                    | 
|    multiplier_inst/A_reg[3]/D                                DFF_X1        Fall  0.7520 0.0000 0.0130          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[3]/CK           DFF_X1        Rise  0.1630 0.0020 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1630 4.1630 | 
| library setup check                      | -0.0260 4.1370 | 
| data required time                       |  4.1370        | 
|                                          |                | 
| data required time                       |  4.1370        | 
| data arrival time                        | -0.7520        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.3860        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[2]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.4560 0.0000 0.0180          1.55833                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.4930 0.0370 0.0200 0.386602 1.6642   2.0508            1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.4930 0.0000 0.0200          1.6642                                                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5200 0.0270 0.0150 0.988394 5.49384  6.48223           3       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/cout                            Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/cin                             Fall  0.5200 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_3/A           XNOR2_X1      Fall  0.5200 0.0000 0.0150          2.12585                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_3/ZN          XNOR2_X1      Fall  0.5630 0.0430 0.0180 0.509    2.57361  3.08261           1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_2/B           XNOR2_X1      Fall  0.5630 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_2_f3/i_0_2/ZN          XNOR2_X1      Fall  0.6060 0.0430 0.0120 0.157674 1.57913  1.7368            1       100                    | 
|    multiplier_inst/subtractor/genblk2_2_f3/sum                             Fall  0.6060 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[3]                                       Fall  0.6060 0.0000                                                                           | 
|    multiplier_inst/i_0_19/B1                                 AOI222_X1     Fall  0.6060 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_19/ZN                                 AOI222_X1     Rise  0.6840 0.0780 0.0570 0.245953 1.70023  1.94618           1       100                    | 
|    multiplier_inst/i_0_18/A                                  INV_X1        Rise  0.6840 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_18/ZN                                 INV_X1        Fall  0.6920 0.0080 0.0120 0.159956 1.14029  1.30025           1       100                    | 
|    multiplier_inst/A_reg[2]/D                                DFF_X1        Fall  0.6920 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[2]/CK           DFF_X1        Rise  0.1630 0.0020 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1630 4.1630 | 
| library setup check                      | -0.0250 4.1380 | 
| data required time                       |  4.1380        | 
|                                          |                | 
| data required time                       |  4.1380        | 
| data arrival time                        | -0.6920        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.4470        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/clk_gate_A_reg__2/E 
  
 Path Start Point : multiplier_inst/count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/clk_gate_A_reg__2 (CLKGATETST_X4) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/count_reg[0]/CK       DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/count_reg[0]/Q        DFF_X1        Rise  0.2980 0.1240 0.0280 1.5977   9.36543  10.9631           6       100      F             | 
|    multiplier_inst/i_0_102/A             INV_X1        Rise  0.2980 0.0000 0.0280          1.70023                                                   | 
|    multiplier_inst/i_0_102/ZN            INV_X1        Fall  0.3080 0.0100 0.0080 0.245464 1.67413  1.91959           1       100                    | 
|    multiplier_inst/i_0_100/A2            NOR4_X1       Fall  0.3080 0.0000 0.0080          1.44661                                                   | 
|    multiplier_inst/i_0_100/ZN            NOR4_X1       Rise  0.3770 0.0690 0.0470 0.503844 1.65038  2.15422           1       100                    | 
|    multiplier_inst/i_0_99/A3             NAND3_X1      Rise  0.3770 0.0000 0.0470          1.65038                                                   | 
|    multiplier_inst/i_0_99/ZN             NAND3_X1      Fall  0.4140 0.0370 0.0210 0.864771 4.21004  5.07482           3       100                    | 
|    multiplier_inst/i_0_98/A1             OR2_X1        Fall  0.4140 0.0000 0.0210          0.792385                                                  | 
|    multiplier_inst/i_0_98/ZN             OR2_X1        Fall  0.4630 0.0490 0.0090 0.446027 0.93049  1.37652           1       100                    | 
|    multiplier_inst/clk_gate_A_reg__2/E   CLKGATETST_X4 Fall  0.4630 0.0000 0.0090          0.897855                                    FA            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/clk_gate_A_reg__2/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                     Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A           CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                    F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z           CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725 18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                     Rise  0.0390 0.0000                                                                          | 
|    multiplier_inst/clk_gate_A_reg__2/CK CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.0400 4.0400 | 
| library setup check                      | -0.0730 3.9670 | 
| data required time                       |  3.9670        | 
|                                          |                | 
| data required time                       |  3.9670        | 
| data arrival time                        | -0.4630        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.5050        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[1]/D 
  
 Path Start Point : multiplier_inst/f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                                     Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                                CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                                CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                                          Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A                       CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z                       CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A                        CLKBUF_X2     Rise  0.0820 0.0000 0.0140          1.40591                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z                        CLKBUF_X2     Rise  0.1170 0.0350 0.0130 0.312897 7.95918  8.27207           1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.1170 0.0000 0.0130          7.95918                                     FA            | 
|    multiplier_inst/clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1580 0.0410 0.0180 25.2455  23.7413  48.9868           25      100      FA   K        | 
| Data Path:                                                                                                                                                               | 
|    multiplier_inst/f8_reg[0]/CK                              DFF_X1        Rise  0.1590 0.0010 0.0180          0.949653                                    F             | 
|    multiplier_inst/f8_reg[0]/Q                               DFF_X1        Fall  0.2620 0.1030 0.0170 1.78138  11.5641  13.3455           7       100      F             | 
|    multiplier_inst/i_17/f8[0]                                              Fall  0.2620 0.0000                                                                           | 
|    multiplier_inst/i_17/i_46/A3                              OR3_X1        Fall  0.2620 0.0000 0.0170          0.895841                                                  | 
|    multiplier_inst/i_17/i_46/ZN                              OR3_X1        Fall  0.3550 0.0930 0.0180 1.20507  4.27641  5.48149           3       100                    | 
|    multiplier_inst/i_17/i_1/A1                               AND2_X1       Fall  0.3550 0.0000 0.0180          0.874832                                                  | 
|    multiplier_inst/i_17/i_1/ZN                               AND2_X1       Fall  0.3920 0.0370 0.0080 0.373402 3.3296   3.703             2       100                    | 
|    multiplier_inst/i_17/p_0[2]                                             Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/b[2]                                         Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/y                     Fall  0.3920 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.3920 0.0000 0.0080          2.41145                                                   | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.4560 0.0640 0.0180 1.07084  5.8097   6.88054           3       100                    | 
|    multiplier_inst/subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/x                               Fall  0.4560 0.0000                                                                           | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_3/B           XNOR2_X1      Fall  0.4560 0.0000 0.0180          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_3/ZN          XNOR2_X1      Fall  0.5020 0.0460 0.0190 0.54645  2.57361  3.12006           1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_2/B           XNOR2_X1      Fall  0.5020 0.0000 0.0190          2.36817                                                   | 
|    multiplier_inst/subtractor/genblk2_1_f3/i_0_2/ZN          XNOR2_X1      Fall  0.5460 0.0440 0.0120 0.516804 1.57913  2.09593           1       100                    | 
|    multiplier_inst/subtractor/genblk2_1_f3/sum                             Fall  0.5460 0.0000                                                                           | 
|    multiplier_inst/subtractor/sum[2]                                       Fall  0.5460 0.0000                                                                           | 
|    multiplier_inst/i_0_17/B1                                 AOI222_X1     Fall  0.5460 0.0000 0.0120          1.47422                                                   | 
|    multiplier_inst/i_0_17/ZN                                 AOI222_X1     Rise  0.6240 0.0780 0.0570 0.271103 1.70023  1.97133           1       100                    | 
|    multiplier_inst/i_0_16/A                                  INV_X1        Rise  0.6240 0.0000 0.0570          1.70023                                                   | 
|    multiplier_inst/i_0_16/ZN                                 INV_X1        Fall  0.6320 0.0080 0.0120 0.247771 1.14029  1.38806           1       100                    | 
|    multiplier_inst/A_reg[1]/D                                DFF_X1        Fall  0.6320 0.0000 0.0120          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[1]/CK           DFF_X1        Rise  0.1630 0.0020 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1630 4.1630 | 
| library setup check                      | -0.0250 4.1380 | 
| data required time                       |  4.1380        | 
|                                          |                | 
| data required time                       |  4.1380        | 
| data arrival time                        | -0.6320        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.5070        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/A_reg[0]/D 
  
 Path Start Point : multiplier_inst/l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/l8_reg[0]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/l8_reg[0]/Q           DFF_X1        Fall  0.2720 0.0980 0.0070 0.336266 1.70023  2.0365            1       100      F             | 
|    multiplier_inst/i_0_103/A             INV_X1        Fall  0.2720 0.0000 0.0070          1.54936                                                   | 
|    multiplier_inst/i_0_103/ZN            INV_X1        Rise  0.2990 0.0270 0.0210 1.03552  6.9314   7.96691           4       100                    | 
|    multiplier_inst/i_0_91/A1             NOR3_X1       Rise  0.2990 0.0000 0.0210          1.76357                                                   | 
|    multiplier_inst/i_0_91/ZN             NOR3_X1       Fall  0.3090 0.0100 0.0070 0.408314 0.77983  1.18814           1       100                    | 
|    multiplier_inst/drc_ipo_c3/A          CLKBUF_X1     Fall  0.3090 0.0000 0.0070          0.699202                                                  | 
|    multiplier_inst/drc_ipo_c3/Z          CLKBUF_X1     Fall  0.4860 0.1770 0.1340 17.3088  40.4723  57.7811           25      100                    | 
|    multiplier_inst/i_0_15/B2             AOI222_X1     Fall  0.4880 0.0020 0.1340          1.45057                                                   | 
|    multiplier_inst/i_0_15/ZN             AOI222_X1     Rise  0.6200 0.1320 0.0580 0.464462 1.70023  2.16469           1       100                    | 
|    multiplier_inst/i_0_14/A              INV_X1        Rise  0.6200 0.0000 0.0580          1.70023                                                   | 
|    multiplier_inst/i_0_14/ZN             INV_X1        Fall  0.6280 0.0080 0.0120 0.206778 1.14029  1.34707           1       100                    | 
|    multiplier_inst/A_reg[0]/D            DFF_X1        Fall  0.6280 0.0000 0.0120          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/A_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/A_reg[0]/CK           DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.6280        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  3.5200        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[24]/D 
  
 Path Start Point : multiplier_inst/l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/l8_reg[0]/CK          DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/l8_reg[0]/Q           DFF_X1        Fall  0.2720 0.0980 0.0070 0.336266 1.70023  2.0365            1       100      F             | 
|    multiplier_inst/i_0_103/A             INV_X1        Fall  0.2720 0.0000 0.0070          1.54936                                                   | 
|    multiplier_inst/i_0_103/ZN            INV_X1        Rise  0.2990 0.0270 0.0210 1.03552  6.9314   7.96691           4       100                    | 
|    multiplier_inst/i_0_91/A1             NOR3_X1       Rise  0.2990 0.0000 0.0210          1.76357                                                   | 
|    multiplier_inst/i_0_91/ZN             NOR3_X1       Fall  0.3090 0.0100 0.0070 0.408314 0.77983  1.18814           1       100                    | 
|    multiplier_inst/drc_ipo_c3/A          CLKBUF_X1     Fall  0.3090 0.0000 0.0070          0.699202                                                  | 
|    multiplier_inst/drc_ipo_c3/Z          CLKBUF_X1     Fall  0.4860 0.1770 0.1340 17.3088  40.4723  57.7811           25      100                    | 
|    multiplier_inst/i_0_89/B1             AOI22_X1      Fall  0.4880 0.0020 0.1340          1.55298                                                   | 
|    multiplier_inst/i_0_89/ZN             AOI22_X1      Rise  0.5700 0.0820 0.0370 0.50737  1.6642   2.17157           1       100                    | 
|    multiplier_inst/i_0_88/A2             NAND2_X1      Rise  0.5700 0.0000 0.0370          1.6642                                                    | 
|    multiplier_inst/i_0_88/ZN             NAND2_X1      Fall  0.5870 0.0170 0.0110 0.252671 1.14029  1.39296           1       100                    | 
|    multiplier_inst/l8_reg[24]/D          DFF_X1        Fall  0.5870 0.0000 0.0110          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[24]/CK         DFF_X1        Rise  0.1630 0.0020 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1630 4.1630 | 
| library setup check                      | -0.0250 4.1380 | 
| data required time                       |  4.1380        | 
|                                          |                | 
| data required time                       |  4.1380        | 
| data arrival time                        | -0.5870        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  3.5560        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/write_en2_reg/D 
  
 Path Start Point : multiplier_inst/count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/write_en2_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                   CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                             Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK         CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK        CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A           CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z           CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    multiplier_inst/count_reg[0]/CK              DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/count_reg[0]/Q               DFF_X1        Rise  0.2980 0.1240 0.0280 1.5977   9.36543  10.9631           6       100      F             | 
|    multiplier_inst/i_0_102/A                    INV_X1        Rise  0.2980 0.0000 0.0280          1.70023                                                   | 
|    multiplier_inst/i_0_102/ZN                   INV_X1        Fall  0.3080 0.0100 0.0080 0.245464 1.67413  1.91959           1       100                    | 
|    multiplier_inst/i_0_100/A2                   NOR4_X1       Fall  0.3080 0.0000 0.0080          1.44661                                                   | 
|    multiplier_inst/i_0_100/ZN                   NOR4_X1       Rise  0.3770 0.0690 0.0470 0.503844 1.65038  2.15422           1       100                    | 
|    multiplier_inst/i_0_99/A3                    NAND3_X1      Rise  0.3770 0.0000 0.0470          1.65038                                                   | 
|    multiplier_inst/i_0_99/ZN                    NAND3_X1      Fall  0.4140 0.0370 0.0210 0.864771 4.21004  5.07482           3       100                    | 
|    multiplier_inst/i_0_13/A2                    NAND2_X1      Fall  0.4140 0.0000 0.0210          1.50228                                                   | 
|    multiplier_inst/i_0_13/ZN                    NAND2_X1      Rise  0.4380 0.0240 0.0130 0.248774 1.91994  2.16872           1       100                    | 
|    multiplier_inst/write_en2_reg_enable_mux_0/S MUX2_X1       Rise  0.4380 0.0000 0.0130          1.91994                                                   | 
|    multiplier_inst/write_en2_reg_enable_mux_0/Z MUX2_X1       Fall  0.4970 0.0590 0.0100 0.572504 1.14029  1.71279           1       100                    | 
|    multiplier_inst/write_en2_reg/D              DFF_X1        Fall  0.4970 0.0000 0.0100          1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/write_en2_reg/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3 Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1 Rise  0.0400 0.0010 0.0180          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1 Rise  0.0800 0.0400 0.0130 2.3486   1.93737  4.28597           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_62/A  CLKBUF_X1 Rise  0.0800 0.0000 0.0130          0.77983                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_62/Z  CLKBUF_X1 Rise  0.1170 0.0370 0.0120 1.28731  2.56932  3.85663           3       100      F    K        | 
|    multiplier_inst/write_en2_reg/CK    DFF_X1    Rise  0.1170 0.0000 0.0120          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1170 4.1170 | 
| library setup check                      | -0.0370 4.0800 | 
| data required time                       |  4.0800        | 
|                                          |                | 
| data required time                       |  4.0800        | 
| data arrival time                        | -0.4970        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.5840        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst1/clk_gate_my_reg2_reg/E 
  
 Path Start Point : multiplier_inst/write_en_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst1/clk_gate_my_reg2_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                   CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                             Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/CTS_L2_c_tid1_119/A          CLKBUF_X1     Rise  0.0410 0.0010 0.0190          0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z          CLKBUF_X1     Rise  0.0820 0.0410 0.0140 2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_62/A           CLKBUF_X1     Rise  0.0820 0.0000 0.0140          0.77983                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_62/Z           CLKBUF_X1     Rise  0.1200 0.0380 0.0130 1.28731  2.84896  4.13627           3       100      F    K        | 
| Data Path:                                                                                                                                                  | 
|    multiplier_inst/write_en_reg/CK              DFF_X1        Rise  0.1200 0.0000 0.0130          0.949653                                    F             | 
|    multiplier_inst/write_en_reg/Q               DFF_X1        Rise  0.2100 0.0900 0.0080 0.465655 0.901507 1.36716           1       100      F             | 
|    multiplier_inst/inst1/write_en                             Rise  0.2100 0.0000                                                                           | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/E CLKGATETST_X8 Rise  0.2100 0.0000 0.0080          0.901507                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst1/clk_gate_my_reg2_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                    F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725 18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0390 0.0000                                                                          | 
|    multiplier_inst/inst1/clk_CTS_1_PP_1                        Rise  0.0390 0.0000                                                                          | 
|    multiplier_inst/inst1/clk_gate_my_reg2_reg/CK CLKGATETST_X8 Rise  0.0400 0.0010 0.0180          7.95918                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.0400 4.0400 | 
| library setup check                      | -0.2020 3.8380 | 
| data required time                       |  3.8380        | 
|                                          |                | 
| data required time                       |  3.8380        | 
| data arrival time                        | -0.2100        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.6290        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/count_reg[5]/D 
  
 Path Start Point : multiplier_inst/count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/count_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/count_reg[0]/CK       DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/count_reg[0]/Q        DFF_X1        Rise  0.2980 0.1240 0.0280 1.5977   9.36543  10.9631           6       100      F             | 
|    multiplier_inst/i_0_12/A3             AND3_X1       Rise  0.2980 0.0000 0.0280          0.964824                                                  | 
|    multiplier_inst/i_0_12/ZN             AND3_X1       Rise  0.3660 0.0680 0.0260 1.3974   7.61457  9.01197           5       100                    | 
|    multiplier_inst/i_0_11/A3             AND3_X1       Rise  0.3660 0.0000 0.0260          0.964824                                                  | 
|    multiplier_inst/i_0_11/ZN             AND3_X1       Rise  0.4220 0.0560 0.0170 0.728394 4.23745  4.96584           2       100                    | 
|    multiplier_inst/i_0_10/B              XNOR2_X1      Rise  0.4220 0.0000 0.0170          2.57361                                                   | 
|    multiplier_inst/i_0_10/ZN             XNOR2_X1      Rise  0.4640 0.0420 0.0200 0.424109 1.65135  2.07545           1       100                    | 
|    multiplier_inst/i_0_9/A2              NOR2_X1       Rise  0.4640 0.0000 0.0200          1.65135                                                   | 
|    multiplier_inst/i_0_9/ZN              NOR2_X1       Fall  0.4760 0.0120 0.0180 0.24416  1.14029  1.38445           1       100                    | 
|    multiplier_inst/count_reg[5]/D        DFF_X1        Fall  0.4760 0.0000 0.0180          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/count_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/count_reg[5]/CK       DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0280 4.1400 | 
| data required time                       |  4.1400        | 
|                                          |                | 
| data required time                       |  4.1400        | 
| data arrival time                        | -0.4760        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  3.6690        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/count_reg[4]/D 
  
 Path Start Point : multiplier_inst/count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/count_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/count_reg[0]/CK       DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/count_reg[0]/Q        DFF_X1        Rise  0.2980 0.1240 0.0280 1.5977   9.36543  10.9631           6       100      F             | 
|    multiplier_inst/i_0_12/A3             AND3_X1       Rise  0.2980 0.0000 0.0280          0.964824                                                  | 
|    multiplier_inst/i_0_12/ZN             AND3_X1       Rise  0.3660 0.0680 0.0260 1.3974   7.61457  9.01197           5       100                    | 
|    multiplier_inst/i_0_8/B2              AOI21_X1      Rise  0.3660 0.0000 0.0260          1.67685                                                   | 
|    multiplier_inst/i_0_8/ZN              AOI21_X1      Fall  0.3850 0.0190 0.0100 0.498055 1.6163   2.11435           1       100                    | 
|    multiplier_inst/i_0_7/A3              NOR3_X1       Fall  0.3850 0.0000 0.0100          1.55272                                                   | 
|    multiplier_inst/i_0_7/ZN              NOR3_X1       Rise  0.4320 0.0470 0.0340 0.229994 1.14029  1.37028           1       100                    | 
|    multiplier_inst/count_reg[4]/D        DFF_X1        Rise  0.4320 0.0000 0.0340          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/count_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/count_reg[4]/CK       DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0350 4.1330 | 
| data required time                       |  4.1330        | 
|                                          |                | 
| data required time                       |  4.1330        | 
| data arrival time                        | -0.4320        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  3.7060        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/clk_gate_f8_reg/E 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/clk_gate_f8_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                           Rise  0.2000 0.0000 0.0000 4.83855  6.05349  10.892            5       100      cA            | 
|    multiplier_inst/start                           Rise  0.2000 0.0000                                                                           | 
|    multiplier_inst/clk_gate_f8_reg/E CLKGATETST_X8 Rise  0.2000 0.0000 0.0010          0.901507                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/clk_gate_f8_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                               Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A          CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                    F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z          CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725 18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                    Rise  0.0390 0.0000                                                                          | 
|    multiplier_inst/CTS_L2_c_tid1_119/A CLKBUF_X1     Rise  0.0400 0.0010 0.0180          0.77983                                    F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z CLKBUF_X1     Rise  0.0800 0.0400 0.0130 2.3486   1.93737 4.28597           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_63/A  CLKBUF_X2     Rise  0.0800 0.0000 0.0130          1.40591                                    F             | 
|    multiplier_inst/CTS_L3_c_tid1_63/Z  CLKBUF_X2     Rise  0.1140 0.0340 0.0120 0.312897 7.2041  7.517             1       100      F    K        | 
|    multiplier_inst/clk_gate_f8_reg/CK  CLKGATETST_X8 Rise  0.1140 0.0000 0.0120          7.95918                                    FA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1140 4.1140 | 
| library setup check                      | -0.2040 3.9100 | 
| data required time                       |  3.9100        | 
|                                          |                | 
| data required time                       |  3.9100        | 
| data arrival time                        | -0.2000        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7100        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/count_reg[3]/D 
  
 Path Start Point : multiplier_inst/count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/count_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/count_reg[0]/CK       DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/count_reg[0]/Q        DFF_X1        Rise  0.2980 0.1240 0.0280 1.5977   9.36543  10.9631           6       100      F             | 
|    multiplier_inst/i_0_12/A3             AND3_X1       Rise  0.2980 0.0000 0.0280          0.964824                                                  | 
|    multiplier_inst/i_0_12/ZN             AND3_X1       Rise  0.3660 0.0680 0.0260 1.3974   7.61457  9.01197           5       100                    | 
|    multiplier_inst/i_0_6/B1              OAI21_X1      Rise  0.3660 0.0000 0.0260          1.66205                                                   | 
|    multiplier_inst/i_0_6/ZN              OAI21_X1      Fall  0.3850 0.0190 0.0120 0.373295 1.62635  1.99965           1       100                    | 
|    multiplier_inst/i_0_5/A               AOI21_X1      Fall  0.3850 0.0000 0.0120          1.53534                                                   | 
|    multiplier_inst/i_0_5/ZN              AOI21_X1      Rise  0.4260 0.0410 0.0220 0.602601 1.14029  1.74289           1       100                    | 
|    multiplier_inst/count_reg[3]/D        DFF_X1        Rise  0.4260 0.0000 0.0220          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/count_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/count_reg[3]/CK       DFF_X1        Rise  0.1640 0.0030 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1640 4.1640 | 
| library setup check                      | -0.0320 4.1320 | 
| data required time                       |  4.1320        | 
|                                          |                | 
| data required time                       |  4.1320        | 
| data arrival time                        | -0.4260        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  3.7110        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/count_reg[1]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/count_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_101/A         INV_X1    Rise  0.3160 0.0030 0.0910          1.70023                                                  | 
|    multiplier_inst/i_0_101/ZN        INV_X1    Fall  0.3510 0.0350 0.0290 1.80659  8.4118  10.2184           6       100                    | 
|    multiplier_inst/i_0_2/A           OAI21_X1  Fall  0.3510 0.0000 0.0290          1.51857                                                  | 
|    multiplier_inst/i_0_2/ZN          OAI21_X1  Rise  0.3810 0.0300 0.0190 0.234707 1.62635 1.86106           1       100                    | 
|    multiplier_inst/i_0_1/A           AOI21_X1  Rise  0.3810 0.0000 0.0190          1.62635                                                  | 
|    multiplier_inst/i_0_1/ZN          AOI21_X1  Fall  0.3960 0.0150 0.0110 0.434781 1.14029 1.57507           1       100                    | 
|    multiplier_inst/count_reg[1]/D    DFF_X1    Fall  0.3960 0.0000 0.0110          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/count_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/count_reg[1]/CK       DFF_X1        Rise  0.1650 0.0040 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1650 4.1650 | 
| library setup check                      | -0.0250 4.1400 | 
| data required time                       |  4.1400        | 
|                                          |                | 
| data required time                       |  4.1400        | 
| data arrival time                        | -0.3960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7440        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/clk_gate_my_reg_reg/E 
  
 Path Start Point : multiplier_inst/write_en2_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/clk_gate_my_reg_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                       Rise  0.0000 0.0000 0.0000             0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                  CLKBUF_X3     Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                  CLKBUF_X3     Rise  0.0400 0.0400 0.0190             5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                            Rise  0.0400 0.0000                                                                                       | 
|    multiplier_inst/CTS_L2_c_tid1_119/A         CLKBUF_X1     Rise  0.0410 0.0010 0.0190                      0.77983                                     F             | 
|    multiplier_inst/CTS_L2_c_tid1_119/Z         CLKBUF_X1     Rise  0.0820 0.0410 0.0140             2.3486   2.18574  4.53434           2       100      F    K        | 
|    multiplier_inst/CTS_L3_c_tid1_62/A          CLKBUF_X1     Rise  0.0820 0.0000 0.0140                      0.77983                                     F             | 
|    multiplier_inst/CTS_L3_c_tid1_62/Z          CLKBUF_X1     Rise  0.1200 0.0380 0.0130             1.28731  2.84896  4.13627           3       100      F    K        | 
| Data Path:                                                                                                                                                             | 
|    multiplier_inst/write_en2_reg/CK            DFF_X1        Rise  0.1200 0.0000 0.0130                      0.949653                                    F             | 
|    multiplier_inst/write_en2_reg/Q             DFF_X1        Rise  0.2160 0.0960 0.0140             2.66595  1.8244   4.49035           2       100      F             | 
|    multiplier_inst/inst2/write_en                            Rise  0.2160 0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/E CLKGATETST_X1 Rise  0.2170 0.0010 0.0140    0.0010            0.87798                                     FA            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/clk_gate_my_reg_reg/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                        Rise  0.0000 0.0000 0.0000 0.629819 1.24879 1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                   CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                    F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                   CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725 18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                             Rise  0.0390 0.0000                                                                          | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                       Rise  0.0390 0.0000                                                                          | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK CLKGATETST_X1 Rise  0.0400 0.0010 0.0180          1.8122                                     FA            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.0400 4.0400 | 
| library setup check                      | -0.0780 3.9620 | 
| data required time                       |  3.9620        | 
|                                          |                | 
| data required time                       |  3.9620        | 
| data arrival time                        | -0.2170        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.7460        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/count_reg[2]/D 
  
 Path Start Point : multiplier_inst/count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/count_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/count_reg[0]/CK       DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/count_reg[0]/Q        DFF_X1        Fall  0.2850 0.1110 0.0150 1.5977   9.36543  10.9631           6       100      F             | 
|    multiplier_inst/i_0_12/A3             AND3_X1       Fall  0.2850 0.0000 0.0150          0.882954                                                  | 
|    multiplier_inst/i_0_12/ZN             AND3_X1       Fall  0.3360 0.0510 0.0140 1.3974   7.61457  9.01197           5       100                    | 
|    multiplier_inst/i_0_3/A2              NOR3_X1       Fall  0.3360 0.0000 0.0140          1.4768                                                    | 
|    multiplier_inst/i_0_3/ZN              NOR3_X1       Rise  0.3810 0.0450 0.0350 0.410495 1.14029  1.55079           1       100                    | 
|    multiplier_inst/count_reg[2]/D        DFF_X1        Rise  0.3810 0.0000 0.0350          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/count_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/count_reg[2]/CK       DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0350 4.1330 | 
| data required time                       |  4.1330        | 
|                                          |                | 
| data required time                       |  4.1330        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0050        | 
|                                          |                | 
| slack                                    |  3.7570        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[13]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_77/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_77/Z          MUX2_X1   Fall  0.3820 0.0650 0.0130 0.790036 1.14029 1.93033           1       100                    | 
|    multiplier_inst/l8_reg[13]/D      DFF_X1    Fall  0.3820 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[13]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7600        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[15]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000             4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                                      | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000                      1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910             12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_79/S          MUX2_X1   Rise  0.3170 0.0040 0.0910                      1.91994                                                  | 
|    multiplier_inst/i_0_79/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130             0.48277  1.14029 1.62306           1       100                    | 
|    multiplier_inst/l8_reg[15]/D      DFF_X1    Fall  0.3820 0.0010 0.0130    0.0010            1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[15]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7600        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[18]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_82/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_82/Z          MUX2_X1   Fall  0.3820 0.0650 0.0130 0.653036 1.14029 1.79333           1       100                    | 
|    multiplier_inst/l8_reg[18]/D      DFF_X1    Fall  0.3820 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[18]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7600        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[8]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000             4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                                      | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000                      1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910             12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_72/S          MUX2_X1   Rise  0.3150 0.0020 0.0910                      1.91994                                                  | 
|    multiplier_inst/i_0_72/Z          MUX2_X1   Fall  0.3800 0.0650 0.0130             0.646787 1.14029 1.78708           1       100                    | 
|    multiplier_inst/l8_reg[8]/D       DFF_X1    Fall  0.3810 0.0010 0.0130    0.0010            1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[8]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[9]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_73/S          MUX2_X1   Rise  0.3160 0.0030 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_73/Z          MUX2_X1   Fall  0.3810 0.0650 0.0130 0.70691  1.14029 1.8472            1       100                    | 
|    multiplier_inst/l8_reg[9]/D       DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[9]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[10]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_74/S          MUX2_X1   Rise  0.3160 0.0030 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_74/Z          MUX2_X1   Fall  0.3810 0.0650 0.0130 0.832809 1.14029 1.9731            1       100                    | 
|    multiplier_inst/l8_reg[10]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[10]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[17]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_81/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_81/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130 0.479248 1.14029 1.61954           1       100                    | 
|    multiplier_inst/l8_reg[17]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[17]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[19]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_83/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_83/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130 0.469273 1.14029 1.60956           1       100                    | 
|    multiplier_inst/l8_reg[19]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[19]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[20]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_84/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_84/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130 0.52685  1.14029 1.66714           1       100                    | 
|    multiplier_inst/l8_reg[20]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[20]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[21]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_85/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_85/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130 0.491357 1.14029 1.63165           1       100                    | 
|    multiplier_inst/l8_reg[21]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[21]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[22]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_86/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_86/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130 0.384511 1.14029 1.5248            1       100                    | 
|    multiplier_inst/l8_reg[22]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[22]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[23]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_87/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_87/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130 0.437997 1.14029 1.57829           1       100                    | 
|    multiplier_inst/l8_reg[23]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[23]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7610        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[14]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_78/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_78/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130 0.411969 1.14029 1.55226           1       100                    | 
|    multiplier_inst/l8_reg[14]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[14]/CK         DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0260 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7620        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[16]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_80/S          MUX2_X1   Rise  0.3170 0.0040 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_80/Z          MUX2_X1   Fall  0.3810 0.0640 0.0130 0.389032 1.14029 1.52932           1       100                    | 
|    multiplier_inst/l8_reg[16]/D      DFF_X1    Fall  0.3810 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[16]/CK         DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0260 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.3810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7620        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[0]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_64/S          MUX2_X1   Rise  0.3160 0.0030 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_64/Z          MUX2_X1   Fall  0.3800 0.0640 0.0120 0.359586 1.14029 1.49988           1       100                    | 
|    multiplier_inst/l8_reg[0]/D       DFF_X1    Fall  0.3800 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[0]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.3800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7630        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[7]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_71/S          MUX2_X1   Rise  0.3140 0.0010 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_71/Z          MUX2_X1   Fall  0.3790 0.0650 0.0130 0.672327 1.14029 1.81262           1       100                    | 
|    multiplier_inst/l8_reg[7]/D       DFF_X1    Fall  0.3790 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[7]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7630        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[3]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_67/S          MUX2_X1   Rise  0.3140 0.0010 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_67/Z          MUX2_X1   Fall  0.3780 0.0640 0.0130 0.482299 1.14029 1.62259           1       100                    | 
|    multiplier_inst/l8_reg[3]/D       DFF_X1    Fall  0.3780 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[3]/CK          DFF_X1        Rise  0.1670 0.0060 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1670 4.1670 | 
| library setup check                      | -0.0260 4.1410 | 
| data required time                       |  4.1410        | 
|                                          |                | 
| data required time                       |  4.1410        | 
| data arrival time                        | -0.3780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7630        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[11]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_75/S          MUX2_X1   Rise  0.3160 0.0030 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_75/Z          MUX2_X1   Fall  0.3790 0.0630 0.0120 0.25237  1.14029 1.39266           1       100                    | 
|    multiplier_inst/l8_reg[11]/D      DFF_X1    Fall  0.3790 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[11]/CK         DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.3790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7640        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[4]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_68/S          MUX2_X1   Rise  0.3140 0.0010 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_68/Z          MUX2_X1   Fall  0.3780 0.0640 0.0130 0.582123 1.14029 1.72241           1       100                    | 
|    multiplier_inst/l8_reg[4]/D       DFF_X1    Fall  0.3780 0.0000 0.0130          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[4]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0260 4.1420 | 
| data required time                       |  4.1420        | 
|                                          |                | 
| data required time                       |  4.1420        | 
| data arrival time                        | -0.3780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7640        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[12]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_76/S          MUX2_X1   Rise  0.3160 0.0030 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_76/Z          MUX2_X1   Fall  0.3790 0.0630 0.0120 0.248732 1.14029 1.38902           1       100                    | 
|    multiplier_inst/l8_reg[12]/D      DFF_X1    Fall  0.3790 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[12]/CK         DFF_X1        Rise  0.1690 0.0080 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1690 4.1690 | 
| library setup check                      | -0.0250 4.1440 | 
| data required time                       |  4.1440        | 
|                                          |                | 
| data required time                       |  4.1440        | 
| data arrival time                        | -0.3790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7650        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[1]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_65/S          MUX2_X1   Rise  0.3150 0.0020 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_65/Z          MUX2_X1   Fall  0.3780 0.0630 0.0120 0.165217 1.14029 1.30551           1       100                    | 
|    multiplier_inst/l8_reg[1]/D       DFF_X1    Fall  0.3780 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[1]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.3780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7650        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[2]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_66/S          MUX2_X1   Rise  0.3140 0.0010 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_66/Z          MUX2_X1   Fall  0.3780 0.0640 0.0120 0.350406 1.14029 1.4907            1       100                    | 
|    multiplier_inst/l8_reg[2]/D       DFF_X1    Fall  0.3780 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[2]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.3780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7650        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[5]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_69/S          MUX2_X1   Rise  0.3140 0.0010 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_69/Z          MUX2_X1   Fall  0.3770 0.0630 0.0120 0.276814 1.14029 1.4171            1       100                    | 
|    multiplier_inst/l8_reg[5]/D       DFF_X1    Fall  0.3770 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[5]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7660        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/l8_reg[6]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/l8_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_70/S          MUX2_X1   Rise  0.3140 0.0010 0.0910          1.91994                                                  | 
|    multiplier_inst/i_0_70/Z          MUX2_X1   Fall  0.3770 0.0630 0.0120 0.272666 1.14029 1.41296           1       100                    | 
|    multiplier_inst/l8_reg[6]/D       DFF_X1    Fall  0.3770 0.0000 0.0120          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/l8_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/l8_reg[6]/CK          DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0250 4.1430 | 
| data required time                       |  4.1430        | 
|                                          |                | 
| data required time                       |  4.1430        | 
| data arrival time                        | -0.3770        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.7660        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/q0_reg/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/q0_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_97/A2         NOR2_X1   Rise  0.3160 0.0030 0.0910          1.65135                                                  | 
|    multiplier_inst/i_0_97/ZN         NOR2_X1   Fall  0.3280 0.0120 0.0190 0.285284 1.14029 1.42557           1       100                    | 
|    multiplier_inst/q0_reg/D          DFF_X1    Fall  0.3280 0.0000 0.0190          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/q0_reg/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/q0_reg/CK             DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0280 4.1400 | 
| data required time                       |  4.1400        | 
|                                          |                | 
| data required time                       |  4.1400        | 
| data arrival time                        | -0.3280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.8120        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/count_reg[0]/D 
  
 Path Start Point : start 
                       (rising IO latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    start                                       Rise  0.2000 0.0000 0.0000 4.83855  6.05349 10.892            5       100      cA            | 
|    multiplier_inst/start                       Rise  0.2000 0.0000                                                                          | 
|    multiplier_inst/CLOCK_slh__c124/A CLKBUF_X2 Rise  0.2000 0.0000 0.0000          1.40591                                                  | 
|    multiplier_inst/CLOCK_slh__c124/Z CLKBUF_X2 Rise  0.3130 0.1130 0.0910 12.9331  64.5905 77.5236           32      100                    | 
|    multiplier_inst/i_0_0/A2          NOR2_X1   Rise  0.3150 0.0020 0.0910          1.65135                                                  | 
|    multiplier_inst/i_0_0/ZN          NOR2_X1   Fall  0.3280 0.0130 0.0190 0.419257 1.14029 1.55955           1       100                    | 
|    multiplier_inst/count_reg[0]/D    DFF_X1    Fall  0.3280 0.0000 0.0190          1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/count_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0390 0.0390 0.0180 5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0390 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0400 0.0010 0.0180          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0670 0.0270 0.0060 1.58621  1.24879  2.835             1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0670 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1610 0.0940 0.0760 40.6932  47.9607  88.6539           56      100      F    K        | 
|    multiplier_inst/count_reg[0]/CK       DFF_X1        Rise  0.1680 0.0070 0.0760          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1680 4.1680 | 
| library setup check                      | -0.0280 4.1400 | 
| data required time                       |  4.1400        | 
|                                          |                | 
| data required time                       |  4.1400        | 
| data arrival time                        | -0.3280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  3.8120        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg_reg[7]/D 
  
 Path Start Point : multiplier_inst/A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/A_reg[7]/CK           DFF_X1        Rise  0.1750 0.0090 0.0800          0.949653                                    F             | 
|    multiplier_inst/A_reg[7]/Q            DFF_X1        Rise  0.3000 0.1250 0.0290 2.36558  9.2491   11.6147           6       100      F             | 
|    multiplier_inst/inst2/write_data[7]                 Rise  0.3000 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg_reg[7]/D DFF_X1        Rise  0.3000 0.0000 0.0290          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000  0.0000 0.0000             0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0390  0.0390 0.0180             5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0400  0.0010 0.0180                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1640  0.1240 0.0960             20.1259  20.5546  40.6804           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg_reg[7]/CK        DFF_X1        Rise  0.1590 -0.0050 0.0960    -0.0060           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1590 4.1590 | 
| library setup check                      | -0.0350 4.1240 | 
| data required time                       |  4.1240        | 
|                                          |                | 
| data required time                       |  4.1240        | 
| data arrival time                        | -0.3000        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg_reg[8]/D 
  
 Path Start Point : multiplier_inst/A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/A_reg[8]/CK           DFF_X1        Rise  0.1750 0.0090 0.0800          0.949653                                    F             | 
|    multiplier_inst/A_reg[8]/Q            DFF_X1        Rise  0.3000 0.1250 0.0290 2.38696  9.2491   11.6361           6       100      F             | 
|    multiplier_inst/inst2/write_data[8]                 Rise  0.3000 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg_reg[8]/D DFF_X1        Rise  0.3000 0.0000 0.0290          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000  0.0000 0.0000             0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0390  0.0390 0.0180             5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0400  0.0010 0.0180                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1640  0.1240 0.0960             20.1259  20.5546  40.6804           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg_reg[8]/CK        DFF_X1        Rise  0.1590 -0.0050 0.0960    -0.0060           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1590 4.1590 | 
| library setup check                      | -0.0350 4.1240 | 
| data required time                       |  4.1240        | 
|                                          |                | 
| data required time                       |  4.1240        | 
| data arrival time                        | -0.3000        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg_reg[9]/D 
  
 Path Start Point : multiplier_inst/A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/A_reg[9]/CK           DFF_X1        Rise  0.1750 0.0090 0.0800          0.949653                                    F             | 
|    multiplier_inst/A_reg[9]/Q            DFF_X1        Rise  0.3000 0.1250 0.0300 2.52131  9.2491   11.7704           6       100      F             | 
|    multiplier_inst/inst2/write_data[9]                 Rise  0.3000 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg_reg[9]/D DFF_X1        Rise  0.3000 0.0000 0.0300          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000  0.0000 0.0000             0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0390  0.0390 0.0180             5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0400  0.0010 0.0180                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1640  0.1240 0.0960             20.1259  20.5546  40.6804           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg_reg[9]/CK        DFF_X1        Rise  0.1590 -0.0050 0.0960    -0.0060           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1590 4.1590 | 
| library setup check                      | -0.0350 4.1240 | 
| data required time                       |  4.1240        | 
|                                          |                | 
| data required time                       |  4.1240        | 
| data arrival time                        | -0.3000        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg_reg[18]/D 
  
 Path Start Point : multiplier_inst/A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A             CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z             CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                       Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK   CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK  CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A     CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z     CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    multiplier_inst/A_reg[18]/CK           DFF_X1        Rise  0.1740 0.0080 0.0800          0.949653                                    F             | 
|    multiplier_inst/A_reg[18]/Q            DFF_X1        Rise  0.2990 0.1250 0.0290 2.15864  9.2491   11.4077           6       100      F             | 
|    multiplier_inst/inst2/write_data[18]                 Rise  0.2990 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg_reg[18]/D DFF_X1        Rise  0.2990 0.0000 0.0290          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000  0.0000 0.0000             0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0390  0.0390 0.0180             5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0400  0.0010 0.0180                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1640  0.1240 0.0960             20.1259  20.5546  40.6804           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg_reg[18]/CK       DFF_X1        Rise  0.1590 -0.0050 0.0960    -0.0060           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1590 4.1590 | 
| library setup check                      | -0.0350 4.1240 | 
| data required time                       |  4.1240        | 
|                                          |                | 
| data required time                       |  4.1240        | 
| data arrival time                        | -0.2990        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.8260        | 
-------------------------------------------------------------


 Timing Path to multiplier_inst/inst2/my_reg_reg[5]/D 
  
 Path Start Point : multiplier_inst/A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_inst/inst2/my_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                 Rise  0.0000 0.0000 0.0000 0.629819 1.42116  2.05098           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A            CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z            CLKBUF_X3     Rise  0.0400 0.0400 0.0190 5.12403  14.9901  20.1142           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                      Rise  0.0400 0.0000                                                                           | 
|    multiplier_inst/clk_gate_A_reg__2/CK  CLKGATETST_X4 Rise  0.0410 0.0010 0.0190          4.43894                                     FA            | 
|    multiplier_inst/clk_gate_A_reg__2/GCK CLKGATETST_X4 Rise  0.0680 0.0270 0.0060 1.58621  1.42116  3.00738           1       100      FA   K        | 
|    multiplier_inst/CTS_L3_c_tid0_11/A    CLKBUF_X3     Rise  0.0680 0.0000 0.0060          1.42116                                     F             | 
|    multiplier_inst/CTS_L3_c_tid0_11/Z    CLKBUF_X3     Rise  0.1660 0.0980 0.0800 40.6932  53.1806  93.8738           56      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    multiplier_inst/A_reg[5]/CK           DFF_X1        Rise  0.1750 0.0090 0.0800          0.949653                                    F             | 
|    multiplier_inst/A_reg[5]/Q            DFF_X1        Rise  0.2990 0.1240 0.0280 1.74656  9.2491   10.9957           6       100      F             | 
|    multiplier_inst/inst2/write_data[5]                 Rise  0.2990 0.0000                                                                           | 
|    multiplier_inst/inst2/my_reg_reg[5]/D DFF_X1        Rise  0.2990 0.0000 0.0280          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_inst/inst2/my_reg_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000  0.0000 0.0000             0.629819 1.24879  1.87861           1       100      cA   K        | 
|    CTS_L1_tid1__c1_tid1__c7/A                    CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c7/Z                    CLKBUF_X3     Rise  0.0390  0.0390 0.0180             5.12403  13.5725  18.6965           4       100      F    K        | 
|    multiplier_inst/clk_CTS_1_PP_1                              Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_CTS_1_PP_1                        Rise  0.0390  0.0000                                                                                       | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X1 Rise  0.0400  0.0010 0.0180                      1.8122                                      FA            | 
|    multiplier_inst/inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X1 Rise  0.1640  0.1240 0.0960             20.1259  20.5546  40.6804           24      100      FA   K        | 
|    multiplier_inst/inst2/my_reg_reg[5]/CK        DFF_X1        Rise  0.1590 -0.0050 0.0960    -0.0060           0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1590 4.1590 | 
| library setup check                      | -0.0350 4.1240 | 
| data required time                       |  4.1240        | 
|                                          |                | 
| data required time                       |  4.1240        | 
| data arrival time                        | -0.2990        | 
| pessimism                                |  0.0010        | 
|                                          |                | 
| slack                                    |  3.8260        | 
-------------------------------------------------------------


info UI33: performed report_timing for 1 sec (CPU time: 1 sec; MEM: RSS - 440M, CVMEM - 1830M, PVMEM - 2638M)
