-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
-- Date        : Thu Aug 11 17:09:07 2016
-- Host        : jgn-tv4 running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/aom/work/Lgen/boards/nfsume/ip_catalog/sfifo_75_131k/sfifo_75_131k_sim_netlist.vhdl
-- Design      : sfifo_75_131k
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__256_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__256\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__256\ : label is "soft_lutpair248";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__256\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__256\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__256_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__256_n_0\,
      PRE => rd_rst_i,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_10 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_10 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_10;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_10 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__259_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__259\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__259\ : label is "soft_lutpair251";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__259\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__259\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__259_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__259_n_0\,
      PRE => rd_rst_i,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_100 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_100 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_100;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_100 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__192_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__192\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__192\ : label is "soft_lutpair215";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__192\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__192_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__192_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_101 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_101 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_101;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_101 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__193_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__193\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__193\ : label is "soft_lutpair216";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__193\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__193_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__193_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_102 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_102 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_102;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_102 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__163_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__163\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__163\ : label is "soft_lutpair155";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__163\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__163\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__163_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__163_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_103 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_103 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_103;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_103 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__164_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__164\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__164\ : label is "soft_lutpair156";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__164\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__164_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__164_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_104 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_104 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_104;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_104 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__165_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__165\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__165\ : label is "soft_lutpair157";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__165\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__165\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__165_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__165_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_105 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_105 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_105;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_105 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__166_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__166\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__166\ : label is "soft_lutpair158";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__166\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__166\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__166_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__166_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_106 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_106 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_106;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_106 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__167_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__167\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__167\ : label is "soft_lutpair159";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__167\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__167_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__167_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_107 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_107 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_107;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_107 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__168_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__168\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__168\ : label is "soft_lutpair160";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__168\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__168_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__168_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_108 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_108 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_108;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_108 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__169_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__169\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__169\ : label is "soft_lutpair161";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__169\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__169_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__169_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_109 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_109 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_109;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_109 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__170_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__170\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__170\ : label is "soft_lutpair162";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__170_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__170_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_11 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_11 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_11;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_11 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__260_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__260\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__260\ : label is "soft_lutpair252";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__260\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__260\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__260_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__260_n_0\,
      PRE => rd_rst_i,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_110 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_110 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_110;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_110 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__171_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__171\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__171\ : label is "soft_lutpair163";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__171\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__171_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__171_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_111 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_111 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_111;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_111 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__172_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__172\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__172\ : label is "soft_lutpair164";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__172\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__172_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__172_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_112 is
  port (
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_112 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_112;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_112 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__154_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__154\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__154\ : label is "soft_lutpair165";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => din(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => \gf36e1_inst.sngfifo36e1_n_13\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1__154_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__154_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_113 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_113 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_113;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_113 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__173_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__173\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__173\ : label is "soft_lutpair166";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__173\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__173_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__173_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_114 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_114 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_114;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_114 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__174_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__174\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__174\ : label is "soft_lutpair167";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__174\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__174_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__174_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_115 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_115 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_115;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_115 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__175_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__175\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__175\ : label is "soft_lutpair168";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__175\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__175_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__175_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_116 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_116 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_116;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_116 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__176_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__176\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__176\ : label is "soft_lutpair169";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__176\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__176_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__176_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_117 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_117 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_117;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_117 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__177_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__177\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__177\ : label is "soft_lutpair170";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__177\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__177_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__177_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_118 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_118 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_118;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_118 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__178_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__178\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__178\ : label is "soft_lutpair171";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__178\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__178_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__178_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_119 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_119 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_119;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_119 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__179_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__179\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__179\ : label is "soft_lutpair172";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__179\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__179_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__179_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_12 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_12 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_12;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_12 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__261_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__261\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__261\ : label is "soft_lutpair253";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__261\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__261\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__261_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__261_n_0\,
      PRE => rd_rst_i,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_120 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_120 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_120;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_120 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__180_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__180\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__180\ : label is "soft_lutpair173";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__180\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__180_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__180_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_121 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_121 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_121;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_121 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__181_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__181\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__181\ : label is "soft_lutpair174";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__181\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__181_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__181_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_122 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_122 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_122;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_122 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__182_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__182\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__182\ : label is "soft_lutpair175";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__182\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__182_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__182_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_123 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_123 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_123;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_123 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__155_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__155\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__155\ : label is "soft_lutpair176";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__155_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__155_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_124 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_124 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_124;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_124 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__183_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__183\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__183\ : label is "soft_lutpair177";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__183\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__183_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__183_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_125 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_125 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_125;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_125 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__184_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__184\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__184\ : label is "soft_lutpair178";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg_0\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg_0\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__184\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg_0\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__184_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__184_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_127 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_127 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_127;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_127 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__156_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__156\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__156\ : label is "soft_lutpair179";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__156_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__156_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_128 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_128 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_128;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_128 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__157_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__157\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__157\ : label is "soft_lutpair180";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__157\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__157_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__157_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_129 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_129 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_129;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_129 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__158_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__158\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__158\ : label is "soft_lutpair181";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__158\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__158_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__158_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_13 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_13 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_13;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_13 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__262_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__262\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__262\ : label is "soft_lutpair254";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__262\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__262\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__262_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__262_n_0\,
      PRE => rd_rst_i,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_130 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_130 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_130;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_130 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__159_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__159\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__159\ : label is "soft_lutpair182";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__159\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__159_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__159_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_131 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_131 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_131;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_131 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__160_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__160\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__160\ : label is "soft_lutpair183";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__160_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__160_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_132 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_132 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_132;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_132 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__161_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__161\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__161\ : label is "soft_lutpair184";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__161_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__161_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_133 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_133 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_133;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_133 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__162_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__162\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__162\ : label is "soft_lutpair185";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__162_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__162_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_134 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_134 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_134;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_134 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__132_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__132\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__132\ : label is "soft_lutpair124";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__132_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__132_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_135 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_135 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_135;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_135 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__133_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__133\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__133\ : label is "soft_lutpair125";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__133_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__133_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_136 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_136 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_136;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_136 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__134_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__134\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__134\ : label is "soft_lutpair126";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__134_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__134_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_137 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_137 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_137;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_137 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__135_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__135\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__135\ : label is "soft_lutpair127";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__135_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__135_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_138 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_138 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_138;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_138 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__136_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__136\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__136\ : label is "soft_lutpair128";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__136_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__136_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_139 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_139 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_139;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_139 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__137_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__137\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__137\ : label is "soft_lutpair129";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__137_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__137_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_14 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_14 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_14;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_14 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__263_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__263\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__263\ : label is "soft_lutpair255";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__263\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__263\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__263_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__263_n_0\,
      PRE => rd_rst_i,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_140 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_140 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_140;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_140 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__138_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__138\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__138\ : label is "soft_lutpair130";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__138_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__138_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_141 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_141 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_141;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_141 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__139_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__139\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__139\ : label is "soft_lutpair131";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__139_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__139_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_142 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_142 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_142;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_142 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__140_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__140\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__140\ : label is "soft_lutpair132";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__140_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__140_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_143 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_143 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_143;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_143 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__141_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__141\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__141\ : label is "soft_lutpair133";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__141_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__141_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_144 is
  port (
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_144 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_144;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_144 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__123_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__123\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__123\ : label is "soft_lutpair134";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => din(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => \gf36e1_inst.sngfifo36e1_n_13\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1__123_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__123_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_145 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_145 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_145;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_145 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__142_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__142\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__142\ : label is "soft_lutpair135";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__142_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__142_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_146 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_146 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_146;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_146 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__143_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__143\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__143\ : label is "soft_lutpair136";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__143_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__143_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_147 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_147 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_147;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_147 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__144_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__144\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__144\ : label is "soft_lutpair137";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__144_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__144_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_148 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_148 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_148;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_148 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__145_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__145\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__145\ : label is "soft_lutpair138";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__145_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__145_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_149 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_149 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_149;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_149 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__146_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__146\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__146\ : label is "soft_lutpair139";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__146_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__146_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_15 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_15 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_15;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_15 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__264_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__264\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__264\ : label is "soft_lutpair256";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__264\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__264\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__264_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__264_n_0\,
      PRE => rd_rst_i,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_150 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_150 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_150;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_150 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__147_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__147\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__147\ : label is "soft_lutpair140";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__147_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__147_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_151 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_151 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_151;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_151 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__148_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__148\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__148\ : label is "soft_lutpair141";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__148_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__148_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_152 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_152 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_152;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_152 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__149_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__149\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__149\ : label is "soft_lutpair142";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__149_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__149_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_153 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_153 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_153;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_153 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__150_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__150\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__150\ : label is "soft_lutpair143";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__150_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__150_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_154 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_154 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_154;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_154 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__151_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__151\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__151\ : label is "soft_lutpair144";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__151\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__151_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__151_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_155 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_155 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_155;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_155 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__124_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__124\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__124\ : label is "soft_lutpair145";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__124_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__124_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_156 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_156 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_156;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_156 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__152_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__152\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__152\ : label is "soft_lutpair146";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__152_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__152_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_157 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_157 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_157;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_157 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__153_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__153\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__153\ : label is "soft_lutpair147";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg_0\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg_0\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg_0\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__153_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__153_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_159 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_159 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_159;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_159 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__125_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__125\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__125\ : label is "soft_lutpair148";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__125_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__125_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_16 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_16 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_16;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_16 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__265_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__265\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__265\ : label is "soft_lutpair257";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__265\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__265\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__265_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__265_n_0\,
      PRE => rd_rst_i,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_160 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_160 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_160;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_160 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__126_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__126\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__126\ : label is "soft_lutpair149";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__126_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__126_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_161 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_161 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_161;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_161 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__127_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__127\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__127\ : label is "soft_lutpair150";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__127_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__127_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_162 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_162 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_162;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_162 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__128_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__128\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__128\ : label is "soft_lutpair151";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__128_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__128_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_163 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_163 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_163;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_163 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__129_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__129\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__129\ : label is "soft_lutpair152";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__129_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__129_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_164 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_164 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_164;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_164 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__130_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__130\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__130\ : label is "soft_lutpair153";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__130_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__130_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_165 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_165 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_165;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_165 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__131_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__131\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__131\ : label is "soft_lutpair154";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__131_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__131_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_166 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_166 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_166;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_166 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__101_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__101\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__101\ : label is "soft_lutpair93";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__101_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__101_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_167 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_167 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_167;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_167 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__102_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__102\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__102\ : label is "soft_lutpair94";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__102\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__102_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__102_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_168 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_168 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_168;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_168 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__103_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__103\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__103\ : label is "soft_lutpair95";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__103\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__103_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__103_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_169 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_169 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_169;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_169 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__104_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__104\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__104\ : label is "soft_lutpair96";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__104\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__104_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__104_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_17 is
  port (
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_17 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_17;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_17 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__247_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__247\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__247\ : label is "soft_lutpair258";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 3) => B"0000000000000000000000000000000000000000000000000000000000000",
      DI(2 downto 0) => din(2 downto 0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => \gf36e1_inst.sngfifo36e1_n_13\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__247\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__247\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1__247_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__247_n_0\,
      PRE => rd_rst_i,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_170 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_170 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_170;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_170 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__105_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__105\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__105\ : label is "soft_lutpair97";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__105\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__105_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__105_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_171 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_171 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_171;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_171 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__106_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__106\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__106\ : label is "soft_lutpair98";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__106_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__106_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_172 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_172 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_172;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_172 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__107_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__107\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__107\ : label is "soft_lutpair99";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__107\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__107_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__107_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_173 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_173 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_173;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_173 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__108_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__108\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__108\ : label is "soft_lutpair100";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__108\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__108_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__108_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_174 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_174 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_174;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_174 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__109_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__109\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__109\ : label is "soft_lutpair101";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__109\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__109_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__109_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_175 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_175 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_175;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_175 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__110_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__110\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__110\ : label is "soft_lutpair102";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__110\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__110_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__110_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_176 is
  port (
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_176 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_176;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_176 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__92_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__92\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__92\ : label is "soft_lutpair103";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => din(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => \gf36e1_inst.sngfifo36e1_n_13\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1__92_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__92_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_177 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_177 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_177;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_177 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__111_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__111\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__111\ : label is "soft_lutpair104";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__111\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__111_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__111_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_178 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_178 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_178;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_178 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__112_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__112\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__112\ : label is "soft_lutpair105";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__112_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__112_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_179 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_179 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_179;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_179 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__113_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__113\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__113\ : label is "soft_lutpair106";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__113\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__113_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__113_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_18 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_18 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_18;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_18 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__266_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__266\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__266\ : label is "soft_lutpair259";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__266\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__266\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__266_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__266_n_0\,
      PRE => rd_rst_i,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_180 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_180 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_180;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_180 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__114_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__114\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__114\ : label is "soft_lutpair107";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__114\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__114_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__114_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_181 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_181 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_181;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_181 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__115_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__115\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__115\ : label is "soft_lutpair108";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__115\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__115_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__115_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_182 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_182 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_182;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_182 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__116_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__116\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__116\ : label is "soft_lutpair109";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__116\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__116_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__116_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_183 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_183 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_183;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_183 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__117_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__117\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__117\ : label is "soft_lutpair110";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__117_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__117_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_184 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_184 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_184;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_184 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__118_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__118\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__118\ : label is "soft_lutpair111";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__118_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__118_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_185 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_185 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_185;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_185 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__119_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__119\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__119\ : label is "soft_lutpair112";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__119_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__119_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_186 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_186 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_186;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_186 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__120_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__120\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__120\ : label is "soft_lutpair113";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__120_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__120_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_187 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_187 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_187;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_187 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__93_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__93\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__93\ : label is "soft_lutpair114";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__93_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__93_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_188 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_188 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_188;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_188 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__121_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__121\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__121\ : label is "soft_lutpair115";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__121_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__121_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_189 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_189 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_189;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_189 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__122_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__122\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__122\ : label is "soft_lutpair116";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg_0\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg_0\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg_0\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__122_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__122_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_19 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_19 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_19;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_19 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__267_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__267\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__267\ : label is "soft_lutpair260";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__267\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__267\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__267_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__267_n_0\,
      PRE => rd_rst_i,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_191 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_191 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_191;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_191 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__94_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__94\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__94\ : label is "soft_lutpair117";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__94_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__94_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_192 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_192 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_192;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_192 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__95_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__95\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__95\ : label is "soft_lutpair118";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__95_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__95_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_193 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_193 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_193;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_193 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__96_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__96\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__96\ : label is "soft_lutpair119";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__96_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__96_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_194 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_194 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_194;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_194 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__97_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__97\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__97\ : label is "soft_lutpair120";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__97_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__97_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_195 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_195 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_195;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_195 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__98_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__98\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__98\ : label is "soft_lutpair121";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__98_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__98_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_196 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_196 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_196;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_196 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__99_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__99\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__99\ : label is "soft_lutpair122";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__99_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__99_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_197 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_197 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_197;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_197 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__100_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__100\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__100\ : label is "soft_lutpair123";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__100_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__100_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_198 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_198 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_198;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_198 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__70_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__70\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__70\ : label is "soft_lutpair62";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__70_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__70_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_199 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_199 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_199;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_199 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__71_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__71\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__71\ : label is "soft_lutpair63";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__71_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__71_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_20 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_20 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_20;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_20 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__268_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__268\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__268\ : label is "soft_lutpair261";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__268\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__268\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__268_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__268_n_0\,
      PRE => rd_rst_i,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_200 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_200 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_200;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_200 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__72_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__72\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__72\ : label is "soft_lutpair64";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__72_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__72_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_201 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_201 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_201;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_201 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__73_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__73\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__73\ : label is "soft_lutpair65";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__73_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__73_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_202 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_202 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_202;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_202 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__74_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__74\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__74\ : label is "soft_lutpair66";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__74_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__74_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_203 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_203 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_203;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_203 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__75_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__75\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__75\ : label is "soft_lutpair67";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__75_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__75_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_204 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_204 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_204;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_204 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__76_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__76\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__76\ : label is "soft_lutpair68";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__76_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__76_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_205 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_205 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_205;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_205 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__77_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__77\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__77\ : label is "soft_lutpair69";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__77_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__77_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_206 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_206 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_206;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_206 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__78_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__78\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__78\ : label is "soft_lutpair70";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__78_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__78_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_207 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_207 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_207;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_207 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__79_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__79\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__79\ : label is "soft_lutpair71";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__79_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__79_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_208 is
  port (
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_208 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_208;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_208 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__61_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__61\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__61\ : label is "soft_lutpair72";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => din(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => \gf36e1_inst.sngfifo36e1_n_13\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1__61_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__61_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_209 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_209 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_209;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_209 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__80_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__80\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__80\ : label is "soft_lutpair73";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__80_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__80_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_21 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_21 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_21;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_21 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__269_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__269\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__269\ : label is "soft_lutpair262";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__269\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__269\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__269_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__269_n_0\,
      PRE => rd_rst_i,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_210 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_210 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_210;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_210 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__81_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__81\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__81\ : label is "soft_lutpair74";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__81_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__81_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_211 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_211 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_211;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_211 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__82_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__82\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__82\ : label is "soft_lutpair75";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__82_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__82_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_212 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_212 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_212;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_212 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__83_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__83\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__83\ : label is "soft_lutpair76";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__83_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__83_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_213 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_213 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_213;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_213 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__84_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__84\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__84\ : label is "soft_lutpair77";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__84_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__84_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_214 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_214 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_214;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_214 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__85_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__85\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__85\ : label is "soft_lutpair78";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__85_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__85_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_215 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_215 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_215;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_215 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__86_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__86\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__86\ : label is "soft_lutpair79";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__86_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__86_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_216 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_216 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_216;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_216 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__87_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__87\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__87\ : label is "soft_lutpair80";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__87_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__87_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_217 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_217 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_217;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_217 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__88_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__88\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__88\ : label is "soft_lutpair81";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__88_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__88_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_218 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_218 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_218;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_218 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__89_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__89\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__89\ : label is "soft_lutpair82";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__89_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__89_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_219 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_219 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_219;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_219 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__62_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__62\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__62\ : label is "soft_lutpair83";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__62_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__62_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_22 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_22 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_22;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_22 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__270_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__270\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__270\ : label is "soft_lutpair263";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__270\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__270\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__270_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__270_n_0\,
      PRE => rd_rst_i,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_220 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_220 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_220;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_220 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__90_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__90\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__90\ : label is "soft_lutpair84";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__90_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__90_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_221 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_221 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_221;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_221 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__91_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__91\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__91\ : label is "soft_lutpair85";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg_0\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg_0\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg_0\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__91_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__91_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_223 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_223 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_223;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_223 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__63_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__63\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__63\ : label is "soft_lutpair86";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__63_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__63_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_224 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_224 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_224;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_224 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__64_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__64\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__64\ : label is "soft_lutpair87";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__64_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__64_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_225 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_225 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_225;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_225 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__65_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__65\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__65\ : label is "soft_lutpair88";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__65_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__65_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_226 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_226 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_226;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_226 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__66_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__66\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__66\ : label is "soft_lutpair89";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__66_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__66_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_227 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_227 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_227;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_227 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__67_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__67\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__67\ : label is "soft_lutpair90";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__67_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__67_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_228 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_228 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_228;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_228 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__68_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__68\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__68\ : label is "soft_lutpair91";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__68_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__68_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_229 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_229 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_229;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_229 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__69_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__69\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__69\ : label is "soft_lutpair92";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__69_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__69_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_23 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_23 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_23;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_23 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__271_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__271\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__271\ : label is "soft_lutpair264";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__271\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__271\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__271_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__271_n_0\,
      PRE => rd_rst_i,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_230 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_230 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_230;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_230 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__39_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__39\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__39\ : label is "soft_lutpair31";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__39_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__39_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_231 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_231 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_231;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_231 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__40_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__40\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__40\ : label is "soft_lutpair32";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__40_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__40_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_232 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_232 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_232;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_232 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__41_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__41\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__41\ : label is "soft_lutpair33";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__41_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__41_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_233 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_233 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_233;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_233 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__42_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__42\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__42\ : label is "soft_lutpair34";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__42_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__42_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_234 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_234 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_234;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_234 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__43_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__43\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__43\ : label is "soft_lutpair35";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__43_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__43_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_235 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_235 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_235;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_235 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__44_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__44\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__44\ : label is "soft_lutpair36";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__44_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__44_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_236 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_236 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_236;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_236 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__45_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__45\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__45\ : label is "soft_lutpair37";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__45_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__45_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_237 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_237 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_237;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_237 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__46_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__46\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__46\ : label is "soft_lutpair38";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__46_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__46_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_238 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_238 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_238;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_238 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__47_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__47\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__47\ : label is "soft_lutpair39";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__47_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__47_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_239 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_239 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_239;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_239 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__48_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__48\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__48\ : label is "soft_lutpair40";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__48_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__48_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_24 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_24 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_24;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_24 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__272_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__272\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__272\ : label is "soft_lutpair265";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__272\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__272\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__272_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__272_n_0\,
      PRE => rd_rst_i,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_240 is
  port (
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_240 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_240;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_240 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__30_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__30\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__30\ : label is "soft_lutpair41";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => din(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => \gf36e1_inst.sngfifo36e1_n_13\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1__30_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__30_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_241 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_241 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_241;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_241 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__49_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__49\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__49\ : label is "soft_lutpair42";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__49_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__49_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_242 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_242 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_242;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_242 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__50_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__50\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__50\ : label is "soft_lutpair43";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__50_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__50_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_243 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_243 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_243;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_243 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__51_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__51\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__51\ : label is "soft_lutpair44";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__51_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__51_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_244 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_244 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_244;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_244 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__52_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__52\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__52\ : label is "soft_lutpair45";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__52_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__52_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_245 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_245 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_245;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_245 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__53_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__53\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__53\ : label is "soft_lutpair46";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__53_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__53_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_246 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_246 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_246;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_246 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__54_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__54\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__54\ : label is "soft_lutpair47";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__54_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__54_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_247 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_247 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_247;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_247 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__55_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__55\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__55\ : label is "soft_lutpair48";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__55_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__55_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_248 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_248 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_248;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_248 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__56_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__56\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__56\ : label is "soft_lutpair49";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__56_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__56_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_249 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_249 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_249;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_249 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__57_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__57\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__57\ : label is "soft_lutpair50";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__57_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__57_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_25 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_25 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_25;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_25 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__273_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__273\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__273\ : label is "soft_lutpair266";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__273\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__273\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__273_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__273_n_0\,
      PRE => rd_rst_i,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_250 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_250 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_250;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_250 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__58_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__58\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__58\ : label is "soft_lutpair51";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__58_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__58_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_251 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_251 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_251;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_251 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__31_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__31\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__31\ : label is "soft_lutpair52";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__31_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__31_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_252 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_252 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_252;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_252 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__59_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__59\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__59\ : label is "soft_lutpair53";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__59_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__59_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_253 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_253 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_253;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_253 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__60_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__60\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__60\ : label is "soft_lutpair54";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg_0\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg_0\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg_0\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__60_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__60_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_255 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_255 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_255;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_255 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__32_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__32\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__32\ : label is "soft_lutpair55";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__32_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__32_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_256 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_256 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_256;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_256 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__33_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__33\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__33\ : label is "soft_lutpair56";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__33_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__33_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_257 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_257 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_257;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_257 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__34_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__34\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__34\ : label is "soft_lutpair57";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__34_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__34_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_258 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_258 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_258;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_258 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__35_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__35\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__35\ : label is "soft_lutpair58";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__35_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__35_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_259 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_259 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_259;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_259 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__36_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__36\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__36\ : label is "soft_lutpair59";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__36_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__36_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_26 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_26 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_26;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_26 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__274_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__274\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__274\ : label is "soft_lutpair267";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__274\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__274\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__274_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__274_n_0\,
      PRE => rd_rst_i,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_260 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_260 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_260;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_260 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__37_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__37\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__37\ : label is "soft_lutpair60";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__37_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__37_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_261 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_261 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_261;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_261 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__38_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__38\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__38\ : label is "soft_lutpair61";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__38_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__38_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_262 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_262 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_262;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_262 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__8_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__8\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__8\ : label is "soft_lutpair0";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__8_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__8_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_263 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_263 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_263;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_263 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__9_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__9\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__9\ : label is "soft_lutpair1";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__9_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__9_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_264 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_264 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_264;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_264 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__10_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__10\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__10\ : label is "soft_lutpair2";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__10_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__10_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_265 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_265 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_265;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_265 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__11_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__11\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__11\ : label is "soft_lutpair3";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__11_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__11_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_266 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_266 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_266;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_266 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__12_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__12\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__12\ : label is "soft_lutpair4";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__12_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__12_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_267 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_267 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_267;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_267 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__13_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__13\ : label is "soft_lutpair5";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__13_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__13_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_268 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_268 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_268;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_268 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__14_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__14\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__14\ : label is "soft_lutpair6";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__14_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__14_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_269 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_269 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_269;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_269 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__15_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__15\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__15\ : label is "soft_lutpair7";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__15_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__15_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_27 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_27 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_27;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_27 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__275_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__275\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__275\ : label is "soft_lutpair268";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__275\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__275\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__275\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__275_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__275_n_0\,
      PRE => rd_rst_i,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_270 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_270 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_270;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_270 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__16_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__16\ : label is "soft_lutpair8";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__16_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__16_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_271 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_271 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_271;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_271 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__17_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__17\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__17\ : label is "soft_lutpair9";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__17_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__17_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_272 is
  port (
    full : out STD_LOGIC;
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_272 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_272;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_272 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1\ : label is "soft_lutpair10";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => din(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => full,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => p_5_out
    );
\gf36e1_inst.sngfifo36e1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_273 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_273 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_273;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_273 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__18_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__18\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__18\ : label is "soft_lutpair11";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__18_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__18_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_274 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_274 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_274;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_274 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__19_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__19\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__19\ : label is "soft_lutpair12";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__19_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__19_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_275 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_275 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_275;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_275 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__20_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__20\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__20\ : label is "soft_lutpair13";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__20_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__20_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_276 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_276 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_276;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_276 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__21_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__21\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__21\ : label is "soft_lutpair14";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__21_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__21_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_277 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_277 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_277;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_277 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__22_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__22\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__22\ : label is "soft_lutpair15";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__22_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__22_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_278 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_278 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_278;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_278 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__23_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__23\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__23\ : label is "soft_lutpair16";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__23_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__23_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_279 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_279 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_279;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_279 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__24_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__24\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__24\ : label is "soft_lutpair17";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__24_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__24_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_28 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_28 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_28;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_28 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__248_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__248\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__248\ : label is "soft_lutpair269";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__248\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__248\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__248_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__248_n_0\,
      PRE => rd_rst_i,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_280 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_280 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_280;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_280 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__25_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__25\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__25\ : label is "soft_lutpair18";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__25_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__25_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_281 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_281 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_281;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_281 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__26_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__26\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__26\ : label is "soft_lutpair19";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__26_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__26_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_282 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_282 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_282;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_282 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__27_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__27\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__27\ : label is "soft_lutpair20";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__27_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__27_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_283 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_283 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_283;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_283 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__0_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__0\ : label is "soft_lutpair21";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__0_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__0_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_284 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_284 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_284;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_284 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__28_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__28\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__28\ : label is "soft_lutpair22";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__28_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__28_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_285 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_285 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_285;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_285 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__29_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__29\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__29\ : label is "soft_lutpair23";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg_0\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg_0\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg_0\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__29_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__29_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_287 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_287 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_287;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_287 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__1_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__1\ : label is "soft_lutpair24";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__1_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__1_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_288 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_288 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_288;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_288 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__2_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__2\ : label is "soft_lutpair25";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__2_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__2_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_289 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_289 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_289;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_289 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__3_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__3\ : label is "soft_lutpair26";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__3_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__3_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_29 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_29 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_29;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_29 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__276_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__276\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__276\ : label is "soft_lutpair270";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__276\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__276\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__276_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__276_n_0\,
      PRE => rd_rst_i,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_290 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_290 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_290;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_290 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__4_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__4\ : label is "soft_lutpair27";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__4_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__4_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_291 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_291 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_291;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_291 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__5_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__5\ : label is "soft_lutpair28";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__5_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__5_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_292 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_292 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_292;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_292 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__6_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__6\ : label is "soft_lutpair29";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__6_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__6_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_293 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_293 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_293;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_293 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__7_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__7\ : label is "soft_lutpair30";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__7_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__7_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_30 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_30 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_30;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_30 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__277_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__277\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__277\ : label is "soft_lutpair271";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__277\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__277\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__277\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__277_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__277_n_0\,
      PRE => rd_rst_i,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_31 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_31 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_31;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_31 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__249_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__249\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__249\ : label is "soft_lutpair272";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__249\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__249\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__249_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__249_n_0\,
      PRE => rd_rst_i,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_32 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_32 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_32;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_32 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__250_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__250\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__250\ : label is "soft_lutpair273";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__250\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__250\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__250_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__250_n_0\,
      PRE => rd_rst_i,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_33 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_33 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_33;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_33 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__251_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__251\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__251\ : label is "soft_lutpair274";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__251\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__251\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__251_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__251_n_0\,
      PRE => rd_rst_i,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_34 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_34 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_34;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_34 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__252_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__252\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__252\ : label is "soft_lutpair275";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__252\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__252\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__252_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__252_n_0\,
      PRE => rd_rst_i,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_35 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_35 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_35;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_35 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__253_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__253\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__253\ : label is "soft_lutpair276";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__253\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__253\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__253_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__253_n_0\,
      PRE => rd_rst_i,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_36 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_36 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_36;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_36 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__254_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__254\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__254\ : label is "soft_lutpair277";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__254\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__254\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__254_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__254_n_0\,
      PRE => rd_rst_i,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_37 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_37 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_37;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_37 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__255_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__255\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__255\ : label is "soft_lutpair278";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__255\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__255\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__255_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__255_n_0\,
      PRE => rd_rst_i,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_38 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_38 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_38;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_38 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__225_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__225\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__225\ : label is "soft_lutpair217";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__225\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__225_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__225_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_39 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_39 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_39;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_39 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__226_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__226\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__226\ : label is "soft_lutpair218";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__226\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__226_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__226_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_40 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_40 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_40;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_40 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__227_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__227\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__227\ : label is "soft_lutpair219";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__227\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__227_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__227_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_41 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_41 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_41;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_41 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__228_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__228\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__228\ : label is "soft_lutpair220";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__228\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__228_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__228_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_42 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_42 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_42;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_42 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__229_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__229\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__229\ : label is "soft_lutpair221";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__229\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__229_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__229_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_43 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_43 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_43;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_43 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__230_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__230\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__230\ : label is "soft_lutpair222";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__230\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__230_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__230_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_44 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_44 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_44;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_44 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__231_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__231\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__231\ : label is "soft_lutpair223";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__231\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__231_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__231_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_45 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_45 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_45;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_45 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__232_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__232\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__232\ : label is "soft_lutpair224";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__232_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__232_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_46 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_46 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_46;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_46 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__233_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__233\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__233\ : label is "soft_lutpair225";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__233\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__233_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__233_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_47 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_47 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_47;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_47 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__234_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__234\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__234\ : label is "soft_lutpair226";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__234\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__234_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__234_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_48 is
  port (
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_48 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_48;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_48 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__216_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__216\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__216\ : label is "soft_lutpair227";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => din(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => \gf36e1_inst.sngfifo36e1_n_13\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__216\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__216\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1__216_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__216_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_49 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_49 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_49;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_49 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__235_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__235\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__235\ : label is "soft_lutpair228";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__235\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__235_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__235_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_50 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_50 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_50;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_50 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__236_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__236\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__236\ : label is "soft_lutpair229";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__236\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__236_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__236_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_51 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_51 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_51;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_51 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__237_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__237\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__237\ : label is "soft_lutpair230";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__237\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__237_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__237_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_52 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_52 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_52;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_52 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__238_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__238\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__238\ : label is "soft_lutpair231";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__238\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__238_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__238_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_53 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_53 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_53;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_53 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__239_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__239\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__239\ : label is "soft_lutpair232";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__239\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__239_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__239_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_54 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_54 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_54;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_54 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__240_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__240\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__240\ : label is "soft_lutpair233";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__240\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__240_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__240_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_55 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_55 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_55;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_55 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__241_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__241\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__241\ : label is "soft_lutpair234";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__241\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__241_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__241_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_56 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_56 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_56;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_56 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__242_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__242\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__242\ : label is "soft_lutpair235";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__242\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__242_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__242_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_57 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_57 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_57;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_57 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__243_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__243\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__243\ : label is "soft_lutpair236";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__243\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__243\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__243_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__243_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_58 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_58 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_58;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_58 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__244_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__244\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__244\ : label is "soft_lutpair237";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__244\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__244\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__244_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__244_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_59 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_59 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_59;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_59 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__217_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__217\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__217\ : label is "soft_lutpair238";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__217\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__217_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__217_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_60 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_60 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_60;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_60 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__245_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__245\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__245\ : label is "soft_lutpair239";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__245\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__245\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__245_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__245_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_61 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_61 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_61;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_61 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__246_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__246\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__246\ : label is "soft_lutpair240";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg_0\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__246\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg_0\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__246\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg_0\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__246_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__246_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_63 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_63 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_63;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_63 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__218_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__218\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__218\ : label is "soft_lutpair241";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__218\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__218_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__218_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_64 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_64 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_64;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_64 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__219_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__219\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__219\ : label is "soft_lutpair242";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__219\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__219_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__219_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_65 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_65 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_65;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_65 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__220_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__220\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__220\ : label is "soft_lutpair243";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__220\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__220_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__220_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_66 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_66 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_66;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_66 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__221_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__221\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__221\ : label is "soft_lutpair244";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__221\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__221\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__221_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__221_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_67 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_67 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_67;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_67 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__222_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__222\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__222\ : label is "soft_lutpair245";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__222\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__222\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__222_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__222_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_68 is
  port (
    p_171_out : out STD_LOGIC;
    p_170_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_23 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_24 : in STD_LOGIC;
    p_177_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_164_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_68 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_68;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_68 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__223_n_0\ : STD_LOGIC;
  signal p_172_out : STD_LOGIC;
  signal p_175_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__223\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__223\ : label is "soft_lutpair246";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_177_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_177_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_170_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_170_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_171_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_24,
      WRERR => p_175_out
    );
\gf36e1_inst.sngfifo36e1_i_1__223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_164_out,
      I1 => p_172_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_172_out,
      I1 => p_164_out,
      O => e_23
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__223\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_164_out,
      I3 => p_172_out,
      O => \gsfl.empty_user_i_1__223_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__223_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_172_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_69 is
  port (
    p_164_out : out STD_LOGIC;
    p_163_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_22 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_23 : in STD_LOGIC;
    p_170_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_157_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_69 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_69;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_69 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__224_n_0\ : STD_LOGIC;
  signal p_165_out : STD_LOGIC;
  signal p_168_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__224\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__224\ : label is "soft_lutpair247";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_170_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_170_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_163_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_163_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_164_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_23,
      WRERR => p_168_out
    );
\gf36e1_inst.sngfifo36e1_i_1__224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_157_out,
      I1 => p_165_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_165_out,
      I1 => p_157_out,
      O => e_22
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__224\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_157_out,
      I3 => p_165_out,
      O => \gsfl.empty_user_i_1__224_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__224_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_165_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_70 is
  port (
    p_157_out : out STD_LOGIC;
    p_156_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_21 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_22 : in STD_LOGIC;
    p_163_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_150_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_70 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_70;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_70 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__194_n_0\ : STD_LOGIC;
  signal p_158_out : STD_LOGIC;
  signal p_161_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__194\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__194\ : label is "soft_lutpair186";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_163_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_163_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_156_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_156_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_157_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_22,
      WRERR => p_161_out
    );
\gf36e1_inst.sngfifo36e1_i_1__194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_150_out,
      I1 => p_158_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_158_out,
      I1 => p_150_out,
      O => e_21
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_150_out,
      I3 => p_158_out,
      O => \gsfl.empty_user_i_1__194_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__194_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_158_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_71 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_71 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_71;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_71 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__195_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__195\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__195\ : label is "soft_lutpair187";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__195_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__195_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_72 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_72 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_72;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_72 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__196_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__196\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__196\ : label is "soft_lutpair188";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__196\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__196_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__196_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_73 is
  port (
    p_136_out : out STD_LOGIC;
    p_135_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_18 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_19 : in STD_LOGIC;
    p_142_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_129_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_73 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_73;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_73 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__197_n_0\ : STD_LOGIC;
  signal p_137_out : STD_LOGIC;
  signal p_140_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__197\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__197\ : label is "soft_lutpair189";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_142_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_142_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_135_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_135_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_136_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_19,
      WRERR => p_140_out
    );
\gf36e1_inst.sngfifo36e1_i_1__197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_129_out,
      I1 => p_137_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_137_out,
      I1 => p_129_out,
      O => e_18
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__197\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_129_out,
      I3 => p_137_out,
      O => \gsfl.empty_user_i_1__197_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__197_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_74 is
  port (
    p_129_out : out STD_LOGIC;
    p_128_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_17 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_18 : in STD_LOGIC;
    p_135_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_122_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_74 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_74;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_74 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__198_n_0\ : STD_LOGIC;
  signal p_130_out : STD_LOGIC;
  signal p_133_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__198\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__198\ : label is "soft_lutpair190";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_135_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_135_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_128_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_128_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_129_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_18,
      WRERR => p_133_out
    );
\gf36e1_inst.sngfifo36e1_i_1__198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_122_out,
      I1 => p_130_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_130_out,
      I1 => p_122_out,
      O => e_17
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__198\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_122_out,
      I3 => p_130_out,
      O => \gsfl.empty_user_i_1__198_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__198_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_130_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_75 is
  port (
    p_122_out : out STD_LOGIC;
    p_121_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_16 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_17 : in STD_LOGIC;
    p_128_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_115_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_75 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_75;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_75 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__199_n_0\ : STD_LOGIC;
  signal p_123_out : STD_LOGIC;
  signal p_126_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__199\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__199\ : label is "soft_lutpair191";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_128_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_128_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_121_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_121_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_122_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_17,
      WRERR => p_126_out
    );
\gf36e1_inst.sngfifo36e1_i_1__199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_115_out,
      I1 => p_123_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_123_out,
      I1 => p_115_out,
      O => e_16
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__199\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_115_out,
      I3 => p_123_out,
      O => \gsfl.empty_user_i_1__199_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__199_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_76 is
  port (
    p_115_out : out STD_LOGIC;
    p_114_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_15 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_16 : in STD_LOGIC;
    p_121_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_108_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_76 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_76;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_76 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__200_n_0\ : STD_LOGIC;
  signal p_116_out : STD_LOGIC;
  signal p_119_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__200\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__200\ : label is "soft_lutpair192";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_121_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_121_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_114_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_114_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_115_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_16,
      WRERR => p_119_out
    );
\gf36e1_inst.sngfifo36e1_i_1__200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_108_out,
      I1 => p_116_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_116_out,
      I1 => p_108_out,
      O => e_15
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_108_out,
      I3 => p_116_out,
      O => \gsfl.empty_user_i_1__200_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__200_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_116_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_77 is
  port (
    p_108_out : out STD_LOGIC;
    p_107_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_14 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_15 : in STD_LOGIC;
    p_114_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_101_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_77 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_77;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_77 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__201_n_0\ : STD_LOGIC;
  signal p_109_out : STD_LOGIC;
  signal p_112_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__201\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__201\ : label is "soft_lutpair193";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_114_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_114_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_107_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_107_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_108_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_15,
      WRERR => p_112_out
    );
\gf36e1_inst.sngfifo36e1_i_1__201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_101_out,
      I1 => p_109_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_109_out,
      I1 => p_101_out,
      O => e_14
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_101_out,
      I3 => p_109_out,
      O => \gsfl.empty_user_i_1__201_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__201_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_109_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_78 is
  port (
    p_101_out : out STD_LOGIC;
    p_100_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_13 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_14 : in STD_LOGIC;
    p_107_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_94_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_78 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_78;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_78 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__202_n_0\ : STD_LOGIC;
  signal p_102_out : STD_LOGIC;
  signal p_105_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__202\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__202\ : label is "soft_lutpair194";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_107_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_107_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_100_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_100_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_101_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_14,
      WRERR => p_105_out
    );
\gf36e1_inst.sngfifo36e1_i_1__202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_94_out,
      I1 => p_102_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_102_out,
      I1 => p_94_out,
      O => e_13
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__202\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_94_out,
      I3 => p_102_out,
      O => \gsfl.empty_user_i_1__202_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__202_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_102_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_79 is
  port (
    p_94_out : out STD_LOGIC;
    p_93_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_12 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_13 : in STD_LOGIC;
    p_100_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_87_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_79 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_79;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_79 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__203_n_0\ : STD_LOGIC;
  signal p_95_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__203\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__203\ : label is "soft_lutpair195";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_100_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_100_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_93_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_93_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_94_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_13,
      WRERR => p_98_out
    );
\gf36e1_inst.sngfifo36e1_i_1__203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_87_out,
      I1 => p_95_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_95_out,
      I1 => p_87_out,
      O => e_12
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__203\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_87_out,
      I3 => p_95_out,
      O => \gsfl.empty_user_i_1__203_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__203_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_95_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_8 is
  port (
    p_150_out : out STD_LOGIC;
    p_149_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_20 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_21 : in STD_LOGIC;
    p_156_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_143_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_8 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_8;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_8 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__257_n_0\ : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_154_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__257\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__257\ : label is "soft_lutpair249";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_156_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_156_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_149_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_149_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_150_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_21,
      WRERR => p_154_out
    );
\gf36e1_inst.sngfifo36e1_i_1__257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_143_out,
      I1 => p_151_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__257\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_151_out,
      I1 => p_143_out,
      O => e_20
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__257\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_143_out,
      I3 => p_151_out,
      O => \gsfl.empty_user_i_1__257_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__257_n_0\,
      PRE => rd_rst_i,
      Q => p_151_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_80 is
  port (
    p_219_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_30 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_213_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_80 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_80;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_80 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__185_n_0\ : STD_LOGIC;
  signal \gsfl.empty_user_reg_n_0\ : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__185\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__185\ : label is "soft_lutpair196";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => din(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => din(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_219_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_219_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => \gf36e1_inst.sngfifo36e1_n_13\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => wr_en,
      WRERR => \gf36e1_inst.sngfifo36e1_n_15\
    );
\gf36e1_inst.sngfifo36e1_i_1__185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_213_out,
      I1 => \gsfl.empty_user_reg_n_0\,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gsfl.empty_user_reg_n_0\,
      I1 => p_213_out,
      O => e_30
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__185\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_213_out,
      I3 => \gsfl.empty_user_reg_n_0\,
      O => \gsfl.empty_user_i_1__185_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__185_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => \gsfl.empty_user_reg_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_81 is
  port (
    p_87_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_11 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_12 : in STD_LOGIC;
    p_93_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_80_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_81 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_81;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_81 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__204_n_0\ : STD_LOGIC;
  signal p_88_out : STD_LOGIC;
  signal p_91_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__204\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__204\ : label is "soft_lutpair197";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_93_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_93_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_86_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_86_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_87_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_12,
      WRERR => p_91_out
    );
\gf36e1_inst.sngfifo36e1_i_1__204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_80_out,
      I1 => p_88_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_88_out,
      I1 => p_80_out,
      O => e_11
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__204\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_80_out,
      I3 => p_88_out,
      O => \gsfl.empty_user_i_1__204_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__204_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_88_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_82 is
  port (
    p_80_out : out STD_LOGIC;
    p_79_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_10 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_11 : in STD_LOGIC;
    p_86_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_73_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_82 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_82;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_82 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__205_n_0\ : STD_LOGIC;
  signal p_81_out : STD_LOGIC;
  signal p_84_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__205\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__205\ : label is "soft_lutpair198";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_86_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_86_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_79_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_79_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_80_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_11,
      WRERR => p_84_out
    );
\gf36e1_inst.sngfifo36e1_i_1__205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_73_out,
      I1 => p_81_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_81_out,
      I1 => p_73_out,
      O => e_10
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__205\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_73_out,
      I3 => p_81_out,
      O => \gsfl.empty_user_i_1__205_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__205_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_81_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_83 is
  port (
    p_73_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_9 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_10 : in STD_LOGIC;
    p_79_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_66_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_83 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_83;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_83 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__206_n_0\ : STD_LOGIC;
  signal p_74_out : STD_LOGIC;
  signal p_77_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__206\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__206\ : label is "soft_lutpair199";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_79_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_79_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_72_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_72_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_73_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_10,
      WRERR => p_77_out
    );
\gf36e1_inst.sngfifo36e1_i_1__206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_66_out,
      I1 => p_74_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_74_out,
      I1 => p_66_out,
      O => e_9
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__206\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_66_out,
      I3 => p_74_out,
      O => \gsfl.empty_user_i_1__206_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__206_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_74_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_84 is
  port (
    p_66_out : out STD_LOGIC;
    p_65_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_8 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_9 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_59_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_84 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_84;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_84 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__207_n_0\ : STD_LOGIC;
  signal p_67_out : STD_LOGIC;
  signal p_70_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__207\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__207\ : label is "soft_lutpair200";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_72_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_72_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_65_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_65_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_66_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_9,
      WRERR => p_70_out
    );
\gf36e1_inst.sngfifo36e1_i_1__207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_59_out,
      I1 => p_67_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_67_out,
      I1 => p_59_out,
      O => e_8
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__207\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_59_out,
      I3 => p_67_out,
      O => \gsfl.empty_user_i_1__207_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__207_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_67_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_85 is
  port (
    p_59_out : out STD_LOGIC;
    p_58_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_7 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_8 : in STD_LOGIC;
    p_65_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_52_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_85 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_85;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_85 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__208_n_0\ : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal p_63_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__208\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__208\ : label is "soft_lutpair201";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_65_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_65_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_58_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_58_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_59_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_8,
      WRERR => p_63_out
    );
\gf36e1_inst.sngfifo36e1_i_1__208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_52_out,
      I1 => p_60_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_60_out,
      I1 => p_52_out,
      O => e_7
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__208\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_52_out,
      I3 => p_60_out,
      O => \gsfl.empty_user_i_1__208_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__208_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_60_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_86 is
  port (
    p_52_out : out STD_LOGIC;
    p_51_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_6 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_7 : in STD_LOGIC;
    p_58_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_45_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_86 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_86;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_86 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__209_n_0\ : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__209\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__209\ : label is "soft_lutpair202";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_58_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_58_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_51_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_51_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_52_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_7,
      WRERR => p_56_out
    );
\gf36e1_inst.sngfifo36e1_i_1__209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_45_out,
      I1 => p_53_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_53_out,
      I1 => p_45_out,
      O => e_6
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__209\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_45_out,
      I3 => p_53_out,
      O => \gsfl.empty_user_i_1__209_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__209_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_53_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_87 is
  port (
    p_45_out : out STD_LOGIC;
    p_44_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_5 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_6 : in STD_LOGIC;
    p_51_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_38_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_87 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_87;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_87 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__210_n_0\ : STD_LOGIC;
  signal p_46_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__210\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__210\ : label is "soft_lutpair203";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_51_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_51_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_44_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_44_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_45_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_6,
      WRERR => p_49_out
    );
\gf36e1_inst.sngfifo36e1_i_1__210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_38_out,
      I1 => p_46_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_46_out,
      I1 => p_38_out,
      O => e_5
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__210\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_38_out,
      I3 => p_46_out,
      O => \gsfl.empty_user_i_1__210_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__210_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_46_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_88 is
  port (
    p_38_out : out STD_LOGIC;
    p_37_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_4 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_5 : in STD_LOGIC;
    p_44_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_31_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_88 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_88;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_88 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__211_n_0\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__211\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__211\ : label is "soft_lutpair204";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_44_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_44_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_37_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_37_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_38_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_5,
      WRERR => p_42_out
    );
\gf36e1_inst.sngfifo36e1_i_1__211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_31_out,
      I1 => p_39_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_39_out,
      I1 => p_31_out,
      O => e_4
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_31_out,
      I3 => p_39_out,
      O => \gsfl.empty_user_i_1__211_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__211_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_39_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_89 is
  port (
    p_31_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_3 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_4 : in STD_LOGIC;
    p_37_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_24_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_89 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_89;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_89 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__212_n_0\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__212\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__212\ : label is "soft_lutpair205";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_37_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_37_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_30_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_30_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_31_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_4,
      WRERR => p_35_out
    );
\gf36e1_inst.sngfifo36e1_i_1__212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_24_out,
      I1 => p_32_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_32_out,
      I1 => p_24_out,
      O => e_3
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_24_out,
      I3 => p_32_out,
      O => \gsfl.empty_user_i_1__212_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__212_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_32_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_9 is
  port (
    p_143_out : out STD_LOGIC;
    p_142_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_19 : out STD_LOGIC;
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_20 : in STD_LOGIC;
    p_149_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_136_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_9 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_9;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_9 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__258_n_0\ : STD_LOGIC;
  signal p_144_out : STD_LOGIC;
  signal p_147_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__258\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__258\ : label is "soft_lutpair250";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_149_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_149_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_142_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_142_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_143_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_20,
      WRERR => p_147_out
    );
\gf36e1_inst.sngfifo36e1_i_1__258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_136_out,
      I1 => p_144_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__258\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_144_out,
      I1 => p_136_out,
      O => e_19
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => rd_rst_i,
      Q => empty_q
    );
\gsfl.empty_user_i_1__258\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_136_out,
      I3 => p_144_out,
      O => \gsfl.empty_user_i_1__258_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__258_n_0\,
      PRE => rd_rst_i,
      Q => p_144_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_90 is
  port (
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_2 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_3 : in STD_LOGIC;
    p_30_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_17_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_90 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_90;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_90 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__213_n_0\ : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__213\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__213\ : label is "soft_lutpair206";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_30_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_30_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_23_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_23_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_24_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_3,
      WRERR => p_28_out
    );
\gf36e1_inst.sngfifo36e1_i_1__213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_17_out,
      I1 => p_25_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_25_out,
      I1 => p_17_out,
      O => e_2
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__213\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_17_out,
      I3 => p_25_out,
      O => \gsfl.empty_user_i_1__213_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__213_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_91 is
  port (
    p_213_out : out STD_LOGIC;
    p_212_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_29 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_30 : in STD_LOGIC;
    p_219_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_206_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_91 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_91;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_91 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__186_n_0\ : STD_LOGIC;
  signal p_214_out : STD_LOGIC;
  signal p_217_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__186\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__186\ : label is "soft_lutpair207";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_219_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_219_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_212_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_212_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_213_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_30,
      WRERR => p_217_out
    );
\gf36e1_inst.sngfifo36e1_i_1__186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_206_out,
      I1 => p_214_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_214_out,
      I1 => p_206_out,
      O => e_29
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__186\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_206_out,
      I3 => p_214_out,
      O => \gsfl.empty_user_i_1__186_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__186_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_214_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_92 is
  port (
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_1 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_2 : in STD_LOGIC;
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_10_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_92 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_92;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_92 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__214_n_0\ : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__214\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__214\ : label is "soft_lutpair208";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_23_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_23_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_16_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_16_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_17_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_2,
      WRERR => p_21_out
    );
\gf36e1_inst.sngfifo36e1_i_1__214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_10_out,
      I1 => p_18_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_18_out,
      I1 => p_10_out,
      O => e_1
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__214\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_10_out,
      I3 => p_18_out,
      O => \gsfl.empty_user_i_1__214_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__214_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_93 is
  port (
    p_10_out : out STD_LOGIC;
    p_9_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_0 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_1 : in STD_LOGIC;
    p_16_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_93 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_93;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_93 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__215_n_0\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__215\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__215\ : label is "soft_lutpair209";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_16_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_16_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_9_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_9_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_10_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_1,
      WRERR => p_14_out
    );
\gf36e1_inst.sngfifo36e1_i_1__215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => \rsync.rcc.wr_rst_reg_reg_0\,
      I1 => p_11_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_11_out,
      I1 => \rsync.rcc.wr_rst_reg_reg_0\,
      O => e_0
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__215\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => \rsync.rcc.wr_rst_reg_reg_0\,
      I3 => p_11_out,
      O => \gsfl.empty_user_i_1__215_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__215_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_11_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_95 is
  port (
    p_206_out : out STD_LOGIC;
    p_205_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_28 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_29 : in STD_LOGIC;
    p_212_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_199_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_95 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_95;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_95 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__187_n_0\ : STD_LOGIC;
  signal p_207_out : STD_LOGIC;
  signal p_210_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__187\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__187\ : label is "soft_lutpair210";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_212_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_212_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_205_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_205_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_206_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_29,
      WRERR => p_210_out
    );
\gf36e1_inst.sngfifo36e1_i_1__187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_199_out,
      I1 => p_207_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_207_out,
      I1 => p_199_out,
      O => e_28
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__187\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_199_out,
      I3 => p_207_out,
      O => \gsfl.empty_user_i_1__187_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__187_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_207_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_96 is
  port (
    p_199_out : out STD_LOGIC;
    p_198_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_27 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_28 : in STD_LOGIC;
    p_205_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_192_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_96 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_96;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_96 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__188_n_0\ : STD_LOGIC;
  signal p_200_out : STD_LOGIC;
  signal p_203_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__188\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__188\ : label is "soft_lutpair211";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_205_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_205_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_198_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_198_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_199_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_28,
      WRERR => p_203_out
    );
\gf36e1_inst.sngfifo36e1_i_1__188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_192_out,
      I1 => p_200_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_200_out,
      I1 => p_192_out,
      O => e_27
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__188\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_192_out,
      I3 => p_200_out,
      O => \gsfl.empty_user_i_1__188_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__188_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_200_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_97 is
  port (
    p_192_out : out STD_LOGIC;
    p_191_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_26 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_27 : in STD_LOGIC;
    p_198_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_185_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_97 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_97;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_97 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__189_n_0\ : STD_LOGIC;
  signal p_193_out : STD_LOGIC;
  signal p_196_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__189\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__189\ : label is "soft_lutpair212";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_198_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_198_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_191_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_191_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_192_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_27,
      WRERR => p_196_out
    );
\gf36e1_inst.sngfifo36e1_i_1__189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_185_out,
      I1 => p_193_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_193_out,
      I1 => p_185_out,
      O => e_26
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__189\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_185_out,
      I3 => p_193_out,
      O => \gsfl.empty_user_i_1__189_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__189_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_193_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_98 is
  port (
    p_185_out : out STD_LOGIC;
    p_184_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_25 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_26 : in STD_LOGIC;
    p_191_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_178_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_98 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_98;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_98 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__190_n_0\ : STD_LOGIC;
  signal p_186_out : STD_LOGIC;
  signal p_189_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__190\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__190\ : label is "soft_lutpair213";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_191_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_191_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_184_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_184_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_185_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_26,
      WRERR => p_189_out
    );
\gf36e1_inst.sngfifo36e1_i_1__190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_178_out,
      I1 => p_186_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_186_out,
      I1 => p_178_out,
      O => e_25
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__190\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_178_out,
      I3 => p_186_out,
      O => \gsfl.empty_user_i_1__190_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__190_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_186_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_prim_v6_99 is
  port (
    p_178_out : out STD_LOGIC;
    p_177_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    e_24 : out STD_LOGIC;
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_25 : in STD_LOGIC;
    p_184_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_171_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_prim_v6_99 : entity is "builtin_prim_v6";
end sfifo_75_131kbuiltin_prim_v6_99;

architecture STRUCTURE of sfifo_75_131kbuiltin_prim_v6_99 is
  signal empty_fifo : STD_LOGIC;
  signal empty_q : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gsfl.empty_user_i_1__191_n_0\ : STD_LOGIC;
  signal p_179_out : STD_LOGIC;
  signal p_182_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal rden_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_1__191\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \gsfl.empty_user_i_1__191\ : label is "soft_lutpair214";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0009",
      ALMOST_FULL_OFFSET => X"0002",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_184_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_184_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => p_177_out(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => p_177_out(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty_fifo,
      FULL => p_178_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rden_fifo,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_25,
      WRERR => p_182_out
    );
\gf36e1_inst.sngfifo36e1_i_1__191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11D1"
    )
        port map (
      I0 => p_171_out,
      I1 => p_179_out,
      I2 => empty_q,
      I3 => empty_fifo,
      O => rden_fifo
    );
\gf36e1_inst.sngfifo36e1_i_2__191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_179_out,
      I1 => p_171_out,
      O => e_24
    );
\gsfl.empty_q_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fifo,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => empty_q
    );
\gsfl.empty_user_i_1__191\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB0A"
    )
        port map (
      I0 => empty_fifo,
      I1 => empty_q,
      I2 => p_171_out,
      I3 => p_179_out,
      O => \gsfl.empty_user_i_1__191_n_0\
    );
\gsfl.empty_user_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gsfl.empty_user_i_1__191_n_0\,
      PRE => \rsync.rcc.wr_rst_reg_reg\,
      Q => p_179_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0\ is
  port (
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0\ is
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_100\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_101\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_102\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_113\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_98\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_99\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7) => \gf36e1_inst.sngfifo36e1_n_98\,
      DO(6) => \gf36e1_inst.sngfifo36e1_n_99\,
      DO(5) => \gf36e1_inst.sngfifo36e1_n_100\,
      DO(4) => \gf36e1_inst.sngfifo36e1_n_101\,
      DO(3) => \gf36e1_inst.sngfifo36e1_n_102\,
      DO(2 downto 0) => dout(2 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => \gf36e1_inst.sngfifo36e1_n_113\,
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \gf36e1_inst.sngfifo36e1_n_12\,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => rd_rst_i,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0_126\ is
  port (
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0_126\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0_126\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0_126\ is
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => dout(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \gf36e1_inst.sngfifo36e1_n_12\,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0_158\ is
  port (
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0_158\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0_158\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0_158\ is
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => dout(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \gf36e1_inst.sngfifo36e1_n_12\,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0_190\ is
  port (
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0_190\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0_190\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0_190\ is
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => dout(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \gf36e1_inst.sngfifo36e1_n_12\,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0_222\ is
  port (
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0_222\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0_222\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0_222\ is
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => dout(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \gf36e1_inst.sngfifo36e1_n_12\,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0_254\ is
  port (
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0_254\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0_254\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0_254\ is
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => dout(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \gf36e1_inst.sngfifo36e1_n_12\,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0_286\ is
  port (
    empty : out STD_LOGIC;
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0_286\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0_286\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0_286\ is
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_3_out_0 : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => p_2_out,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => dout(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => empty,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => p_4_out,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => p_3_out,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0_62\ is
  port (
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0_62\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0_62\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0_62\ is
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => dout(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \gf36e1_inst.sngfifo36e1_n_12\,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \sfifo_75_131kbuiltin_prim_v6__parameterized0_94\ is
  port (
    \gsfl.empty_user_reg\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    e_0 : in STD_LOGIC;
    p_9_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \sfifo_75_131kbuiltin_prim_v6__parameterized0_94\ : entity is "builtin_prim_v6";
end \sfifo_75_131kbuiltin_prim_v6__parameterized0_94\;

architecture STRUCTURE of \sfifo_75_131kbuiltin_prim_v6__parameterized0_94\ is
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_1\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_21\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_34\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_35\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_36\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_37\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_38\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_39\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_40\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_41\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal prog_empty_tmp : STD_LOGIC;
  signal prog_full_fifo : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \gf36e1_inst.sngfifo36e1\ : label is "COMMON";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0002",
      ALMOST_FULL_OFFSET => X"000A",
      DATA_WIDTH => 9,
      DO_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => true,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => prog_empty_tmp,
      ALMOSTFULL => prog_full_fifo,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_0\,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_9_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_9_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => dout(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \gf36e1_inst.sngfifo36e1_n_12\,
      FULL => \gsfl.empty_user_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => clk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_21\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_22\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_23\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_24\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_25\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_26\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_27\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_28\,
      RDEN => rd_en,
      RDERR => \gf36e1_inst.sngfifo36e1_n_14\,
      REGCE => '0',
      RST => \rsync.rcc.wr_rst_reg_reg\,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_1\,
      WRCLK => clk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_33\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_34\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_35\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_36\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_37\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_38\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_39\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_40\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_41\,
      WREN => e_0,
      WRERR => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kreset_blk_ramfifo is
  port (
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kreset_blk_ramfifo : entity is "reset_blk_ramfifo";
end sfifo_75_131kreset_blk_ramfifo;

architecture STRUCTURE of sfifo_75_131kreset_blk_ramfifo is
  signal inverted_reset : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute ASYNC_REG of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute ASYNC_REG of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_rd_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg1 : signal is "true";
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute ASYNC_REG of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
begin
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => inverted_reset,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d2,
      PRE => inverted_reset,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_rd_reg1,
      PRE => inverted_reset,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => inverted_reset
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => '0',
      PRE => inverted_reset,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg1,
      PRE => inverted_reset,
      Q => rst_wr_reg2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kreset_builtin is
  port (
    rd_rst_i : out STD_LOGIC;
    \gsfl.empty_q_reg\ : out STD_LOGIC;
    \gsfl.empty_q_reg_0\ : out STD_LOGIC;
    \gsfl.empty_q_reg_1\ : out STD_LOGIC;
    \gsfl.empty_q_reg_2\ : out STD_LOGIC;
    \gsfl.empty_q_reg_3\ : out STD_LOGIC;
    \gsfl.empty_q_reg_4\ : out STD_LOGIC;
    \gsfl.empty_q_reg_5\ : out STD_LOGIC;
    \gsfl.empty_q_reg_6\ : out STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kreset_builtin : entity is "reset_builtin";
end sfifo_75_131kreset_builtin;

architecture STRUCTURE of sfifo_75_131kreset_builtin is
  signal power_on_rd_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal power_on_wr_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of power_on_wr_rst : signal is "true";
  attribute msgon : string;
  attribute msgon of power_on_wr_rst : signal is "true";
  signal rd_rst_reg1 : STD_LOGIC;
  signal rd_rst_reg2 : STD_LOGIC;
  signal \rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \rsync.rcc.wr_rst_fb_reg_n_0_[0]\ : STD_LOGIC;
  signal \rsync.rcc.wr_rst_reg_i_1_n_0\ : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC;
  signal wr_rst_reg1 : STD_LOGIC;
  attribute ASYNC_REG of wr_rst_reg1 : signal is "true";
  attribute msgon of wr_rst_reg1 : signal is "true";
  signal wr_rst_reg2 : STD_LOGIC;
  attribute ASYNC_REG of wr_rst_reg2 : signal is "true";
  attribute msgon of wr_rst_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rsync.rcc.power_on_wr_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rsync.rcc.power_on_wr_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.rcc.power_on_wr_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.rcc.power_on_wr_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.rcc.power_on_wr_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.rcc.power_on_wr_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.rcc.power_on_wr_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.rcc.power_on_wr_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.rcc.power_on_wr_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.rcc.power_on_wr_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.rcc.power_on_wr_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.rcc.power_on_wr_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.rcc.power_on_wr_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.rcc.power_on_wr_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.rcc.power_on_wr_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.rcc.power_on_wr_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.rcc.power_on_wr_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.rcc.power_on_wr_rst_reg[5]\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rsync.rcc.wr_rst_fb_reg[1]_srl4\ : label is "U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg ";
  attribute srl_name : string;
  attribute srl_name of \rsync.rcc.wr_rst_fb_reg[1]_srl4\ : label is "U0/\inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[1]_srl4 ";
  attribute ASYNC_REG_boolean of \rsync.rcc.wr_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.rcc.wr_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.rcc.wr_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.rcc.wr_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.rcc.wr_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.rcc.wr_rst_reg2_reg\ : label is "true";
begin
\gf36e1_inst.sngfifo36e1_i_1__278\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => rd_rst_i
    );
\gf36e1_inst.sngfifo36e1_i_1__279\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => \gsfl.empty_q_reg\
    );
\gf36e1_inst.sngfifo36e1_i_1__280\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => \gsfl.empty_q_reg_0\
    );
\gf36e1_inst.sngfifo36e1_i_1__281\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => \gsfl.empty_q_reg_1\
    );
\gf36e1_inst.sngfifo36e1_i_1__282\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => \gsfl.empty_q_reg_2\
    );
\gf36e1_inst.sngfifo36e1_i_1__283\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => \gsfl.empty_q_reg_3\
    );
\gf36e1_inst.sngfifo36e1_i_1__284\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => \gsfl.empty_q_reg_4\
    );
\gf36e1_inst.sngfifo36e1_i_1__285\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => \gsfl.empty_q_reg_5\
    );
\gf36e1_inst.sngfifo36e1_i_1__286\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => \gsfl.empty_q_reg_6\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => power_on_rd_rst(5)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => power_on_rd_rst(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => power_on_rd_rst(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => power_on_rd_rst(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => power_on_rd_rst(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => power_on_rd_rst(0)
    );
\rsync.rcc.power_on_wr_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => power_on_wr_rst(1),
      Q => power_on_wr_rst(0),
      R => '0'
    );
\rsync.rcc.power_on_wr_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => power_on_wr_rst(2),
      Q => power_on_wr_rst(1),
      R => '0'
    );
\rsync.rcc.power_on_wr_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => power_on_wr_rst(3),
      Q => power_on_wr_rst(2),
      R => '0'
    );
\rsync.rcc.power_on_wr_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => power_on_wr_rst(4),
      Q => power_on_wr_rst(3),
      R => '0'
    );
\rsync.rcc.power_on_wr_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => power_on_wr_rst(5),
      Q => power_on_wr_rst(4),
      R => '0'
    );
\rsync.rcc.power_on_wr_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      Q => power_on_wr_rst(5),
      R => '0'
    );
\rsync.rcc.wr_rst_fb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0\,
      Q => \rsync.rcc.wr_rst_fb_reg_n_0_[0]\,
      R => '0'
    );
\rsync.rcc.wr_rst_fb_reg[1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => clk,
      D => wr_rst_reg,
      Q => \rsync.rcc.wr_rst_fb_reg[1]_srl4_n_0\
    );
\rsync.rcc.wr_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '0',
      PRE => rst,
      Q => wr_rst_reg1
    );
\rsync.rcc.wr_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg1,
      PRE => rst,
      Q => wr_rst_reg2
    );
\rsync.rcc.wr_rst_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => \rsync.rcc.wr_rst_fb_reg_n_0_[0]\,
      O => \rsync.rcc.wr_rst_reg_i_1_n_0\
    );
\rsync.rcc.wr_rst_reg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \rsync.rcc.wr_rst_reg_i_1_n_0\,
      PRE => wr_rst_reg2,
      Q => wr_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6 is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_1\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_262
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_263
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_264
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_265
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_266
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_267
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_268
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_269
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_270
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_271
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_272
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      e_30 => e_30,
      full => full,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_273
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_274
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_275
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_276
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_277
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_278
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_279
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_280
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_281
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_282
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_283
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_284
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_285
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \gchain.gp1[32].gbldl.inst_prim_n_1\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0_286\
     port map (
      clk => clk,
      dout(8 downto 0) => dout(8 downto 0),
      e_0 => e_0,
      empty => empty,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_1\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_287
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_288
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_289
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_290
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_291
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_292
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_293
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6_0 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6_0;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6_0 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_230
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_231
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_232
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_233
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_234
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_235
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_236
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_237
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_238
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_239
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_240
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      e_30 => e_30,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_241
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_242
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_243
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_244
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_245
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_246
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_247
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_248
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_249
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_250
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_251
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_252
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_253
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \gchain.gp1[32].gbldl.inst_prim_n_0\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0_254\
     port map (
      clk => clk,
      dout(8 downto 0) => dout(8 downto 0),
      e_0 => e_0,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_255
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_256
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_257
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_258
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_259
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_260
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_261
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6_1 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6_1 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6_1;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6_1 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_198
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_199
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_200
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_201
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_202
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_203
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_204
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_205
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_206
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_207
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_208
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      e_30 => e_30,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_209
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_210
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_211
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_212
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_213
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_214
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_215
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_216
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_217
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_218
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_219
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_220
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_221
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \gchain.gp1[32].gbldl.inst_prim_n_0\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0_222\
     port map (
      clk => clk,
      dout(8 downto 0) => dout(8 downto 0),
      e_0 => e_0,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_223
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_224
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_225
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_226
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_227
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_228
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_229
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6_2 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6_2;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6_2 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_166
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_167
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_168
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_169
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_170
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_171
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_172
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_173
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_174
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_175
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_176
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      e_30 => e_30,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_177
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_178
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_179
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_180
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_181
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_182
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_183
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_184
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_185
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_186
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_187
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_188
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_189
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \gchain.gp1[32].gbldl.inst_prim_n_0\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0_190\
     port map (
      clk => clk,
      dout(8 downto 0) => dout(8 downto 0),
      e_0 => e_0,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_191
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_192
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_193
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_194
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_195
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_196
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_197
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6_3 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6_3;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6_3 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_134
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_135
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_136
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_137
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_138
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_139
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_140
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_141
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_142
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_143
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_144
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      e_30 => e_30,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_145
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_146
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_147
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_148
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_149
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_150
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_151
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_152
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_153
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_154
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_155
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_156
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_157
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \gchain.gp1[32].gbldl.inst_prim_n_0\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0_158\
     port map (
      clk => clk,
      dout(8 downto 0) => dout(8 downto 0),
      e_0 => e_0,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_159
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_160
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_161
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_162
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_163
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_164
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_165
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6_4 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6_4;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6_4 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_102
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_103
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_104
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_105
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_106
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_107
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_108
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_109
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_110
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_111
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_112
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      e_30 => e_30,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_113
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_114
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_115
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_116
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_117
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_118
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_119
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_120
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_121
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_122
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_123
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_124
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_125
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \gchain.gp1[32].gbldl.inst_prim_n_0\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0_126\
     port map (
      clk => clk,
      dout(8 downto 0) => dout(8 downto 0),
      e_0 => e_0,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_127
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_128
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_129
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_130
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_131
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_132
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_133
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6_5 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6_5 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6_5;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6_5 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_70
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_71
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_72
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_73
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_74
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_75
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_76
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_77
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_78
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_79
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_80
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      e_30 => e_30,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_81
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_82
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_83
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_84
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_85
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_86
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_87
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_88
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_89
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_90
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_91
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_92
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_93
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \gchain.gp1[32].gbldl.inst_prim_n_0\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0_94\
     port map (
      clk => clk,
      dout(8 downto 0) => dout(8 downto 0),
      e_0 => e_0,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_95
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_96
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_97
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_98
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_99
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_100
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_101
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6_6 is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6_6 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6_6;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6_6 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_38
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_39
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_40
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_41
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_42
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_43
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_44
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_45
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_46
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_47
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_48
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      e_30 => e_30,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_49
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_50
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_51
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_52
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_53
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_54
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_55
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_56
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_57
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_58
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_59
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_60
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_61
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \gchain.gp1[32].gbldl.inst_prim_n_0\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0_62\
     port map (
      clk => clk,
      dout(8 downto 0) => dout(8 downto 0),
      e_0 => e_0,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_63
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_64
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_65
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_66
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_67
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_68
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_69
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_extdepth_v6_7 is
  port (
    dout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    clk : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_extdepth_v6_7 : entity is "builtin_extdepth_v6";
end sfifo_75_131kbuiltin_extdepth_v6_7;

architecture STRUCTURE of sfifo_75_131kbuiltin_extdepth_v6_7 is
  signal e_0 : STD_LOGIC;
  signal e_1 : STD_LOGIC;
  signal e_10 : STD_LOGIC;
  signal e_11 : STD_LOGIC;
  signal e_12 : STD_LOGIC;
  signal e_13 : STD_LOGIC;
  signal e_14 : STD_LOGIC;
  signal e_15 : STD_LOGIC;
  signal e_16 : STD_LOGIC;
  signal e_17 : STD_LOGIC;
  signal e_18 : STD_LOGIC;
  signal e_19 : STD_LOGIC;
  signal e_2 : STD_LOGIC;
  signal e_20 : STD_LOGIC;
  signal e_21 : STD_LOGIC;
  signal e_22 : STD_LOGIC;
  signal e_23 : STD_LOGIC;
  signal e_24 : STD_LOGIC;
  signal e_25 : STD_LOGIC;
  signal e_26 : STD_LOGIC;
  signal e_27 : STD_LOGIC;
  signal e_28 : STD_LOGIC;
  signal e_29 : STD_LOGIC;
  signal e_3 : STD_LOGIC;
  signal e_30 : STD_LOGIC;
  signal e_4 : STD_LOGIC;
  signal e_5 : STD_LOGIC;
  signal e_6 : STD_LOGIC;
  signal e_7 : STD_LOGIC;
  signal e_8 : STD_LOGIC;
  signal e_9 : STD_LOGIC;
  signal \gchain.gp1[32].gbldl.inst_prim_n_0\ : STD_LOGIC;
  signal p_100_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_101_out : STD_LOGIC;
  signal p_107_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_108_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_114_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_115_out : STD_LOGIC;
  signal p_121_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_122_out : STD_LOGIC;
  signal p_128_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_129_out : STD_LOGIC;
  signal p_135_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_136_out : STD_LOGIC;
  signal p_142_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_143_out : STD_LOGIC;
  signal p_149_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_150_out : STD_LOGIC;
  signal p_156_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_157_out : STD_LOGIC;
  signal p_163_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_164_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_170_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_171_out : STD_LOGIC;
  signal p_177_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_178_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_184_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_185_out : STD_LOGIC;
  signal p_191_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_192_out : STD_LOGIC;
  signal p_198_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_199_out : STD_LOGIC;
  signal p_205_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_206_out : STD_LOGIC;
  signal p_212_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_213_out : STD_LOGIC;
  signal p_219_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_24_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_31_out : STD_LOGIC;
  signal p_37_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_38_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_45_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_52_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_59_out : STD_LOGIC;
  signal p_65_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_66_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_73_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_80_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_87_out : STD_LOGIC;
  signal p_93_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_94_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC_VECTOR ( 8 downto 0 );
begin
\gchain.gp1[10].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6
     port map (
      clk => clk,
      e_21 => e_21,
      e_22 => e_22,
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[11].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_8
     port map (
      clk => clk,
      e_20 => e_20,
      e_21 => e_21,
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      p_150_out => p_150_out,
      p_156_out(8 downto 0) => p_156_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[12].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_9
     port map (
      clk => clk,
      e_19 => e_19,
      e_20 => e_20,
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      p_143_out => p_143_out,
      p_149_out(8 downto 0) => p_149_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[13].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_10
     port map (
      clk => clk,
      e_18 => e_18,
      e_19 => e_19,
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      p_136_out => p_136_out,
      p_142_out(8 downto 0) => p_142_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[14].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_11
     port map (
      clk => clk,
      e_17 => e_17,
      e_18 => e_18,
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      p_129_out => p_129_out,
      p_135_out(8 downto 0) => p_135_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[15].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_12
     port map (
      clk => clk,
      e_16 => e_16,
      e_17 => e_17,
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      p_122_out => p_122_out,
      p_128_out(8 downto 0) => p_128_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[16].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_13
     port map (
      clk => clk,
      e_15 => e_15,
      e_16 => e_16,
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      p_115_out => p_115_out,
      p_121_out(8 downto 0) => p_121_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[17].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_14
     port map (
      clk => clk,
      e_14 => e_14,
      e_15 => e_15,
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_108_out => p_108_out,
      p_114_out(8 downto 0) => p_114_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[18].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_15
     port map (
      clk => clk,
      e_13 => e_13,
      e_14 => e_14,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_101_out => p_101_out,
      p_107_out(8 downto 0) => p_107_out(8 downto 0),
      p_94_out => p_94_out,
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[19].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_16
     port map (
      clk => clk,
      e_12 => e_12,
      e_13 => e_13,
      p_100_out(8 downto 0) => p_100_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      p_94_out => p_94_out,
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[1].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_17
     port map (
      clk => clk,
      din(2 downto 0) => din(2 downto 0),
      e_30 => e_30,
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      rd_rst_i => rd_rst_i,
      wr_en => wr_en
    );
\gchain.gp1[20].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_18
     port map (
      clk => clk,
      e_11 => e_11,
      e_12 => e_12,
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      p_87_out => p_87_out,
      p_93_out(8 downto 0) => p_93_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[21].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_19
     port map (
      clk => clk,
      e_10 => e_10,
      e_11 => e_11,
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      p_80_out => p_80_out,
      p_86_out(8 downto 0) => p_86_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[22].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_20
     port map (
      clk => clk,
      e_10 => e_10,
      e_9 => e_9,
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      p_73_out => p_73_out,
      p_79_out(8 downto 0) => p_79_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[23].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_21
     port map (
      clk => clk,
      e_8 => e_8,
      e_9 => e_9,
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      p_66_out => p_66_out,
      p_72_out(8 downto 0) => p_72_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[24].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_22
     port map (
      clk => clk,
      e_7 => e_7,
      e_8 => e_8,
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      p_59_out => p_59_out,
      p_65_out(8 downto 0) => p_65_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[25].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_23
     port map (
      clk => clk,
      e_6 => e_6,
      e_7 => e_7,
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      p_52_out => p_52_out,
      p_58_out(8 downto 0) => p_58_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[26].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_24
     port map (
      clk => clk,
      e_5 => e_5,
      e_6 => e_6,
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      p_45_out => p_45_out,
      p_51_out(8 downto 0) => p_51_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[27].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_25
     port map (
      clk => clk,
      e_4 => e_4,
      e_5 => e_5,
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      p_38_out => p_38_out,
      p_44_out(8 downto 0) => p_44_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[28].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_26
     port map (
      clk => clk,
      e_3 => e_3,
      e_4 => e_4,
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      p_31_out => p_31_out,
      p_37_out(8 downto 0) => p_37_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[29].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_27
     port map (
      clk => clk,
      e_2 => e_2,
      e_3 => e_3,
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_24_out => p_24_out,
      p_30_out(8 downto 0) => p_30_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[2].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_28
     port map (
      clk => clk,
      e_29 => e_29,
      e_30 => e_30,
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      p_213_out => p_213_out,
      p_219_out(8 downto 0) => p_219_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[30].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_29
     port map (
      clk => clk,
      e_1 => e_1,
      e_2 => e_2,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_17_out => p_17_out,
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[31].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_30
     port map (
      clk => clk,
      e_0 => e_0,
      e_1 => e_1,
      p_10_out => p_10_out,
      p_16_out(8 downto 0) => p_16_out(8 downto 0),
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_rst_i => rd_rst_i,
      \rsync.rcc.wr_rst_reg_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\
    );
\gchain.gp1[32].gbldl.inst_prim\: entity work.\sfifo_75_131kbuiltin_prim_v6__parameterized0\
     port map (
      clk => clk,
      dout(2 downto 0) => dout(2 downto 0),
      e_0 => e_0,
      \gsfl.empty_user_reg\ => \gchain.gp1[32].gbldl.inst_prim_n_0\,
      p_9_out(8 downto 0) => p_9_out(8 downto 0),
      rd_en => rd_en,
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[3].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_31
     port map (
      clk => clk,
      e_28 => e_28,
      e_29 => e_29,
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      p_206_out => p_206_out,
      p_212_out(8 downto 0) => p_212_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[4].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_32
     port map (
      clk => clk,
      e_27 => e_27,
      e_28 => e_28,
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      p_199_out => p_199_out,
      p_205_out(8 downto 0) => p_205_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[5].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_33
     port map (
      clk => clk,
      e_26 => e_26,
      e_27 => e_27,
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      p_192_out => p_192_out,
      p_198_out(8 downto 0) => p_198_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[6].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_34
     port map (
      clk => clk,
      e_25 => e_25,
      e_26 => e_26,
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      p_185_out => p_185_out,
      p_191_out(8 downto 0) => p_191_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[7].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_35
     port map (
      clk => clk,
      e_24 => e_24,
      e_25 => e_25,
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      p_178_out => p_178_out,
      p_184_out(8 downto 0) => p_184_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[8].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_36
     port map (
      clk => clk,
      e_23 => e_23,
      e_24 => e_24,
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      p_171_out => p_171_out,
      p_177_out(8 downto 0) => p_177_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
\gchain.gp1[9].gbldc.inst_prim\: entity work.sfifo_75_131kbuiltin_prim_v6_37
     port map (
      clk => clk,
      e_22 => e_22,
      e_23 => e_23,
      p_157_out => p_157_out,
      p_163_out(8 downto 0) => p_163_out(8 downto 0),
      p_164_out => p_164_out,
      p_170_out(8 downto 0) => p_170_out(8 downto 0),
      rd_rst_i => rd_rst_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kbuiltin_top_v6 is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    clk : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    rd_en : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg_0\ : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg_1\ : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg_2\ : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg_3\ : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg_4\ : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg_5\ : in STD_LOGIC;
    \rsync.rcc.wr_rst_reg_reg_6\ : in STD_LOGIC;
    rd_rst_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kbuiltin_top_v6 : entity is "builtin_top_v6";
end sfifo_75_131kbuiltin_top_v6;

architecture STRUCTURE of sfifo_75_131kbuiltin_top_v6 is
begin
\gextw[1].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6
     port map (
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg\,
      wr_en => wr_en
    );
\gextw[2].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6_0
     port map (
      clk => clk,
      din(8 downto 0) => din(17 downto 9),
      dout(8 downto 0) => dout(17 downto 9),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg_0\,
      wr_en => wr_en
    );
\gextw[3].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6_1
     port map (
      clk => clk,
      din(8 downto 0) => din(26 downto 18),
      dout(8 downto 0) => dout(26 downto 18),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg_1\,
      wr_en => wr_en
    );
\gextw[4].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6_2
     port map (
      clk => clk,
      din(8 downto 0) => din(35 downto 27),
      dout(8 downto 0) => dout(35 downto 27),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg_2\,
      wr_en => wr_en
    );
\gextw[5].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6_3
     port map (
      clk => clk,
      din(8 downto 0) => din(44 downto 36),
      dout(8 downto 0) => dout(44 downto 36),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg_3\,
      wr_en => wr_en
    );
\gextw[6].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6_4
     port map (
      clk => clk,
      din(8 downto 0) => din(53 downto 45),
      dout(8 downto 0) => dout(53 downto 45),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg_4\,
      wr_en => wr_en
    );
\gextw[7].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6_5
     port map (
      clk => clk,
      din(8 downto 0) => din(62 downto 54),
      dout(8 downto 0) => dout(62 downto 54),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg_5\,
      wr_en => wr_en
    );
\gextw[8].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6_6
     port map (
      clk => clk,
      din(8 downto 0) => din(71 downto 63),
      dout(8 downto 0) => dout(71 downto 63),
      rd_en => rd_en,
      \rsync.rcc.wr_rst_reg_reg\ => \rsync.rcc.wr_rst_reg_reg_6\,
      wr_en => wr_en
    );
\gextw[9].gnll_fifo.inst_extd\: entity work.sfifo_75_131kbuiltin_extdepth_v6_7
     port map (
      clk => clk,
      din(2 downto 0) => din(74 downto 72),
      dout(2 downto 0) => dout(74 downto 72),
      rd_en => rd_en,
      rd_rst_i => rd_rst_i,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kfifo_generator_v13_0_1_builtin is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kfifo_generator_v13_0_1_builtin : entity is "fifo_generator_v13_0_1_builtin";
end sfifo_75_131kfifo_generator_v13_0_1_builtin;

architecture STRUCTURE of sfifo_75_131kfifo_generator_v13_0_1_builtin is
  signal \g7ser_birst.rstbt_n_1\ : STD_LOGIC;
  signal \g7ser_birst.rstbt_n_2\ : STD_LOGIC;
  signal \g7ser_birst.rstbt_n_3\ : STD_LOGIC;
  signal \g7ser_birst.rstbt_n_4\ : STD_LOGIC;
  signal \g7ser_birst.rstbt_n_5\ : STD_LOGIC;
  signal \g7ser_birst.rstbt_n_6\ : STD_LOGIC;
  signal \g7ser_birst.rstbt_n_7\ : STD_LOGIC;
  signal \g7ser_birst.rstbt_n_8\ : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC;
begin
\g7ser_birst.rstbt\: entity work.sfifo_75_131kreset_builtin
     port map (
      clk => clk,
      \gsfl.empty_q_reg\ => \g7ser_birst.rstbt_n_1\,
      \gsfl.empty_q_reg_0\ => \g7ser_birst.rstbt_n_2\,
      \gsfl.empty_q_reg_1\ => \g7ser_birst.rstbt_n_3\,
      \gsfl.empty_q_reg_2\ => \g7ser_birst.rstbt_n_4\,
      \gsfl.empty_q_reg_3\ => \g7ser_birst.rstbt_n_5\,
      \gsfl.empty_q_reg_4\ => \g7ser_birst.rstbt_n_6\,
      \gsfl.empty_q_reg_5\ => \g7ser_birst.rstbt_n_7\,
      \gsfl.empty_q_reg_6\ => \g7ser_birst.rstbt_n_8\,
      rd_rst_i => rd_rst_i,
      rst => rst
    );
\v7_bi_fifo.fblk\: entity work.sfifo_75_131kbuiltin_top_v6
     port map (
      clk => clk,
      din(74 downto 0) => din(74 downto 0),
      dout(74 downto 0) => dout(74 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rd_rst_i => rd_rst_i,
      \rsync.rcc.wr_rst_reg_reg\ => \g7ser_birst.rstbt_n_4\,
      \rsync.rcc.wr_rst_reg_reg_0\ => \g7ser_birst.rstbt_n_5\,
      \rsync.rcc.wr_rst_reg_reg_1\ => \g7ser_birst.rstbt_n_3\,
      \rsync.rcc.wr_rst_reg_reg_2\ => \g7ser_birst.rstbt_n_6\,
      \rsync.rcc.wr_rst_reg_reg_3\ => \g7ser_birst.rstbt_n_2\,
      \rsync.rcc.wr_rst_reg_reg_4\ => \g7ser_birst.rstbt_n_7\,
      \rsync.rcc.wr_rst_reg_reg_5\ => \g7ser_birst.rstbt_n_1\,
      \rsync.rcc.wr_rst_reg_reg_6\ => \g7ser_birst.rstbt_n_8\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kfifo_generator_top is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kfifo_generator_top : entity is "fifo_generator_top";
end sfifo_75_131kfifo_generator_top;

architecture STRUCTURE of sfifo_75_131kfifo_generator_top is
begin
\gbi.bi\: entity work.sfifo_75_131kfifo_generator_v13_0_1_builtin
     port map (
      clk => clk,
      din(74 downto 0) => din(74 downto 0),
      dout(74 downto 0) => dout(74 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kfifo_generator_v13_0_1_synth is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    rd_en : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    rst : in STD_LOGIC;
    s_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kfifo_generator_v13_0_1_synth : entity is "fifo_generator_v13_0_1_synth";
end sfifo_75_131kfifo_generator_v13_0_1_synth;

architecture STRUCTURE of sfifo_75_131kfifo_generator_v13_0_1_synth is
begin
\gconvfifo.rf\: entity work.sfifo_75_131kfifo_generator_top
     port map (
      clk => clk,
      din(74 downto 0) => din(74 downto 0),
      dout(74 downto 0) => dout(74 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en
    );
\reset_gen_cc.rstblk_cc\: entity work.sfifo_75_131kreset_blk_ramfifo
     port map (
      s_aclk => s_aclk,
      s_aresetn => s_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131kfifo_generator_v13_0_1 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 16 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 16 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 16 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 16 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 16 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 16 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 16 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 16 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 17;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of sfifo_75_131kfifo_generator_v13_0_1 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 75;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of sfifo_75_131kfifo_generator_v13_0_1 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 75;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of sfifo_75_131kfifo_generator_v13_0_1 : entity is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of sfifo_75_131kfifo_generator_v13_0_1 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 131101;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of sfifo_75_131kfifo_generator_v13_0_1 : entity is 131100;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 17;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 131072;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 17;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of sfifo_75_131kfifo_generator_v13_0_1 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 17;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 131072;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 17;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of sfifo_75_131kfifo_generator_v13_0_1 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of sfifo_75_131kfifo_generator_v13_0_1 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of sfifo_75_131kfifo_generator_v13_0_1 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of sfifo_75_131kfifo_generator_v13_0_1 : entity is "fifo_generator_v13_0_1";
end sfifo_75_131kfifo_generator_v13_0_1;

architecture STRUCTURE of sfifo_75_131kfifo_generator_v13_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(16) <= \<const0>\;
  data_count(15) <= \<const0>\;
  data_count(14) <= \<const0>\;
  data_count(13) <= \<const0>\;
  data_count(12) <= \<const0>\;
  data_count(11) <= \<const0>\;
  data_count(10) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(16) <= \<const0>\;
  rd_data_count(15) <= \<const0>\;
  rd_data_count(14) <= \<const0>\;
  rd_data_count(13) <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const1>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(16) <= \<const0>\;
  wr_data_count(15) <= \<const0>\;
  wr_data_count(14) <= \<const0>\;
  wr_data_count(13) <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.sfifo_75_131kfifo_generator_v13_0_1_synth
     port map (
      clk => clk,
      din(74 downto 0) => din(74 downto 0),
      dout(74 downto 0) => dout(74 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity sfifo_75_131k is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 74 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 74 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of sfifo_75_131k : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of sfifo_75_131k : entity is "sfifo_75_131k,fifo_generator_v13_0_1,{}";
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of sfifo_75_131k : entity is "sfifo_75_131k,fifo_generator_v13_0_1,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=fifo_generator,x_ipVersion=13.0,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_COMMON_CLOCK=1,C_COUNT_TYPE=0,C_DATA_COUNT_WIDTH=17,C_DEFAULT_VALUE=BlankString,C_DIN_WIDTH=75,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=75,C_ENABLE_RLOCS=0,C_FAMILY=virtex7,C_FULL_FLAGS_RST_VAL=0,C_HAS_ALMOST_EMPTY=0,C_HAS_ALMOST_FULL=0,C_HAS_BACKUP=0,C_HAS_DATA_COUNT=0,C_HAS_INT_CLK=0,C_HAS_MEMINIT_FILE=0,C_HAS_OVERFLOW=0,C_HAS_RD_DATA_COUNT=0,C_HAS_RD_RST=0,C_HAS_RST=1,C_HAS_SRST=0,C_HAS_UNDERFLOW=0,C_HAS_VALID=0,C_HAS_WR_ACK=0,C_HAS_WR_DATA_COUNT=0,C_HAS_WR_RST=0,C_IMPLEMENTATION_TYPE=6,C_INIT_WR_PNTR_VAL=0,C_MEMORY_TYPE=4,C_MIF_FILE_NAME=BlankString,C_OPTIMIZATION_MODE=0,C_OVERFLOW_LOW=0,C_PRELOAD_LATENCY=1,C_PRELOAD_REGS=0,C_PRIM_FIFO_TYPE=4kx9,C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_EMPTY_TYPE=0,C_PROG_FULL_THRESH_ASSERT_VAL=131101,C_PROG_FULL_THRESH_NEGATE_VAL=131100,C_PROG_FULL_TYPE=0,C_RD_DATA_COUNT_WIDTH=17,C_RD_DEPTH=131072,C_RD_FREQ=1,C_RD_PNTR_WIDTH=17,C_UNDERFLOW_LOW=0,C_USE_DOUT_RST=0,C_USE_ECC=0,C_USE_EMBEDDED_REG=0,C_USE_PIPELINE_REG=0,C_POWER_SAVING_MODE=0,C_USE_FIFO16_FLAGS=0,C_USE_FWFT_DATA_COUNT=0,C_VALID_LOW=0,C_WR_ACK_LOW=0,C_WR_DATA_COUNT_WIDTH=17,C_WR_DEPTH=131072,C_WR_FREQ=1,C_WR_PNTR_WIDTH=17,C_WR_RESPONSE_LATENCY=1,C_MSGON_VAL=1,C_ENABLE_RST_SYNC=1,C_EN_SAFETY_CKT=0,C_ERROR_INJECTION_TYPE=0,C_SYNCHRONIZER_STAGE=2,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_HAS_AXI_WR_CHANNEL=1,C_HAS_AXI_RD_CHANNEL=1,C_HAS_SLAVE_CE=0,C_HAS_MASTER_CE=0,C_ADD_NGC_CONSTRAINT=0,C_USE_COMMON_OVERFLOW=0,C_USE_COMMON_UNDERFLOW=0,C_USE_DEFAULT_SETTINGS=0,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_AXI_LEN_WIDTH=8,C_AXI_LOCK_WIDTH=1,C_HAS_AXI_ID=0,C_HAS_AXI_AWUSER=0,C_HAS_AXI_WUSER=0,C_HAS_AXI_BUSER=0,C_HAS_AXI_ARUSER=0,C_HAS_AXI_RUSER=0,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TID=0,C_HAS_AXIS_TDEST=0,C_HAS_AXIS_TUSER=1,C_HAS_AXIS_TREADY=1,C_HAS_AXIS_TLAST=0,C_HAS_AXIS_TSTRB=0,C_HAS_AXIS_TKEEP=0,C_AXIS_TDATA_WIDTH=8,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=4,C_AXIS_TSTRB_WIDTH=1,C_AXIS_TKEEP_WIDTH=1,C_WACH_TYPE=0,C_WDCH_TYPE=0,C_WRCH_TYPE=0,C_RACH_TYPE=0,C_RDCH_TYPE=0,C_AXIS_TYPE=0,C_IMPLEMENTATION_TYPE_WACH=1,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=1,C_IMPLEMENTATION_TYPE_RACH=1,C_IMPLEMENTATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_AXIS=1,C_APPLICATION_TYPE_WACH=0,C_APPLICATION_TYPE_WDCH=0,C_APPLICATION_TYPE_WRCH=0,C_APPLICATION_TYPE_RACH=0,C_APPLICATION_TYPE_RDCH=0,C_APPLICATION_TYPE_AXIS=0,C_PRIM_FIFO_TYPE_WACH=512x36,C_PRIM_FIFO_TYPE_WDCH=1kx36,C_PRIM_FIFO_TYPE_WRCH=512x36,C_PRIM_FIFO_TYPE_RACH=512x36,C_PRIM_FIFO_TYPE_RDCH=1kx36,C_PRIM_FIFO_TYPE_AXIS=1kx18,C_USE_ECC_WACH=0,C_USE_ECC_WDCH=0,C_USE_ECC_WRCH=0,C_USE_ECC_RACH=0,C_USE_ECC_RDCH=0,C_USE_ECC_AXIS=0,C_ERROR_INJECTION_TYPE_WACH=0,C_ERROR_INJECTION_TYPE_WDCH=0,C_ERROR_INJECTION_TYPE_WRCH=0,C_ERROR_INJECTION_TYPE_RACH=0,C_ERROR_INJECTION_TYPE_RDCH=0,C_ERROR_INJECTION_TYPE_AXIS=0,C_DIN_WIDTH_WACH=32,C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_DIN_WIDTH_AXIS=1,C_WR_DEPTH_WACH=16,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_WRCH=16,C_WR_DEPTH_RACH=16,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_AXIS=1024,C_WR_PNTR_WIDTH_WACH=4,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_WRCH=4,C_WR_PNTR_WIDTH_RACH=4,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_AXIS=10,C_HAS_DATA_COUNTS_WACH=0,C_HAS_DATA_COUNTS_WDCH=0,C_HAS_DATA_COUNTS_WRCH=0,C_HAS_DATA_COUNTS_RACH=0,C_HAS_DATA_COUNTS_RDCH=0,C_HAS_DATA_COUNTS_AXIS=0,C_HAS_PROG_FLAGS_WACH=0,C_HAS_PROG_FLAGS_WDCH=0,C_HAS_PROG_FLAGS_WRCH=0,C_HAS_PROG_FLAGS_RACH=0,C_HAS_PROG_FLAGS_RDCH=0,C_HAS_PROG_FLAGS_AXIS=0,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=0,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=1023,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=0,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=1022,C_REG_SLICE_MODE_WACH=0,C_REG_SLICE_MODE_WDCH=0,C_REG_SLICE_MODE_WRCH=0,C_REG_SLICE_MODE_RACH=0,C_REG_SLICE_MODE_RDCH=0,C_REG_SLICE_MODE_AXIS=0}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of sfifo_75_131k : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of sfifo_75_131k : entity is "fifo_generator_v13_0_1,Vivado 2015.4";
end sfifo_75_131k;

architecture STRUCTURE of sfifo_75_131k is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 16 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 17;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 75;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 75;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 131101;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 131100;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 17;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 131072;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 17;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 17;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 131072;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 17;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
begin
U0: entity work.sfifo_75_131kfifo_generator_v13_0_1
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(16 downto 0) => NLW_U0_data_count_UNCONNECTED(16 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(74 downto 0) => din(74 downto 0),
      dout(74 downto 0) => dout(74 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(16 downto 0) => B"00000000000000000",
      prog_empty_thresh_assert(16 downto 0) => B"00000000000000000",
      prog_empty_thresh_negate(16 downto 0) => B"00000000000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(16 downto 0) => B"00000000000000000",
      prog_full_thresh_assert(16 downto 0) => B"00000000000000000",
      prog_full_thresh_negate(16 downto 0) => B"00000000000000000",
      rd_clk => '0',
      rd_data_count(16 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(16 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(16 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(16 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
