{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:40:57 2016 " "Info: Processing started: Tue Nov 01 20:40:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSP -c SSP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ssp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSP-top " "Info: Found design unit 1: SSP-top" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSP " "Info: Found entity 1: SSP" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_division.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frequency_division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_division-behave " "Info: Found design unit 1: frequency_division-behave" {  } { { "frequency_division.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequency_division " "Info: Found entity 1: frequency_division" {  } { { "frequency_division.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "controller.vhd " "Warning: Can't analyze file -- file controller.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behave " "Info: Found design unit 1: control-behave" {  } { { "control.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/control.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/control.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitron.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file digitron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digitron-behave " "Info: Found design unit 1: digitron-behave" {  } { { "digitron.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/digitron.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 digitron " "Info: Found entity 1: digitron" {  } { { "digitron.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/digitron.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file matrix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrix-behave " "Info: Found design unit 1: matrix-behave" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Info: Found entity 1: matrix" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "button.vhd " "Warning: Can't analyze file -- file button.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prevent_shake.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file prevent_shake.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prevent_shake-behave " "Info: Found design unit 1: prevent_shake-behave" {  } { { "prevent_shake.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/prevent_shake.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prevent_shake " "Info: Found entity 1: prevent_shake" {  } { { "prevent_shake.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/prevent_shake.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_division2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frequency_division2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_division2-behave " "Info: Found design unit 1: frequency_division2-behave" {  } { { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequency_division2 " "Info: Found entity 1: frequency_division2" {  } { { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_division3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frequency_division3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_division3-behave " "Info: Found design unit 1: frequency_division3-behave" {  } { { "frequency_division3.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division3.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequency_division3 " "Info: Found entity 1: frequency_division3" {  } { { "frequency_division3.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division3.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "search.vhd " "Warning: Can't analyze file -- file search.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file judge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 judge-behave " "Info: Found design unit 1: judge-behave" {  } { { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 judge " "Info: Found entity 1: judge" {  } { { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSP " "Info: Elaborating entity \"SSP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_ok_final SSP.vhd(104) " "Warning (10036): Verilog HDL or VHDL warning at SSP.vhd(104): object \"a_ok_final\" assigned a value but never read" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_division2 frequency_division2:U4 " "Info: Elaborating entity \"frequency_division2\" for hierarchy \"frequency_division2:U4\"" {  } { { "SSP.vhd" "U4" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_division frequency_division:U1 " "Info: Elaborating entity \"frequency_division\" for hierarchy \"frequency_division:U1\"" {  } { { "SSP.vhd" "U1" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "translate.vhd 2 1 " "Warning: Using design file translate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translate-behave " "Info: Found design unit 1: translate-behave" {  } { { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 translate " "Info: Found entity 1: translate" {  } { { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translate translate:U2 " "Info: Elaborating entity \"translate\" for hierarchy \"translate:U2\"" {  } { { "SSP.vhd" "U2" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prevent_shake prevent_shake:U3 " "Info: Elaborating entity \"prevent_shake\" for hierarchy \"prevent_shake:U3\"" {  } { { "SSP.vhd" "U3" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge judge:U6 " "Info: Elaborating entity \"judge\" for hierarchy \"judge:U6\"" {  } { { "SSP.vhd" "U6" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix matrix:U8 " "Info: Elaborating entity \"matrix\" for hierarchy \"matrix:U8\"" {  } { { "SSP.vhd" "U8" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_out_m matrix.vhd(31) " "Warning (10631): VHDL Process Statement warning at matrix.vhd(31): inferring latch(es) for signal or variable \"row_out_m\", which holds its previous value in one or more paths through the process" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_out_m matrix.vhd(31) " "Warning (10631): VHDL Process Statement warning at matrix.vhd(31): inferring latch(es) for signal or variable \"col_out_m\", which holds its previous value in one or more paths through the process" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_out_m\[0\] matrix.vhd(31) " "Info (10041): Inferred latch for \"col_out_m\[0\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_out_m\[1\] matrix.vhd(31) " "Info (10041): Inferred latch for \"col_out_m\[1\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_out_m\[2\] matrix.vhd(31) " "Info (10041): Inferred latch for \"col_out_m\[2\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_out_m\[3\] matrix.vhd(31) " "Info (10041): Inferred latch for \"col_out_m\[3\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_out_m\[4\] matrix.vhd(31) " "Info (10041): Inferred latch for \"col_out_m\[4\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_out_m\[5\] matrix.vhd(31) " "Info (10041): Inferred latch for \"col_out_m\[5\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_out_m\[6\] matrix.vhd(31) " "Info (10041): Inferred latch for \"col_out_m\[6\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_out_m\[7\] matrix.vhd(31) " "Info (10041): Inferred latch for \"col_out_m\[7\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_out_m\[0\] matrix.vhd(31) " "Info (10041): Inferred latch for \"row_out_m\[0\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_out_m\[1\] matrix.vhd(31) " "Info (10041): Inferred latch for \"row_out_m\[1\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_out_m\[2\] matrix.vhd(31) " "Info (10041): Inferred latch for \"row_out_m\[2\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_out_m\[3\] matrix.vhd(31) " "Info (10041): Inferred latch for \"row_out_m\[3\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_out_m\[4\] matrix.vhd(31) " "Info (10041): Inferred latch for \"row_out_m\[4\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_out_m\[5\] matrix.vhd(31) " "Info (10041): Inferred latch for \"row_out_m\[5\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_out_m\[6\] matrix.vhd(31) " "Info (10041): Inferred latch for \"row_out_m\[6\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_out_m\[7\] matrix.vhd(31) " "Info (10041): Inferred latch for \"row_out_m\[7\]\" at matrix.vhd(31)" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitron digitron:U9 " "Info: Elaborating entity \"digitron\" for hierarchy \"digitron:U9\"" {  } { { "SSP.vhd" "U9" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "get_select.vhd 2 1 " "Warning: Using design file get_select.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 get_select-behave " "Info: Found design unit 1: get_select-behave" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 get_select " "Info: Found entity 1: get_select" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_select get_select:U10 " "Info: Elaborating entity \"get_select\" for hierarchy \"get_select:U10\"" {  } { { "SSP.vhd" "U10" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "col_m\[3\] GND " "Warning (13410): Pin \"col_m\[3\]\" is stuck at GND" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "col_m\[4\] GND " "Warning (13410): Pin \"col_m\[4\]\" is stuck at GND" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "row_m\[0\] VCC " "Warning (13410): Pin \"row_m\[0\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "row_m\[1\] VCC " "Warning (13410): Pin \"row_m\[1\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "row_m\[6\] VCC " "Warning (13410): Pin \"row_m\[6\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "row_m\[7\] VCC " "Warning (13410): Pin \"row_m\[7\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[0\] VCC " "Warning (13410): Pin \"digitron_cat\[0\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[1\] VCC " "Warning (13410): Pin \"digitron_cat\[1\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[2\] VCC " "Warning (13410): Pin \"digitron_cat\[2\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[3\] VCC " "Warning (13410): Pin \"digitron_cat\[3\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[4\] VCC " "Warning (13410): Pin \"digitron_cat\[4\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_cat\[5\] VCC " "Warning (13410): Pin \"digitron_cat\[5\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "digitron_show\[5\] VCC " "Warning (13410): Pin \"digitron_show\[5\]\" is stuck at VCC" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Info: Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Info: Implemented 175 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:40:59 2016 " "Info: Processing ended: Tue Nov 01 20:40:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:41:00 2016 " "Info: Processing started: Tue Nov 01 20:41:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SSP EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"SSP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 40 " "Critical Warning: No exact pin location assignment(s) for 2 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_cat\[6\] " "Info: Pin digitron_cat\[6\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { digitron_cat[6] } } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 13 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitron_cat[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/" 0 { } { { 0 { 0 ""} 0 496 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "digitron_cat\[7\] " "Info: Pin digitron_cat\[7\] not assigned to an exact location on the device" {  } { { "c:/eda/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/91/quartus/bin/pin_planner.ppl" { digitron_cat[7] } } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 13 -1 0 } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { digitron_cat[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/" 0 { } { { 0 { 0 ""} 0 497 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_in Global clock in PIN 18 " "Info: Automatically promoted signal \"clk_in\" to use Global clock in PIN 18" {  } { { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "frequency_division2:U4\|clk_out_f Global clock " "Info: Automatically promoted signal \"frequency_division2:U4\|clk_out_f\" to use Global clock" {  } { { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "get_select:U10\|show_out_g Global clock " "Info: Automatically promoted some destinations of signal \"get_select:U10\|show_out_g\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "get_select:U10\|show_out_g " "Info: Destination \"get_select:U10\|show_out_g\" may be non-global or may not use global clock" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "judge:U6\|b_score_j\[1\]~1 " "Info: Destination \"judge:U6\|b_score_j\[1\]~1\" may be non-global or may not use global clock" {  } { { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 111 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "frequency_division:U1\|clk_out_f Global clock " "Info: Automatically promoted signal \"frequency_division:U1\|clk_out_f\" to use Global clock" {  } { { "frequency_division.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division.vhd" 11 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 9 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 22 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 17 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.092 ns register register " "Info: Estimated most critical path is register to register delay of 6.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns get_select:U10\|a_select_out_g\[1\] 1 REG LAB_X12_Y4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y4; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.740 ns) 1.359 ns matrix:U8\|Mux15~0 2 COMB LAB_X12_Y4 8 " "Info: 2: + IC(0.619 ns) + CELL(0.740 ns) = 1.359 ns; Loc. = LAB_X12_Y4; Fanout = 8; COMB Node = 'matrix:U8\|Mux15~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { get_select:U10|a_select_out_g[1] matrix:U8|Mux15~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.636 ns) + CELL(0.914 ns) 4.909 ns matrix:U8\|Mux9~0 3 COMB LAB_X5_Y7 1 " "Info: 3: + IC(2.636 ns) + CELL(0.914 ns) = 4.909 ns; Loc. = LAB_X5_Y7; Fanout = 1; COMB Node = 'matrix:U8\|Mux9~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.550 ns" { matrix:U8|Mux15~0 matrix:U8|Mux9~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 6.092 ns matrix:U8\|row_out_m\[2\] 4 REG LAB_X5_Y7 1 " "Info: 4: + IC(0.269 ns) + CELL(0.914 ns) = 6.092 ns; Loc. = LAB_X5_Y7; Fanout = 1; REG Node = 'matrix:U8\|row_out_m\[2\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { matrix:U8|Mux9~0 matrix:U8|row_out_m[2] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.568 ns ( 42.15 % ) " "Info: Total cell delay = 2.568 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.524 ns ( 57.85 % ) " "Info: Total interconnect delay = 3.524 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.092 ns" { get_select:U10|a_select_out_g[1] matrix:U8|Mux15~0 matrix:U8|Mux9~0 matrix:U8|row_out_m[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 514 " "Info: 2 (of 514) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.fit.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:41:01 2016 " "Info: Processing ended: Tue Nov 01 20:41:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:41:02 2016 " "Info: Processing started: Tue Nov 01 20:41:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:41:02 2016 " "Info: Processing ended: Tue Nov 01 20:41:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:41:03 2016 " "Info: Processing started: Tue Nov 01 20:41:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[0\] " "Warning: Node \"matrix:U8\|col_out_m\[0\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[1\] " "Warning: Node \"matrix:U8\|col_out_m\[1\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[2\] " "Warning: Node \"matrix:U8\|col_out_m\[2\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[5\] " "Warning: Node \"matrix:U8\|col_out_m\[5\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[6\] " "Warning: Node \"matrix:U8\|col_out_m\[6\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|col_out_m\[7\] " "Warning: Node \"matrix:U8\|col_out_m\[7\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[2\] " "Warning: Node \"matrix:U8\|row_out_m\[2\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[3\] " "Warning: Node \"matrix:U8\|row_out_m\[3\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[4\] " "Warning: Node \"matrix:U8\|row_out_m\[4\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "matrix:U8\|row_out_m\[5\] " "Warning: Node \"matrix:U8\|row_out_m\[5\]\" is a latch" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "get_select:U10\|show_out_g " "Info: Detected ripple clock \"get_select:U10\|show_out_g\" as buffer" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "get_select:U10\|show_out_g" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division2:U4\|clk_out_f " "Info: Detected ripple clock \"frequency_division2:U4\|clk_out_f\" as buffer" {  } { { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_division2:U4\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequency_division:U1\|clk_out_f " "Info: Detected ripple clock \"frequency_division:U1\|clk_out_f\" as buffer" {  } { { "frequency_division.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division.vhd" 11 -1 0 } } { "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/eda/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequency_division:U1\|clk_out_f" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_in register get_select:U10\|a_select_out_g\[1\] register matrix:U8\|row_out_m\[4\] 7.139 ns " "Info: Slack time is 7.139 ns for clock \"clk_in\" between source register \"get_select:U10\|a_select_out_g\[1\]\" and destination register \"matrix:U8\|row_out_m\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "174.76 MHz 5.722 ns " "Info: Fmax is 174.76 MHz (period= 5.722 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "13.494 ns + Largest register register " "Info: + Largest register to register requirement is 13.494 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 10.000 ns inverted 50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.060 ns + Largest " "Info: + Largest clock skew is 6.060 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 14.201 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 14.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns get_select:U10\|show_out_g 3 REG LC_X12_Y4_N6 16 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X12_Y4_N6; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.322 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.770 ns) + CELL(0.914 ns) 14.201 ns matrix:U8\|row_out_m\[4\] 4 REG LC_X5_Y7_N4 1 " "Info: 4: + IC(4.770 ns) + CELL(0.914 ns) = 14.201 ns; Loc. = LC_X5_Y7_N4; Fanout = 1; REG Node = 'matrix:U8\|row_out_m\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { get_select:U10|show_out_g matrix:U8|row_out_m[4] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.665 ns ( 32.85 % ) " "Info: Total cell delay = 4.665 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.536 ns ( 67.15 % ) " "Info: Total interconnect delay = 9.536 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.201 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.201 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[4] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.770ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.141 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns get_select:U10\|a_select_out_g\[1\] 3 REG LC_X12_Y4_N7 8 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X12_Y4_N7; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.201 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.201 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[4] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.770ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.190 ns - " "Info: - Micro setup delay of destination is 2.190 ns" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.201 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.201 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[4] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.770ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.355 ns - Longest register register " "Info: - Longest register to register delay is 6.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns get_select:U10\|a_select_out_g\[1\] 1 REG LC_X12_Y4_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N7; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.511 ns) 1.477 ns matrix:U8\|Mux15~0 2 COMB LC_X12_Y4_N1 8 " "Info: 2: + IC(0.966 ns) + CELL(0.511 ns) = 1.477 ns; Loc. = LC_X12_Y4_N1; Fanout = 8; COMB Node = 'matrix:U8\|Mux15~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { get_select:U10|a_select_out_g[1] matrix:U8|Mux15~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.218 ns) + CELL(0.200 ns) 4.895 ns matrix:U8\|Mux7~0 3 COMB LC_X5_Y7_N0 1 " "Info: 3: + IC(3.218 ns) + CELL(0.200 ns) = 4.895 ns; Loc. = LC_X5_Y7_N0; Fanout = 1; COMB Node = 'matrix:U8\|Mux7~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.418 ns" { matrix:U8|Mux15~0 matrix:U8|Mux7~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.740 ns) 6.355 ns matrix:U8\|row_out_m\[4\] 4 REG LC_X5_Y7_N4 1 " "Info: 4: + IC(0.720 ns) + CELL(0.740 ns) = 6.355 ns; Loc. = LC_X5_Y7_N4; Fanout = 1; REG Node = 'matrix:U8\|row_out_m\[4\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { matrix:U8|Mux7~0 matrix:U8|row_out_m[4] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.451 ns ( 22.83 % ) " "Info: Total cell delay = 1.451 ns ( 22.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.904 ns ( 77.17 % ) " "Info: Total interconnect delay = 4.904 ns ( 77.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.355 ns" { get_select:U10|a_select_out_g[1] matrix:U8|Mux15~0 matrix:U8|Mux7~0 matrix:U8|row_out_m[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.355 ns" { get_select:U10|a_select_out_g[1] {} matrix:U8|Mux15~0 {} matrix:U8|Mux7~0 {} matrix:U8|row_out_m[4] {} } { 0.000ns 0.966ns 3.218ns 0.720ns } { 0.000ns 0.511ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.201 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|row_out_m[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.201 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|row_out_m[4] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.770ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.355 ns" { get_select:U10|a_select_out_g[1] matrix:U8|Mux15~0 matrix:U8|Mux7~0 matrix:U8|row_out_m[4] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.355 ns" { get_select:U10|a_select_out_g[1] {} matrix:U8|Mux15~0 {} matrix:U8|Mux7~0 {} matrix:U8|row_out_m[4] {} } { 0.000ns 0.966ns 3.218ns 0.720ns } { 0.000ns 0.511ns 0.200ns 0.740ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_in register get_select:U10\|a_select_out_g\[0\] register judge:U6\|b_score_tmp\[1\] -493 ps " "Info: Minimum slack time is -493 ps for clock \"clk_in\" between source register \"get_select:U10\|a_select_out_g\[0\]\" and destination register \"judge:U6\|b_score_tmp\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.455 ns + Shortest register register " "Info: + Shortest register to register delay is 4.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns get_select:U10\|a_select_out_g\[0\] 1 REG LC_X12_Y4_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N3; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.200 ns) 1.104 ns matrix:U8\|Mux15~0 2 COMB LC_X12_Y4_N1 8 " "Info: 2: + IC(0.904 ns) + CELL(0.200 ns) = 1.104 ns; Loc. = LC_X12_Y4_N1; Fanout = 8; COMB Node = 'matrix:U8\|Mux15~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { get_select:U10|a_select_out_g[0] matrix:U8|Mux15~0 } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.547 ns) + CELL(0.804 ns) 4.455 ns judge:U6\|b_score_tmp\[1\] 3 REG LC_X7_Y7_N4 3 " "Info: 3: + IC(2.547 ns) + CELL(0.804 ns) = 4.455 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; REG Node = 'judge:U6\|b_score_tmp\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.351 ns" { matrix:U8|Mux15~0 judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.004 ns ( 22.54 % ) " "Info: Total cell delay = 1.004 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.451 ns ( 77.46 % ) " "Info: Total interconnect delay = 3.451 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { get_select:U10|a_select_out_g[0] matrix:U8|Mux15~0 judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { get_select:U10|a_select_out_g[0] {} matrix:U8|Mux15~0 {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.904ns 2.547ns } { 0.000ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.948 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.948 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.103 ns + Smallest " "Info: + Smallest clock skew is 5.103 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 13.244 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 13.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns get_select:U10\|show_out_g 3 REG LC_X12_Y4_N6 16 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X12_Y4_N6; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.322 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.809 ns) + CELL(0.918 ns) 13.244 ns judge:U6\|b_score_tmp\[1\] 4 REG LC_X7_Y7_N4 3 " "Info: 4: + IC(3.809 ns) + CELL(0.918 ns) = 13.244 ns; Loc. = LC_X7_Y7_N4; Fanout = 3; REG Node = 'judge:U6\|b_score_tmp\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.727 ns" { get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 35.25 % ) " "Info: Total cell delay = 4.669 ns ( 35.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.575 ns ( 64.75 % ) " "Info: Total interconnect delay = 8.575 ns ( 64.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.244 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.244 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.809ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns get_select:U10\|a_select_out_g\[0\] 3 REG LC_X12_Y4_N3 8 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X12_Y4_N3; Fanout = 8; REG Node = 'get_select:U10\|a_select_out_g\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.244 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.244 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.809ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "judge.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/judge.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.244 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.244 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.809ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { get_select:U10|a_select_out_g[0] matrix:U8|Mux15~0 judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { get_select:U10|a_select_out_g[0] {} matrix:U8|Mux15~0 {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.904ns 2.547ns } { 0.000ns 0.200ns 0.804ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.244 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g judge:U6|b_score_tmp[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "13.244 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} judge:U6|b_score_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 3.809ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|a_select_out_g[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|a_select_out_g[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "clk_in 2 " "Warning: Can't achieve minimum setup and hold requirement clk_in along 2 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "translate:U2\|b_select_out_t\[1\] row_in\[1\] clk_in 4.209 ns register " "Info: tsu for register \"translate:U2\|b_select_out_t\[1\]\" (data pin = \"row_in\[1\]\", clock pin = \"clk_in\") is 4.209 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.017 ns + Longest pin register " "Info: + Longest pin to register delay is 12.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[1\] 1 PIN PIN_112 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_112; Fanout = 12; PIN Node = 'row_in\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_in[1] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.098 ns) + CELL(0.914 ns) 6.144 ns translate:U2\|Mux17~3 2 COMB LC_X14_Y10_N1 2 " "Info: 2: + IC(4.098 ns) + CELL(0.914 ns) = 6.144 ns; Loc. = LC_X14_Y10_N1; Fanout = 2; COMB Node = 'translate:U2\|Mux17~3'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.012 ns" { row_in[1] translate:U2|Mux17~3 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.914 ns) 8.957 ns translate:U2\|Mux16~0 3 COMB LC_X13_Y9_N0 1 " "Info: 3: + IC(1.899 ns) + CELL(0.914 ns) = 8.957 ns; Loc. = LC_X13_Y9_N0; Fanout = 1; COMB Node = 'translate:U2\|Mux16~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.813 ns" { translate:U2|Mux17~3 translate:U2|Mux16~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.511 ns) 10.234 ns translate:U2\|Mux31~0 4 COMB LC_X13_Y9_N1 1 " "Info: 4: + IC(0.766 ns) + CELL(0.511 ns) = 10.234 ns; Loc. = LC_X13_Y9_N1; Fanout = 1; COMB Node = 'translate:U2\|Mux31~0'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { translate:U2|Mux16~0 translate:U2|Mux31~0 } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(1.061 ns) 12.017 ns translate:U2\|b_select_out_t\[1\] 5 REG LC_X13_Y9_N6 6 " "Info: 5: + IC(0.722 ns) + CELL(1.061 ns) = 12.017 ns; Loc. = LC_X13_Y9_N6; Fanout = 6; REG Node = 'translate:U2\|b_select_out_t\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { translate:U2|Mux31~0 translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.532 ns ( 37.71 % ) " "Info: Total cell delay = 4.532 ns ( 37.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.485 ns ( 62.29 % ) " "Info: Total interconnect delay = 7.485 ns ( 62.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.017 ns" { row_in[1] translate:U2|Mux17~3 translate:U2|Mux16~0 translate:U2|Mux31~0 translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "12.017 ns" { row_in[1] {} row_in[1]~combout {} translate:U2|Mux17~3 {} translate:U2|Mux16~0 {} translate:U2|Mux31~0 {} translate:U2|b_select_out_t[1] {} } { 0.000ns 0.000ns 4.098ns 1.899ns 0.766ns 0.722ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.511ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.141 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns translate:U2\|b_select_out_t\[1\] 3 REG LC_X13_Y9_N6 6 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X13_Y9_N6; Fanout = 6; REG Node = 'translate:U2\|b_select_out_t\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|b_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.017 ns" { row_in[1] translate:U2|Mux17~3 translate:U2|Mux16~0 translate:U2|Mux31~0 translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "12.017 ns" { row_in[1] {} row_in[1]~combout {} translate:U2|Mux17~3 {} translate:U2|Mux16~0 {} translate:U2|Mux31~0 {} translate:U2|b_select_out_t[1] {} } { 0.000ns 0.000ns 4.098ns 1.899ns 0.766ns 0.722ns } { 0.000ns 1.132ns 0.914ns 0.914ns 0.511ns 1.061ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|b_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|b_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in col_m\[0\] matrix:U8\|col_out_m\[0\] 20.359 ns register " "Info: tco from clock \"clk_in\" to destination pin \"col_m\[0\]\" through register \"matrix:U8\|col_out_m\[0\]\" is 20.359 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 14.129 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 14.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(1.294 ns) 8.517 ns get_select:U10\|show_out_g 3 REG LC_X12_Y4_N6 16 " "Info: 3: + IC(3.028 ns) + CELL(1.294 ns) = 8.517 ns; Loc. = LC_X12_Y4_N6; Fanout = 16; REG Node = 'get_select:U10\|show_out_g'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.322 ns" { frequency_division2:U4|clk_out_f get_select:U10|show_out_g } "NODE_NAME" } } { "get_select.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/get_select.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.698 ns) + CELL(0.914 ns) 14.129 ns matrix:U8\|col_out_m\[0\] 4 REG LC_X12_Y4_N5 1 " "Info: 4: + IC(4.698 ns) + CELL(0.914 ns) = 14.129 ns; Loc. = LC_X12_Y4_N5; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.612 ns" { get_select:U10|show_out_g matrix:U8|col_out_m[0] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.665 ns ( 33.02 % ) " "Info: Total cell delay = 4.665 ns ( 33.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.464 ns ( 66.98 % ) " "Info: Total interconnect delay = 9.464 ns ( 66.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.129 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.129 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.698ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.230 ns + Longest register pin " "Info: + Longest register to pin delay is 6.230 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns matrix:U8\|col_out_m\[0\] 1 REG LC_X12_Y4_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y4_N5; Fanout = 1; REG Node = 'matrix:U8\|col_out_m\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { matrix:U8|col_out_m[0] } "NODE_NAME" } } { "matrix.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/matrix.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.908 ns) + CELL(2.322 ns) 6.230 ns col_m\[0\] 2 PIN PIN_11 0 " "Info: 2: + IC(3.908 ns) + CELL(2.322 ns) = 6.230 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'col_m\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { matrix:U8|col_out_m[0] col_m[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 37.27 % ) " "Info: Total cell delay = 2.322 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.908 ns ( 62.73 % ) " "Info: Total interconnect delay = 3.908 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { matrix:U8|col_out_m[0] col_m[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { matrix:U8|col_out_m[0] {} col_m[0] {} } { 0.000ns 3.908ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.129 ns" { clk_in frequency_division2:U4|clk_out_f get_select:U10|show_out_g matrix:U8|col_out_m[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "14.129 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} get_select:U10|show_out_g {} matrix:U8|col_out_m[0] {} } { 0.000ns 0.000ns 1.738ns 3.028ns 4.698ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.914ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { matrix:U8|col_out_m[0] col_m[0] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.230 ns" { matrix:U8|col_out_m[0] {} col_m[0] {} } { 0.000ns 3.908ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "translate:U2\|a_select_out_t\[1\] row_in\[0\] clk_in 1.987 ns register " "Info: th for register \"translate:U2\|a_select_out_t\[1\]\" (data pin = \"row_in\[0\]\", clock pin = \"clk_in\") is 1.987 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.141 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 8.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 14 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 14; CLK Node = 'clk_in'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns frequency_division2:U4\|clk_out_f 2 REG LC_X12_Y3_N2 60 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N2; Fanout = 60; REG Node = 'frequency_division2:U4\|clk_out_f'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in frequency_division2:U4|clk_out_f } "NODE_NAME" } } { "frequency_division2.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/frequency_division2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.028 ns) + CELL(0.918 ns) 8.141 ns translate:U2\|a_select_out_t\[1\] 3 REG LC_X13_Y10_N1 6 " "Info: 3: + IC(3.028 ns) + CELL(0.918 ns) = 8.141 ns; Loc. = LC_X13_Y10_N1; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.46 % ) " "Info: Total cell delay = 3.375 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.766 ns ( 58.54 % ) " "Info: Total interconnect delay = 4.766 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.375 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns row_in\[0\] 1 PIN PIN_111 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_111; Fanout = 9; PIN Node = 'row_in\[0\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { row_in[0] } "NODE_NAME" } } { "SSP.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/SSP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.439 ns) + CELL(0.804 ns) 6.375 ns translate:U2\|a_select_out_t\[1\] 2 REG LC_X13_Y10_N1 6 " "Info: 2: + IC(4.439 ns) + CELL(0.804 ns) = 6.375 ns; Loc. = LC_X13_Y10_N1; Fanout = 6; REG Node = 'translate:U2\|a_select_out_t\[1\]'" {  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.243 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "translate.vhd" "" { Text "C:/Documents and Settings/admin/桌面/game - 仿真通过(删除无用端口)/translate.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 30.37 % ) " "Info: Total cell delay = 1.936 ns ( 30.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.439 ns ( 69.63 % ) " "Info: Total interconnect delay = 4.439 ns ( 69.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.375 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 4.439ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.141 ns" { clk_in frequency_division2:U4|clk_out_f translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "8.141 ns" { clk_in {} clk_in~combout {} frequency_division2:U4|clk_out_f {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 1.738ns 3.028ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { row_in[0] translate:U2|a_select_out_t[1] } "NODE_NAME" } } { "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/eda/altera/91/quartus/bin/Technology_Viewer.qrui" "6.375 ns" { row_in[0] {} row_in[0]~combout {} translate:U2|a_select_out_t[1] {} } { 0.000ns 0.000ns 4.439ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 14 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:41:04 2016 " "Info: Processing ended: Tue Nov 01 20:41:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Info: Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
