+nowarnTFNPC
+nowarnIWFA
+nowarnSVTL
src/timescale.v
src/APRSC_vec_test.v
src/APRSC.v

../ADDB/src/ADDB.v
../ADDC/src/ADDC.v
../DELAY/src/DELAY.v
../FMULT_ACCUM/src/FMULT_ACCUM.v
../FLOATA/src/FLOATA.v
../FLOATB/src/FLOATB.v
../LIMC/src/LIMC.v
../LIMD/src/LIMD.v
../TRIGB/src/TRIGB.v
../UPA1/src/UPA1.v
../UPA2/src/UPA2.v
../UPB/src/UPB.v
../XOR/src/XOR.v
../FMULT/src/FMULT.v
../ACCUM/src/ACCUM.v

//
// Add source files above
//
//
// Uncomment for TSMC 180nm
//-v /classes/eeee720/maieee/lib/tsmc-0.18/verilog/tsmc18.v
//
// Uncomment for TSMC 65nm
// -v /classes/ee620/maieee/lib/synopsys/TSMC_tcbc65/TSMCHOME/digital/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v
//
// Uncomment for SAED 90nm
// -y /classes/ee620/maieee/lib/synopsys/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/
//
// Uncomment for SAED 32nm
 -v /classes/ee620/maieee/lib/synopsys/SAED_EDK32-28nm/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v
//
+librescan
