LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_SIGNED.all;


ENTITY pipe_controller
 IS
	PORT(
				
		pipe_passed: in std_logic;
		score_ones,score_tens, score_hundreds	: OUT std_logic_vector(5 downto 0)
		
		);		
END pipe_controller;

architecture behavior of pipe_controller is


SIGNAL current_score_ones							: std_logic_vector(5 DOWNTO 0) := "110000";  
SIGNAL current_score_tens 							: std_logic_vector(5 DOWNTO 0) := "110000";  
SIGNAL current_score_hundreds 					: std_logic_vector(5 DOWNTO 0) := "110000";  

BEGIN     

process (clk) is


begin 
			
		if(rising_edge))then 
			if(current_score_ones < "111001")then 
				current_score_ones <= current_score_ones + "000001";
			elsif(current_score_tens < "111001")then
				current_score_ones <= "110000";
				current_score_tens <= current_score_tens + "000001";
			elsif(current_score_hundreds < "111001")then
				current_score_tens <= "110000";
				current_score_hundreds <= current_score_hundreds + "000001";
			end if; 
		end if;
end process;

					
						


END behavior;

