0.6
2016.4
Jan 23 2017
19:19:20
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/AESL_axi_master_XSOBEL_INPUT_BUS.v,1497805344,systemVerilog,,,,AESL_axi_master_XSOBEL_INPUT_BUS,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/AESL_axi_master_XSOBEL_OUTPUT_BUS.v,1497805344,systemVerilog,,,,AESL_axi_master_XSOBEL_OUTPUT_BUS,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1497805344,systemVerilog,,,,AESL_axi_slave_AXILiteS,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/convolution2D_horiz.v,1497805305,systemVerilog,,,,convolution2D_horiz,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/convolution2D_vert.v,1497805305,systemVerilog,,,,convolution2D_vert,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/sobel.autotb.v,1497805344,systemVerilog,,,,apatb_sobel_top,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/sobel.v,1497805305,systemVerilog,,,,sobel,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/sobel_AXILiteS_s_axi.v,1497805306,systemVerilog,,,,sobel_AXILiteS_s_axi,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/sobel_XSOBEL_INPUT_BUS_m_axi.v,1497805306,systemVerilog,,,,sobel_XSOBEL_INPUT_BUS_m_axi;sobel_XSOBEL_INPUT_BUS_m_axi_buffer;sobel_XSOBEL_INPUT_BUS_m_axi_decoder;sobel_XSOBEL_INPUT_BUS_m_axi_fifo;sobel_XSOBEL_INPUT_BUS_m_axi_read;sobel_XSOBEL_INPUT_BUS_m_axi_reg_slice;sobel_XSOBEL_INPUT_BUS_m_axi_throttl;sobel_XSOBEL_INPUT_BUS_m_axi_write,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/inf2013/nxiromeritis/embedded/ce435_5/hls_sobel_proj/sobel_hls/solution1/sim/verilog/sobel_XSOBEL_OUTPUT_BUS_m_axi.v,1497805306,systemVerilog,,,,sobel_XSOBEL_OUTPUT_BUS_m_axi;sobel_XSOBEL_OUTPUT_BUS_m_axi_buffer;sobel_XSOBEL_OUTPUT_BUS_m_axi_decoder;sobel_XSOBEL_OUTPUT_BUS_m_axi_fifo;sobel_XSOBEL_OUTPUT_BUS_m_axi_read;sobel_XSOBEL_OUTPUT_BUS_m_axi_reg_slice;sobel_XSOBEL_OUTPUT_BUS_m_axi_throttl;sobel_XSOBEL_OUTPUT_BUS_m_axi_write,/opt/Xilinx/Vivado/2016.4/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
