\doxysection{Software/\+Firmware/project/max30102/include/i2c-\/dev.h File Reference}
\hypertarget{i2c-dev_8h}{}\label{i2c-dev_8h}\index{Software/Firmware/project/max30102/include/i2c-\/dev.h@{Software/Firmware/project/max30102/include/i2c-\/dev.h}}
{\ttfamily \#include $<$linux/types.\+h$>$}\newline
{\ttfamily \#include $<$stddef.\+h$>$}\newline
{\ttfamily \#include $<$sys/ioctl.\+h$>$}\newline
Include dependency graph for i2c-\/dev.h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structi2c__msg}{i2c\+\_\+msg}}
\item 
union \mbox{\hyperlink{unioni2c__smbus__data}{i2c\+\_\+smbus\+\_\+data}}
\item 
struct \mbox{\hyperlink{structi2c__smbus__ioctl__data}{i2c\+\_\+smbus\+\_\+ioctl\+\_\+data}}
\item 
struct \mbox{\hyperlink{structi2c__rdwr__ioctl__data}{i2c\+\_\+rdwr\+\_\+ioctl\+\_\+data}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_abe53ff15e0717ccbd1d4c656c09ee53a}{I2\+C\+\_\+\+M\+\_\+\+TEN}}~0x10 /\texorpdfstring{$\ast$}{*} we have a ten bit chip address       \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_adb8eddbb89e88c4fc0e44306fc878b85}{I2\+C\+\_\+\+M\+\_\+\+RD}}~0x01
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a7a467d37a113d97496f0fa69c6c15650}{I2\+C\+\_\+\+M\+\_\+\+NOSTART}}~0x4000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a6392dd65e4022a3ed20fc2d7dca3392f}{I2\+C\+\_\+\+M\+\_\+\+REV\+\_\+\+DIR\+\_\+\+ADDR}}~0x2000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a0629c50bb05b4c037e726373da50755b}{I2\+C\+\_\+\+M\+\_\+\+IGNORE\+\_\+\+NAK}}~0x1000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_adb8351c5c02ca2b6909baa9d374ff6d4}{I2\+C\+\_\+\+M\+\_\+\+NO\+\_\+\+RD\+\_\+\+ACK}}~0x0800
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a57a8a5a73f12268825d31bec6184b915}{I2\+C\+\_\+\+FUNC\+\_\+\+I2C}}~0x00000001
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a41ba50f5508feed338fe3181540e1894}{I2\+C\+\_\+\+FUNC\+\_\+10\+BIT\+\_\+\+ADDR}}~0x00000002
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_af023c6b90cc950f3673e98462ff52a59}{I2\+C\+\_\+\+FUNC\+\_\+\+PROTOCOL\+\_\+\+MANGLING}}~  0x00000004 /\texorpdfstring{$\ast$}{*} I2\+C\+\_\+\+M\+\_\+\{REV\+\_\+\+DIR\+\_\+\+ADDR,NOSTART,..\} \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_aef3b905e021dbe7aaf98da89c4648764}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+PEC}}~0x00000008
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_ab98217e0ad04cb3068e159c2de8fd84d}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+PROC\+\_\+\+CALL}}~0x00008000 /\texorpdfstring{$\ast$}{*} SMBus 2.\+0 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a4cf424f52753c3afe4ee9713c96358a2}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+QUICK}}~0x00010000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a2aea3a65daa2b1734e85d5c63b9e9672}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BYTE}}~0x00020000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a0a0e43b21d3085e3a00300f41ccf156d}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BYTE}}~0x00040000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a5645b268c2303289fdf043c3a035bf8d}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BYTE\+\_\+\+DATA}}~0x00080000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_ac4186861a5c7f01d45e1f4ecba20334c}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BYTE\+\_\+\+DATA}}~0x00100000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a1e313c48fbaba109e4b42b615c806459}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+WORD\+\_\+\+DATA}}~0x00200000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a485634a989b0ace55940b8235785fcc5}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+WORD\+\_\+\+DATA}}~0x00400000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a86389b833643e6b1a050f6d4a7027873}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+PROC\+\_\+\+CALL}}~0x00800000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a8a64d1f3b43e584549645386089fafe4}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BLOCK\+\_\+\+DATA}}~0x01000000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a1f3f845fc6c212f6d54848cc71e752ab}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BLOCK\+\_\+\+DATA}}~0x02000000
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a1e2efae197b3bcf4adb79b45065da621}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+I2\+C\+\_\+\+BLOCK}}~0x04000000  /\texorpdfstring{$\ast$}{*} I2C-\/like block xfer  \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a87990a457cb6785821f82eddd5bda85e}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+I2\+C\+\_\+\+BLOCK}}~0x08000000 /\texorpdfstring{$\ast$}{*} w/ 1-\/byte reg. addr. \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a0e940355fb6532a740e57aece17c670c}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+BYTE}}~  (\mbox{\hyperlink{i2c-dev_8h_a2aea3a65daa2b1734e85d5c63b9e9672}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BYTE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_a0a0e43b21d3085e3a00300f41ccf156d}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BYTE}})
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a3d09bc1b4dfbf7336abf83e477419b90}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+BYTE\+\_\+\+DATA}}~  (\mbox{\hyperlink{i2c-dev_8h_a5645b268c2303289fdf043c3a035bf8d}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BYTE\+\_\+\+DATA}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_ac4186861a5c7f01d45e1f4ecba20334c}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BYTE\+\_\+\+DATA}})
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a1448936de71a0846193adbde34900948}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WORD\+\_\+\+DATA}}~  (\mbox{\hyperlink{i2c-dev_8h_a1e313c48fbaba109e4b42b615c806459}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+WORD\+\_\+\+DATA}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_a485634a989b0ace55940b8235785fcc5}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+WORD\+\_\+\+DATA}})
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_aef52b94d71c11d2849c6f3ae62d0e29b}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+DATA}}~  (\mbox{\hyperlink{i2c-dev_8h_a8a64d1f3b43e584549645386089fafe4}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BLOCK\+\_\+\+DATA}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_a1f3f845fc6c212f6d54848cc71e752ab}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BLOCK\+\_\+\+DATA}})
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_ad94ca1f256004b790c2feb762ff963e7}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+I2\+C\+\_\+\+BLOCK}}~  (\mbox{\hyperlink{i2c-dev_8h_a1e2efae197b3bcf4adb79b45065da621}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+I2\+C\+\_\+\+BLOCK}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_a87990a457cb6785821f82eddd5bda85e}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+I2\+C\+\_\+\+BLOCK}})
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a21b4983c1a932e11d566a9e11734e4a8}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+HWPEC\+\_\+\+CALC}}~\mbox{\hyperlink{i2c-dev_8h_aef3b905e021dbe7aaf98da89c4648764}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+PEC}}
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_ac2dd8b77e329bba4a3ca9cd275f9bf50}{I2\+C\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+MAX}}~32 /\texorpdfstring{$\ast$}{*} As specified in SMBus standard \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a13045bd7a62d8d55acbcf174b7149cbf}{I2\+C\+\_\+\+SMBUS\+\_\+\+I2\+C\+\_\+\+BLOCK\+\_\+\+MAX}}
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a8f5482668eb7741ef21dd9c211d876c9}{I2\+C\+\_\+\+SMBUS\+\_\+\+READ}}~1
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_ac4d2a9af170b85b33c640c811f240c76}{I2\+C\+\_\+\+SMBUS\+\_\+\+WRITE}}~0
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a94760c9e3bb58f5535578eb52a0ffc0c}{I2\+C\+\_\+\+SMBUS\+\_\+\+QUICK}}~0
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a8006fa66a9d9224959fb8337a365a12a}{I2\+C\+\_\+\+SMBUS\+\_\+\+BYTE}}~1
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a3d7320d4d3f8b109344ee08feab0e533}{I2\+C\+\_\+\+SMBUS\+\_\+\+BYTE\+\_\+\+DATA}}~2
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_abd0ad56a944b1a95435d51cc54db36c4}{I2\+C\+\_\+\+SMBUS\+\_\+\+WORD\+\_\+\+DATA}}~3
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a140bc92b58f10de5eb796ad71e8f0da2}{I2\+C\+\_\+\+SMBUS\+\_\+\+PROC\+\_\+\+CALL}}~4
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a0253f81d1f2732492c1a05dc41094d12}{I2\+C\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+DATA}}~5
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a36bcbcb9294695fddb8606a32cbedc9b}{I2\+C\+\_\+\+SMBUS\+\_\+\+I2\+C\+\_\+\+BLOCK\+\_\+\+BROKEN}}~6
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a187e1de23e9935885cdb94ee429a2eed}{I2\+C\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+PROC\+\_\+\+CALL}}~7 /\texorpdfstring{$\ast$}{*} SMBus 2.\+0 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_aa5ecbb0ceaddcb905d68d366edfb026c}{I2\+C\+\_\+\+SMBUS\+\_\+\+I2\+C\+\_\+\+BLOCK\+\_\+\+DATA}}~8
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_ae8b7ab32459314e0c0162974f2ce22e1}{I2\+C\+\_\+\+RETRIES}}
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_afa3215f0aa766367f5d34bee80929152}{I2\+C\+\_\+\+TIMEOUT}}~0x0702 /\texorpdfstring{$\ast$}{*} set timeout in units of 10 ms \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_ab15137f7c592d05573de99f078516157}{I2\+C\+\_\+\+SLAVE}}~0x0703 /\texorpdfstring{$\ast$}{*} Use this slave address \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_afb1764d4b58fb542306c715ad6a28a42}{I2\+C\+\_\+\+SLAVE\+\_\+\+FORCE}}
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a2a0b1f3843e98977be7476579c851305}{I2\+C\+\_\+\+TENBIT}}~0x0704 /\texorpdfstring{$\ast$}{*} 0 for 7 bit addrs, != 0 for 10 bit \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a4c2f02700f22d4f76c670966aed5079a}{I2\+C\+\_\+\+FUNCS}}~0x0705 /\texorpdfstring{$\ast$}{*} Get the adapter functionality mask \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a7645f9831bcbbae2339fcff4d85691be}{I2\+C\+\_\+\+RDWR}}~0x0707 /\texorpdfstring{$\ast$}{*} Combined R/W transfer (one STOP only) \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a2a72d7072db21c407f82e6e73854b38f}{I2\+C\+\_\+\+PEC}}~0x0708   /\texorpdfstring{$\ast$}{*} != 0 to use PEC with SMBus \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a4e9d483fb9eb1074646726ce518b1d4d}{I2\+C\+\_\+\+SMBUS}}~0x0720 /\texorpdfstring{$\ast$}{*} SMBus transfer \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{i2c-dev_8h_a272399a0175400a2ebb55ff518a85012}{I2\+C\+\_\+\+RDRW\+\_\+\+IOCTL\+\_\+\+MAX\+\_\+\+MSGS}}~42
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\Hypertarget{i2c-dev_8h_a41ba50f5508feed338fe3181540e1894}\label{i2c-dev_8h_a41ba50f5508feed338fe3181540e1894} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_10BIT\_ADDR@{I2C\_FUNC\_10BIT\_ADDR}}
\index{I2C\_FUNC\_10BIT\_ADDR@{I2C\_FUNC\_10BIT\_ADDR}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_10BIT\_ADDR}{I2C\_FUNC\_10BIT\_ADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+10\+BIT\+\_\+\+ADDR~0x00000002}

\Hypertarget{i2c-dev_8h_a57a8a5a73f12268825d31bec6184b915}\label{i2c-dev_8h_a57a8a5a73f12268825d31bec6184b915} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_I2C@{I2C\_FUNC\_I2C}}
\index{I2C\_FUNC\_I2C@{I2C\_FUNC\_I2C}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_I2C}{I2C\_FUNC\_I2C}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+I2C~0x00000001}

\Hypertarget{i2c-dev_8h_af023c6b90cc950f3673e98462ff52a59}\label{i2c-dev_8h_af023c6b90cc950f3673e98462ff52a59} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_PROTOCOL\_MANGLING@{I2C\_FUNC\_PROTOCOL\_MANGLING}}
\index{I2C\_FUNC\_PROTOCOL\_MANGLING@{I2C\_FUNC\_PROTOCOL\_MANGLING}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_PROTOCOL\_MANGLING}{I2C\_FUNC\_PROTOCOL\_MANGLING}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+PROTOCOL\+\_\+\+MANGLING~  0x00000004 /\texorpdfstring{$\ast$}{*} I2\+C\+\_\+\+M\+\_\+\{REV\+\_\+\+DIR\+\_\+\+ADDR,NOSTART,..\} \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_aef52b94d71c11d2849c6f3ae62d0e29b}\label{i2c-dev_8h_aef52b94d71c11d2849c6f3ae62d0e29b} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_BLOCK\_DATA@{I2C\_FUNC\_SMBUS\_BLOCK\_DATA}}
\index{I2C\_FUNC\_SMBUS\_BLOCK\_DATA@{I2C\_FUNC\_SMBUS\_BLOCK\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_BLOCK\_DATA}{I2C\_FUNC\_SMBUS\_BLOCK\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+DATA~  (\mbox{\hyperlink{i2c-dev_8h_a8a64d1f3b43e584549645386089fafe4}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BLOCK\+\_\+\+DATA}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_a1f3f845fc6c212f6d54848cc71e752ab}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BLOCK\+\_\+\+DATA}})}

\Hypertarget{i2c-dev_8h_ab98217e0ad04cb3068e159c2de8fd84d}\label{i2c-dev_8h_ab98217e0ad04cb3068e159c2de8fd84d} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_BLOCK\_PROC\_CALL@{I2C\_FUNC\_SMBUS\_BLOCK\_PROC\_CALL}}
\index{I2C\_FUNC\_SMBUS\_BLOCK\_PROC\_CALL@{I2C\_FUNC\_SMBUS\_BLOCK\_PROC\_CALL}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_BLOCK\_PROC\_CALL}{I2C\_FUNC\_SMBUS\_BLOCK\_PROC\_CALL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+PROC\+\_\+\+CALL~0x00008000 /\texorpdfstring{$\ast$}{*} SMBus 2.\+0 \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a0e940355fb6532a740e57aece17c670c}\label{i2c-dev_8h_a0e940355fb6532a740e57aece17c670c} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_BYTE@{I2C\_FUNC\_SMBUS\_BYTE}}
\index{I2C\_FUNC\_SMBUS\_BYTE@{I2C\_FUNC\_SMBUS\_BYTE}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_BYTE}{I2C\_FUNC\_SMBUS\_BYTE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+BYTE~  (\mbox{\hyperlink{i2c-dev_8h_a2aea3a65daa2b1734e85d5c63b9e9672}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BYTE}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_a0a0e43b21d3085e3a00300f41ccf156d}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BYTE}})}

\Hypertarget{i2c-dev_8h_a3d09bc1b4dfbf7336abf83e477419b90}\label{i2c-dev_8h_a3d09bc1b4dfbf7336abf83e477419b90} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_BYTE\_DATA@{I2C\_FUNC\_SMBUS\_BYTE\_DATA}}
\index{I2C\_FUNC\_SMBUS\_BYTE\_DATA@{I2C\_FUNC\_SMBUS\_BYTE\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_BYTE\_DATA}{I2C\_FUNC\_SMBUS\_BYTE\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+BYTE\+\_\+\+DATA~  (\mbox{\hyperlink{i2c-dev_8h_a5645b268c2303289fdf043c3a035bf8d}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BYTE\+\_\+\+DATA}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_ac4186861a5c7f01d45e1f4ecba20334c}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BYTE\+\_\+\+DATA}})}

\Hypertarget{i2c-dev_8h_a21b4983c1a932e11d566a9e11734e4a8}\label{i2c-dev_8h_a21b4983c1a932e11d566a9e11734e4a8} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_HWPEC\_CALC@{I2C\_FUNC\_SMBUS\_HWPEC\_CALC}}
\index{I2C\_FUNC\_SMBUS\_HWPEC\_CALC@{I2C\_FUNC\_SMBUS\_HWPEC\_CALC}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_HWPEC\_CALC}{I2C\_FUNC\_SMBUS\_HWPEC\_CALC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+HWPEC\+\_\+\+CALC~\mbox{\hyperlink{i2c-dev_8h_aef3b905e021dbe7aaf98da89c4648764}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+PEC}}}

\Hypertarget{i2c-dev_8h_ad94ca1f256004b790c2feb762ff963e7}\label{i2c-dev_8h_ad94ca1f256004b790c2feb762ff963e7} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_I2C\_BLOCK@{I2C\_FUNC\_SMBUS\_I2C\_BLOCK}}
\index{I2C\_FUNC\_SMBUS\_I2C\_BLOCK@{I2C\_FUNC\_SMBUS\_I2C\_BLOCK}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_I2C\_BLOCK}{I2C\_FUNC\_SMBUS\_I2C\_BLOCK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+I2\+C\+\_\+\+BLOCK~  (\mbox{\hyperlink{i2c-dev_8h_a1e2efae197b3bcf4adb79b45065da621}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+I2\+C\+\_\+\+BLOCK}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_a87990a457cb6785821f82eddd5bda85e}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+I2\+C\+\_\+\+BLOCK}})}

\Hypertarget{i2c-dev_8h_aef3b905e021dbe7aaf98da89c4648764}\label{i2c-dev_8h_aef3b905e021dbe7aaf98da89c4648764} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_PEC@{I2C\_FUNC\_SMBUS\_PEC}}
\index{I2C\_FUNC\_SMBUS\_PEC@{I2C\_FUNC\_SMBUS\_PEC}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_PEC}{I2C\_FUNC\_SMBUS\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+PEC~0x00000008}

\Hypertarget{i2c-dev_8h_a86389b833643e6b1a050f6d4a7027873}\label{i2c-dev_8h_a86389b833643e6b1a050f6d4a7027873} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_PROC\_CALL@{I2C\_FUNC\_SMBUS\_PROC\_CALL}}
\index{I2C\_FUNC\_SMBUS\_PROC\_CALL@{I2C\_FUNC\_SMBUS\_PROC\_CALL}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_PROC\_CALL}{I2C\_FUNC\_SMBUS\_PROC\_CALL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+PROC\+\_\+\+CALL~0x00800000}

\Hypertarget{i2c-dev_8h_a4cf424f52753c3afe4ee9713c96358a2}\label{i2c-dev_8h_a4cf424f52753c3afe4ee9713c96358a2} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_QUICK@{I2C\_FUNC\_SMBUS\_QUICK}}
\index{I2C\_FUNC\_SMBUS\_QUICK@{I2C\_FUNC\_SMBUS\_QUICK}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_QUICK}{I2C\_FUNC\_SMBUS\_QUICK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+QUICK~0x00010000}

\Hypertarget{i2c-dev_8h_a8a64d1f3b43e584549645386089fafe4}\label{i2c-dev_8h_a8a64d1f3b43e584549645386089fafe4} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_READ\_BLOCK\_DATA@{I2C\_FUNC\_SMBUS\_READ\_BLOCK\_DATA}}
\index{I2C\_FUNC\_SMBUS\_READ\_BLOCK\_DATA@{I2C\_FUNC\_SMBUS\_READ\_BLOCK\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_READ\_BLOCK\_DATA}{I2C\_FUNC\_SMBUS\_READ\_BLOCK\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BLOCK\+\_\+\+DATA~0x01000000}

\Hypertarget{i2c-dev_8h_a2aea3a65daa2b1734e85d5c63b9e9672}\label{i2c-dev_8h_a2aea3a65daa2b1734e85d5c63b9e9672} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_READ\_BYTE@{I2C\_FUNC\_SMBUS\_READ\_BYTE}}
\index{I2C\_FUNC\_SMBUS\_READ\_BYTE@{I2C\_FUNC\_SMBUS\_READ\_BYTE}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_READ\_BYTE}{I2C\_FUNC\_SMBUS\_READ\_BYTE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BYTE~0x00020000}

\Hypertarget{i2c-dev_8h_a5645b268c2303289fdf043c3a035bf8d}\label{i2c-dev_8h_a5645b268c2303289fdf043c3a035bf8d} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_READ\_BYTE\_DATA@{I2C\_FUNC\_SMBUS\_READ\_BYTE\_DATA}}
\index{I2C\_FUNC\_SMBUS\_READ\_BYTE\_DATA@{I2C\_FUNC\_SMBUS\_READ\_BYTE\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_READ\_BYTE\_DATA}{I2C\_FUNC\_SMBUS\_READ\_BYTE\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+BYTE\+\_\+\+DATA~0x00080000}

\Hypertarget{i2c-dev_8h_a1e2efae197b3bcf4adb79b45065da621}\label{i2c-dev_8h_a1e2efae197b3bcf4adb79b45065da621} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_READ\_I2C\_BLOCK@{I2C\_FUNC\_SMBUS\_READ\_I2C\_BLOCK}}
\index{I2C\_FUNC\_SMBUS\_READ\_I2C\_BLOCK@{I2C\_FUNC\_SMBUS\_READ\_I2C\_BLOCK}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_READ\_I2C\_BLOCK}{I2C\_FUNC\_SMBUS\_READ\_I2C\_BLOCK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+I2\+C\+\_\+\+BLOCK~0x04000000  /\texorpdfstring{$\ast$}{*} I2C-\/like block xfer  \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a1e313c48fbaba109e4b42b615c806459}\label{i2c-dev_8h_a1e313c48fbaba109e4b42b615c806459} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_READ\_WORD\_DATA@{I2C\_FUNC\_SMBUS\_READ\_WORD\_DATA}}
\index{I2C\_FUNC\_SMBUS\_READ\_WORD\_DATA@{I2C\_FUNC\_SMBUS\_READ\_WORD\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_READ\_WORD\_DATA}{I2C\_FUNC\_SMBUS\_READ\_WORD\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+WORD\+\_\+\+DATA~0x00200000}

\Hypertarget{i2c-dev_8h_a1448936de71a0846193adbde34900948}\label{i2c-dev_8h_a1448936de71a0846193adbde34900948} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_WORD\_DATA@{I2C\_FUNC\_SMBUS\_WORD\_DATA}}
\index{I2C\_FUNC\_SMBUS\_WORD\_DATA@{I2C\_FUNC\_SMBUS\_WORD\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_WORD\_DATA}{I2C\_FUNC\_SMBUS\_WORD\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WORD\+\_\+\+DATA~  (\mbox{\hyperlink{i2c-dev_8h_a1e313c48fbaba109e4b42b615c806459}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+READ\+\_\+\+WORD\+\_\+\+DATA}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{i2c-dev_8h_a485634a989b0ace55940b8235785fcc5}{I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+WORD\+\_\+\+DATA}})}

\Hypertarget{i2c-dev_8h_a1f3f845fc6c212f6d54848cc71e752ab}\label{i2c-dev_8h_a1f3f845fc6c212f6d54848cc71e752ab} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_WRITE\_BLOCK\_DATA@{I2C\_FUNC\_SMBUS\_WRITE\_BLOCK\_DATA}}
\index{I2C\_FUNC\_SMBUS\_WRITE\_BLOCK\_DATA@{I2C\_FUNC\_SMBUS\_WRITE\_BLOCK\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_WRITE\_BLOCK\_DATA}{I2C\_FUNC\_SMBUS\_WRITE\_BLOCK\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BLOCK\+\_\+\+DATA~0x02000000}

\Hypertarget{i2c-dev_8h_a0a0e43b21d3085e3a00300f41ccf156d}\label{i2c-dev_8h_a0a0e43b21d3085e3a00300f41ccf156d} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_WRITE\_BYTE@{I2C\_FUNC\_SMBUS\_WRITE\_BYTE}}
\index{I2C\_FUNC\_SMBUS\_WRITE\_BYTE@{I2C\_FUNC\_SMBUS\_WRITE\_BYTE}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_WRITE\_BYTE}{I2C\_FUNC\_SMBUS\_WRITE\_BYTE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BYTE~0x00040000}

\Hypertarget{i2c-dev_8h_ac4186861a5c7f01d45e1f4ecba20334c}\label{i2c-dev_8h_ac4186861a5c7f01d45e1f4ecba20334c} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_WRITE\_BYTE\_DATA@{I2C\_FUNC\_SMBUS\_WRITE\_BYTE\_DATA}}
\index{I2C\_FUNC\_SMBUS\_WRITE\_BYTE\_DATA@{I2C\_FUNC\_SMBUS\_WRITE\_BYTE\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_WRITE\_BYTE\_DATA}{I2C\_FUNC\_SMBUS\_WRITE\_BYTE\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+BYTE\+\_\+\+DATA~0x00100000}

\Hypertarget{i2c-dev_8h_a87990a457cb6785821f82eddd5bda85e}\label{i2c-dev_8h_a87990a457cb6785821f82eddd5bda85e} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_WRITE\_I2C\_BLOCK@{I2C\_FUNC\_SMBUS\_WRITE\_I2C\_BLOCK}}
\index{I2C\_FUNC\_SMBUS\_WRITE\_I2C\_BLOCK@{I2C\_FUNC\_SMBUS\_WRITE\_I2C\_BLOCK}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_WRITE\_I2C\_BLOCK}{I2C\_FUNC\_SMBUS\_WRITE\_I2C\_BLOCK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+I2\+C\+\_\+\+BLOCK~0x08000000 /\texorpdfstring{$\ast$}{*} w/ 1-\/byte reg. addr. \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a485634a989b0ace55940b8235785fcc5}\label{i2c-dev_8h_a485634a989b0ace55940b8235785fcc5} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNC\_SMBUS\_WRITE\_WORD\_DATA@{I2C\_FUNC\_SMBUS\_WRITE\_WORD\_DATA}}
\index{I2C\_FUNC\_SMBUS\_WRITE\_WORD\_DATA@{I2C\_FUNC\_SMBUS\_WRITE\_WORD\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNC\_SMBUS\_WRITE\_WORD\_DATA}{I2C\_FUNC\_SMBUS\_WRITE\_WORD\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNC\+\_\+\+SMBUS\+\_\+\+WRITE\+\_\+\+WORD\+\_\+\+DATA~0x00400000}

\Hypertarget{i2c-dev_8h_a4c2f02700f22d4f76c670966aed5079a}\label{i2c-dev_8h_a4c2f02700f22d4f76c670966aed5079a} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_FUNCS@{I2C\_FUNCS}}
\index{I2C\_FUNCS@{I2C\_FUNCS}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_FUNCS}{I2C\_FUNCS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FUNCS~0x0705 /\texorpdfstring{$\ast$}{*} Get the adapter functionality mask \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a0629c50bb05b4c037e726373da50755b}\label{i2c-dev_8h_a0629c50bb05b4c037e726373da50755b} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_M\_IGNORE\_NAK@{I2C\_M\_IGNORE\_NAK}}
\index{I2C\_M\_IGNORE\_NAK@{I2C\_M\_IGNORE\_NAK}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_M\_IGNORE\_NAK}{I2C\_M\_IGNORE\_NAK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+M\+\_\+\+IGNORE\+\_\+\+NAK~0x1000}

\Hypertarget{i2c-dev_8h_adb8351c5c02ca2b6909baa9d374ff6d4}\label{i2c-dev_8h_adb8351c5c02ca2b6909baa9d374ff6d4} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_M\_NO\_RD\_ACK@{I2C\_M\_NO\_RD\_ACK}}
\index{I2C\_M\_NO\_RD\_ACK@{I2C\_M\_NO\_RD\_ACK}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_M\_NO\_RD\_ACK}{I2C\_M\_NO\_RD\_ACK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+M\+\_\+\+NO\+\_\+\+RD\+\_\+\+ACK~0x0800}

\Hypertarget{i2c-dev_8h_a7a467d37a113d97496f0fa69c6c15650}\label{i2c-dev_8h_a7a467d37a113d97496f0fa69c6c15650} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_M\_NOSTART@{I2C\_M\_NOSTART}}
\index{I2C\_M\_NOSTART@{I2C\_M\_NOSTART}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_M\_NOSTART}{I2C\_M\_NOSTART}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+M\+\_\+\+NOSTART~0x4000}

\Hypertarget{i2c-dev_8h_adb8eddbb89e88c4fc0e44306fc878b85}\label{i2c-dev_8h_adb8eddbb89e88c4fc0e44306fc878b85} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_M\_RD@{I2C\_M\_RD}}
\index{I2C\_M\_RD@{I2C\_M\_RD}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_M\_RD}{I2C\_M\_RD}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+M\+\_\+\+RD~0x01}

\Hypertarget{i2c-dev_8h_a6392dd65e4022a3ed20fc2d7dca3392f}\label{i2c-dev_8h_a6392dd65e4022a3ed20fc2d7dca3392f} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_M\_REV\_DIR\_ADDR@{I2C\_M\_REV\_DIR\_ADDR}}
\index{I2C\_M\_REV\_DIR\_ADDR@{I2C\_M\_REV\_DIR\_ADDR}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_M\_REV\_DIR\_ADDR}{I2C\_M\_REV\_DIR\_ADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+M\+\_\+\+REV\+\_\+\+DIR\+\_\+\+ADDR~0x2000}

\Hypertarget{i2c-dev_8h_abe53ff15e0717ccbd1d4c656c09ee53a}\label{i2c-dev_8h_abe53ff15e0717ccbd1d4c656c09ee53a} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_M\_TEN@{I2C\_M\_TEN}}
\index{I2C\_M\_TEN@{I2C\_M\_TEN}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_M\_TEN}{I2C\_M\_TEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+M\+\_\+\+TEN~0x10 /\texorpdfstring{$\ast$}{*} we have a ten bit chip address       \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a2a72d7072db21c407f82e6e73854b38f}\label{i2c-dev_8h_a2a72d7072db21c407f82e6e73854b38f} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_PEC@{I2C\_PEC}}
\index{I2C\_PEC@{I2C\_PEC}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_PEC}{I2C\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+PEC~0x0708   /\texorpdfstring{$\ast$}{*} != 0 to use PEC with SMBus \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a272399a0175400a2ebb55ff518a85012}\label{i2c-dev_8h_a272399a0175400a2ebb55ff518a85012} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_RDRW\_IOCTL\_MAX\_MSGS@{I2C\_RDRW\_IOCTL\_MAX\_MSGS}}
\index{I2C\_RDRW\_IOCTL\_MAX\_MSGS@{I2C\_RDRW\_IOCTL\_MAX\_MSGS}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RDRW\_IOCTL\_MAX\_MSGS}{I2C\_RDRW\_IOCTL\_MAX\_MSGS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RDRW\+\_\+\+IOCTL\+\_\+\+MAX\+\_\+\+MSGS~42}

\Hypertarget{i2c-dev_8h_a7645f9831bcbbae2339fcff4d85691be}\label{i2c-dev_8h_a7645f9831bcbbae2339fcff4d85691be} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_RDWR@{I2C\_RDWR}}
\index{I2C\_RDWR@{I2C\_RDWR}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RDWR}{I2C\_RDWR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RDWR~0x0707 /\texorpdfstring{$\ast$}{*} Combined R/W transfer (one STOP only) \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_ae8b7ab32459314e0c0162974f2ce22e1}\label{i2c-dev_8h_ae8b7ab32459314e0c0162974f2ce22e1} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_RETRIES@{I2C\_RETRIES}}
\index{I2C\_RETRIES@{I2C\_RETRIES}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_RETRIES}{I2C\_RETRIES}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+RETRIES}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ 0x0701\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ number\ of\ times\ a\ device\ address\ should\ \(\backslash\)}}
\DoxyCodeLine{\textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ be\ polled\ when\ not\ acknowledging\ */}}

\end{DoxyCode}
\Hypertarget{i2c-dev_8h_ab15137f7c592d05573de99f078516157}\label{i2c-dev_8h_ab15137f7c592d05573de99f078516157} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SLAVE@{I2C\_SLAVE}}
\index{I2C\_SLAVE@{I2C\_SLAVE}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SLAVE}{I2C\_SLAVE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SLAVE~0x0703 /\texorpdfstring{$\ast$}{*} Use this slave address \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_afb1764d4b58fb542306c715ad6a28a42}\label{i2c-dev_8h_afb1764d4b58fb542306c715ad6a28a42} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SLAVE\_FORCE@{I2C\_SLAVE\_FORCE}}
\index{I2C\_SLAVE\_FORCE@{I2C\_SLAVE\_FORCE}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SLAVE\_FORCE}{I2C\_SLAVE\_FORCE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SLAVE\+\_\+\+FORCE}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ 0x0706\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Use\ this\ slave\ address,\ even\ if\ it\ \(\backslash\)}}
\DoxyCodeLine{\textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ is\ already\ in\ use\ by\ a\ driver!\ */}}

\end{DoxyCode}
\Hypertarget{i2c-dev_8h_a4e9d483fb9eb1074646726ce518b1d4d}\label{i2c-dev_8h_a4e9d483fb9eb1074646726ce518b1d4d} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS@{I2C\_SMBUS}}
\index{I2C\_SMBUS@{I2C\_SMBUS}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS}{I2C\_SMBUS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS~0x0720 /\texorpdfstring{$\ast$}{*} SMBus transfer \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a0253f81d1f2732492c1a05dc41094d12}\label{i2c-dev_8h_a0253f81d1f2732492c1a05dc41094d12} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_BLOCK\_DATA@{I2C\_SMBUS\_BLOCK\_DATA}}
\index{I2C\_SMBUS\_BLOCK\_DATA@{I2C\_SMBUS\_BLOCK\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_BLOCK\_DATA}{I2C\_SMBUS\_BLOCK\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+DATA~5}

\Hypertarget{i2c-dev_8h_ac2dd8b77e329bba4a3ca9cd275f9bf50}\label{i2c-dev_8h_ac2dd8b77e329bba4a3ca9cd275f9bf50} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_BLOCK\_MAX@{I2C\_SMBUS\_BLOCK\_MAX}}
\index{I2C\_SMBUS\_BLOCK\_MAX@{I2C\_SMBUS\_BLOCK\_MAX}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_BLOCK\_MAX}{I2C\_SMBUS\_BLOCK\_MAX}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+MAX~32 /\texorpdfstring{$\ast$}{*} As specified in SMBus standard \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a187e1de23e9935885cdb94ee429a2eed}\label{i2c-dev_8h_a187e1de23e9935885cdb94ee429a2eed} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_BLOCK\_PROC\_CALL@{I2C\_SMBUS\_BLOCK\_PROC\_CALL}}
\index{I2C\_SMBUS\_BLOCK\_PROC\_CALL@{I2C\_SMBUS\_BLOCK\_PROC\_CALL}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_BLOCK\_PROC\_CALL}{I2C\_SMBUS\_BLOCK\_PROC\_CALL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+BLOCK\+\_\+\+PROC\+\_\+\+CALL~7 /\texorpdfstring{$\ast$}{*} SMBus 2.\+0 \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_a8006fa66a9d9224959fb8337a365a12a}\label{i2c-dev_8h_a8006fa66a9d9224959fb8337a365a12a} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_BYTE@{I2C\_SMBUS\_BYTE}}
\index{I2C\_SMBUS\_BYTE@{I2C\_SMBUS\_BYTE}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_BYTE}{I2C\_SMBUS\_BYTE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+BYTE~1}

\Hypertarget{i2c-dev_8h_a3d7320d4d3f8b109344ee08feab0e533}\label{i2c-dev_8h_a3d7320d4d3f8b109344ee08feab0e533} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_BYTE\_DATA@{I2C\_SMBUS\_BYTE\_DATA}}
\index{I2C\_SMBUS\_BYTE\_DATA@{I2C\_SMBUS\_BYTE\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_BYTE\_DATA}{I2C\_SMBUS\_BYTE\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+BYTE\+\_\+\+DATA~2}

\Hypertarget{i2c-dev_8h_a36bcbcb9294695fddb8606a32cbedc9b}\label{i2c-dev_8h_a36bcbcb9294695fddb8606a32cbedc9b} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_I2C\_BLOCK\_BROKEN@{I2C\_SMBUS\_I2C\_BLOCK\_BROKEN}}
\index{I2C\_SMBUS\_I2C\_BLOCK\_BROKEN@{I2C\_SMBUS\_I2C\_BLOCK\_BROKEN}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_I2C\_BLOCK\_BROKEN}{I2C\_SMBUS\_I2C\_BLOCK\_BROKEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+I2\+C\+\_\+\+BLOCK\+\_\+\+BROKEN~6}

\Hypertarget{i2c-dev_8h_aa5ecbb0ceaddcb905d68d366edfb026c}\label{i2c-dev_8h_aa5ecbb0ceaddcb905d68d366edfb026c} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_I2C\_BLOCK\_DATA@{I2C\_SMBUS\_I2C\_BLOCK\_DATA}}
\index{I2C\_SMBUS\_I2C\_BLOCK\_DATA@{I2C\_SMBUS\_I2C\_BLOCK\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_I2C\_BLOCK\_DATA}{I2C\_SMBUS\_I2C\_BLOCK\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+I2\+C\+\_\+\+BLOCK\+\_\+\+DATA~8}

\Hypertarget{i2c-dev_8h_a13045bd7a62d8d55acbcf174b7149cbf}\label{i2c-dev_8h_a13045bd7a62d8d55acbcf174b7149cbf} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_I2C\_BLOCK\_MAX@{I2C\_SMBUS\_I2C\_BLOCK\_MAX}}
\index{I2C\_SMBUS\_I2C\_BLOCK\_MAX@{I2C\_SMBUS\_I2C\_BLOCK\_MAX}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_I2C\_BLOCK\_MAX}{I2C\_SMBUS\_I2C\_BLOCK\_MAX}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+I2\+C\+\_\+\+BLOCK\+\_\+\+MAX}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ 32\ \textcolor{comment}{/*\ Not\ specified\ but\ we\ use\ same\ structure\ \(\backslash\)}}
\DoxyCodeLine{\textcolor{comment}{\ \ \ \ \ \ */}}

\end{DoxyCode}
\Hypertarget{i2c-dev_8h_a140bc92b58f10de5eb796ad71e8f0da2}\label{i2c-dev_8h_a140bc92b58f10de5eb796ad71e8f0da2} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_PROC\_CALL@{I2C\_SMBUS\_PROC\_CALL}}
\index{I2C\_SMBUS\_PROC\_CALL@{I2C\_SMBUS\_PROC\_CALL}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_PROC\_CALL}{I2C\_SMBUS\_PROC\_CALL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+PROC\+\_\+\+CALL~4}

\Hypertarget{i2c-dev_8h_a94760c9e3bb58f5535578eb52a0ffc0c}\label{i2c-dev_8h_a94760c9e3bb58f5535578eb52a0ffc0c} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_QUICK@{I2C\_SMBUS\_QUICK}}
\index{I2C\_SMBUS\_QUICK@{I2C\_SMBUS\_QUICK}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_QUICK}{I2C\_SMBUS\_QUICK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+QUICK~0}

\Hypertarget{i2c-dev_8h_a8f5482668eb7741ef21dd9c211d876c9}\label{i2c-dev_8h_a8f5482668eb7741ef21dd9c211d876c9} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_READ@{I2C\_SMBUS\_READ}}
\index{I2C\_SMBUS\_READ@{I2C\_SMBUS\_READ}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_READ}{I2C\_SMBUS\_READ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+READ~1}

\Hypertarget{i2c-dev_8h_abd0ad56a944b1a95435d51cc54db36c4}\label{i2c-dev_8h_abd0ad56a944b1a95435d51cc54db36c4} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_WORD\_DATA@{I2C\_SMBUS\_WORD\_DATA}}
\index{I2C\_SMBUS\_WORD\_DATA@{I2C\_SMBUS\_WORD\_DATA}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_WORD\_DATA}{I2C\_SMBUS\_WORD\_DATA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+WORD\+\_\+\+DATA~3}

\Hypertarget{i2c-dev_8h_ac4d2a9af170b85b33c640c811f240c76}\label{i2c-dev_8h_ac4d2a9af170b85b33c640c811f240c76} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_SMBUS\_WRITE@{I2C\_SMBUS\_WRITE}}
\index{I2C\_SMBUS\_WRITE@{I2C\_SMBUS\_WRITE}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_SMBUS\_WRITE}{I2C\_SMBUS\_WRITE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SMBUS\+\_\+\+WRITE~0}

\Hypertarget{i2c-dev_8h_a2a0b1f3843e98977be7476579c851305}\label{i2c-dev_8h_a2a0b1f3843e98977be7476579c851305} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_TENBIT@{I2C\_TENBIT}}
\index{I2C\_TENBIT@{I2C\_TENBIT}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TENBIT}{I2C\_TENBIT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TENBIT~0x0704 /\texorpdfstring{$\ast$}{*} 0 for 7 bit addrs, != 0 for 10 bit \texorpdfstring{$\ast$}{*}/}

\Hypertarget{i2c-dev_8h_afa3215f0aa766367f5d34bee80929152}\label{i2c-dev_8h_afa3215f0aa766367f5d34bee80929152} 
\index{i2c-\/dev.h@{i2c-\/dev.h}!I2C\_TIMEOUT@{I2C\_TIMEOUT}}
\index{I2C\_TIMEOUT@{I2C\_TIMEOUT}!i2c-\/dev.h@{i2c-\/dev.h}}
\doxysubsubsection{\texorpdfstring{I2C\_TIMEOUT}{I2C\_TIMEOUT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TIMEOUT~0x0702 /\texorpdfstring{$\ast$}{*} set timeout in units of 10 ms \texorpdfstring{$\ast$}{*}/}

