#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 05:50:13 2025
# Process ID: 16736
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 3192.504 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.184 ; gain = 114.992 ; free physical = 344791 ; free virtual = 435093
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16838
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2822.672 ; gain = 390.652 ; free physical = 342044 ; free virtual = 432453
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_9s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_9s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/avgpool/avgpool-c2-s2/avgpool-p5-c2-s2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_5_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_6_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_7_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_8_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_9_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.578 ; gain = 511.559 ; free physical = 341700 ; free virtual = 432186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2955.453 ; gain = 523.434 ; free physical = 341650 ; free virtual = 432144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2972.363 ; gain = 540.344 ; free physical = 341647 ; free virtual = 432142
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3028.051 ; gain = 596.031 ; free physical = 341581 ; free virtual = 432106
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 10    
	   2 Input   12 Bit       Adders := 10    
	   3 Input   10 Bit       Adders := 28    
	   2 Input   10 Bit       Adders := 14    
	   3 Input    5 Bit       Adders := 40    
	   2 Input    5 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 90    
+---XORs : 
	   2 Input      1 Bit         XORs := 190   
+---Registers : 
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 241   
	                4 Bit    Registers := 57    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 275   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 197   
	   2 Input   10 Bit        Muxes := 278   
	   8 Input   10 Bit        Muxes := 20    
	   2 Input    9 Bit        Muxes := 190   
	   3 Input    9 Bit        Muxes := 40    
	   2 Input    8 Bit        Muxes := 20    
	   3 Input    8 Bit        Muxes := 20    
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 220   
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 48    
	   2 Input    1 Bit        Muxes := 238   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 4160.074 ; gain = 1728.055 ; free physical = 337630 ; free virtual = 428720
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 4160.074 ; gain = 1728.055 ; free physical = 337583 ; free virtual = 428697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337329 ; free virtual = 428499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337198 ; free virtual = 428424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337201 ; free virtual = 428427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337195 ; free virtual = 428429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337194 ; free virtual = 428432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337106 ; free virtual = 428368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337084 ; free virtual = 428350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   504|
|3     |LUT1   |   144|
|4     |LUT2   |   348|
|5     |LUT3   |   964|
|6     |LUT4   |  3438|
|7     |LUT5   |  1820|
|8     |LUT6   |  4104|
|9     |MUXF7  |    15|
|10    |FDRE   |  2906|
|11    |FDSE   |   159|
|12    |IBUF   |  1004|
|13    |OBUF   |   113|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                       |Cells |
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                             | 15520|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                 |    84|
|3     |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w10_d2_S                                                      |    60|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_133                                         |    39|
|5     |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w10_d2_S_0                                                    |    53|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_132                                         |    42|
|7     |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w10_d2_S_1                                                    |    52|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_131                                         |    42|
|9     |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w10_d2_S_2                                                    |    59|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_130                                         |    50|
|11    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w10_d2_S_3                                                    |    60|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_129                                         |    50|
|13    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w10_d2_S_4                                                    |    59|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_128                                         |    50|
|15    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w10_d2_S_5                                                    |    60|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_127                                         |    50|
|17    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w10_d2_S_6                                                    |    77|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_126                                         |    66|
|19    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w10_d2_S_7                                                    |    80|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_125                                         |    66|
|21    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w10_d2_S_8                                                    |    49|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_124                                         |    39|
|23    |  sparse_arr_feat_pool1_out_1_U                                       |hls_dummy_fifo_w10_d2_S_9                                                    |    40|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_123                                         |    32|
|25    |  sparse_arr_feat_pool1_out_2_U                                       |hls_dummy_fifo_w10_d2_S_10                                                   |    40|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_122                                         |    32|
|27    |  sparse_arr_feat_pool1_out_3_U                                       |hls_dummy_fifo_w10_d2_S_11                                                   |    40|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_121                                         |    32|
|29    |  sparse_arr_feat_pool1_out_4_U                                       |hls_dummy_fifo_w10_d2_S_12                                                   |    41|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_120                                         |    32|
|31    |  sparse_arr_feat_pool1_out_5_U                                       |hls_dummy_fifo_w10_d2_S_13                                                   |    41|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_119                                         |    32|
|33    |  sparse_arr_feat_pool1_out_6_U                                       |hls_dummy_fifo_w10_d2_S_14                                                   |    40|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_118                                         |    32|
|35    |  sparse_arr_feat_pool1_out_7_U                                       |hls_dummy_fifo_w10_d2_S_15                                                   |    41|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_117                                         |    32|
|37    |  sparse_arr_feat_pool1_out_8_U                                       |hls_dummy_fifo_w10_d2_S_16                                                   |    48|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_116                                         |    40|
|39    |  sparse_arr_feat_pool1_out_9_U                                       |hls_dummy_fifo_w10_d2_S_17                                                   |    48|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_115                                         |    40|
|41    |  sparse_arr_feat_pool1_out_U                                         |hls_dummy_fifo_w10_d2_S_18                                                   |    42|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_114                                         |    32|
|43    |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w10_d2_S_19                                                   |   865|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_113                                         |   848|
|45    |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                   |   861|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_112                                         |   844|
|47    |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w10_d2_S_21                                                   |   885|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_111                                         |   866|
|49    |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w10_d2_S_22                                                   |   939|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg_110                                         |   922|
|51    |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w10_d2_S_23                                                   |   911|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                                |hls_dummy_fifo_w10_d2_S_ShiftReg                                             |   894|
|53    |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S                                                       |    57|
|54    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_109                                          |    47|
|55    |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_24                                                    |    23|
|56    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_108                                          |    14|
|57    |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_25                                                    |    51|
|58    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_107                                          |    42|
|59    |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_26                                                    |    23|
|60    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_106                                          |    14|
|61    |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_27                                                    |    58|
|62    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_105                                          |    49|
|63    |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_28                                                    |    24|
|64    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_104                                          |    14|
|65    |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_29                                                    |    52|
|66    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_103                                          |    43|
|67    |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_30                                                    |    24|
|68    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_102                                          |    14|
|69    |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_31                                                    |    58|
|70    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_101                                          |    49|
|71    |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_32                                                    |    23|
|72    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_100                                          |    14|
|73    |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_33                                                    |    61|
|74    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_99                                           |    50|
|75    |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_34                                                    |    24|
|76    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_98                                           |    16|
|77    |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_35                                                    |    68|
|78    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_97                                           |    58|
|79    |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_36                                                    |    24|
|80    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_96                                           |    16|
|81    |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_37                                                    |    45|
|82    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_95                                           |    36|
|83    |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_38                                                    |    20|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_94                                           |    12|
|85    |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_39                                                    |    51|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_93                                           |    41|
|87    |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_40                                                    |    20|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_92                                           |    12|
|89    |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_41                                                    |    50|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_91                                           |    39|
|91    |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_42                                                    |    24|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                              |    14|
|93    |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_U0    |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_5_1_2_s    |  3115|
|94    |    mul_10s_10s_18_1_1_U11                                            |hls_dummy_mul_10s_10s_18_1_1                                                 |    77|
|95    |    mul_10s_10s_18_1_1_U12                                            |hls_dummy_mul_10s_10s_18_1_1_43                                              |    77|
|96    |    mul_10s_10s_18_1_1_U13                                            |hls_dummy_mul_10s_10s_18_1_1_44                                              |    77|
|97    |    mul_10s_10s_18_1_1_U14                                            |hls_dummy_mul_10s_10s_18_1_1_45                                              |    95|
|98    |    mul_10s_10s_18_1_1_U15                                            |hls_dummy_mul_10s_10s_18_1_1_46                                              |    30|
|99    |    mul_10s_10s_18_1_1_U16                                            |hls_dummy_mul_10s_10s_18_1_1_47                                              |    49|
|100   |    mul_10s_10s_18_1_1_U17                                            |hls_dummy_mul_10s_10s_18_1_1_48                                              |    53|
|101   |    mul_10s_10s_18_1_1_U18                                            |hls_dummy_mul_10s_10s_18_1_1_49                                              |    53|
|102   |    mul_10s_10s_18_1_1_U19                                            |hls_dummy_mul_10s_10s_18_1_1_50                                              |    58|
|103   |    mul_10s_10s_18_1_1_U21                                            |hls_dummy_mul_10s_10s_18_1_1_51                                              |    46|
|104   |    mul_10s_10s_18_1_1_U22                                            |hls_dummy_mul_10s_10s_18_1_1_52                                              |    41|
|105   |    mul_10s_10s_18_1_1_U23                                            |hls_dummy_mul_10s_10s_18_1_1_53                                              |    41|
|106   |    mul_10s_10s_18_1_1_U24                                            |hls_dummy_mul_10s_10s_18_1_1_54                                              |    55|
|107   |    mul_10s_10s_18_1_1_U25                                            |hls_dummy_mul_10s_10s_18_1_1_55                                              |    30|
|108   |    mul_10s_10s_18_1_1_U26                                            |hls_dummy_mul_10s_10s_18_1_1_56                                              |    49|
|109   |    mul_10s_10s_18_1_1_U27                                            |hls_dummy_mul_10s_10s_18_1_1_57                                              |    45|
|110   |    mul_10s_10s_18_1_1_U28                                            |hls_dummy_mul_10s_10s_18_1_1_58                                              |    45|
|111   |    mul_10s_10s_18_1_1_U29                                            |hls_dummy_mul_10s_10s_18_1_1_59                                              |    58|
|112   |    mul_10s_10s_18_1_1_U31                                            |hls_dummy_mul_10s_10s_18_1_1_60                                              |    46|
|113   |    mul_10s_10s_18_1_1_U32                                            |hls_dummy_mul_10s_10s_18_1_1_61                                              |    41|
|114   |    mul_10s_10s_18_1_1_U33                                            |hls_dummy_mul_10s_10s_18_1_1_62                                              |    41|
|115   |    mul_10s_10s_18_1_1_U34                                            |hls_dummy_mul_10s_10s_18_1_1_63                                              |    55|
|116   |    mul_10s_10s_18_1_1_U35                                            |hls_dummy_mul_10s_10s_18_1_1_64                                              |    30|
|117   |    mul_10s_10s_18_1_1_U36                                            |hls_dummy_mul_10s_10s_18_1_1_65                                              |    49|
|118   |    mul_10s_10s_18_1_1_U37                                            |hls_dummy_mul_10s_10s_18_1_1_66                                              |    45|
|119   |    mul_10s_10s_18_1_1_U38                                            |hls_dummy_mul_10s_10s_18_1_1_67                                              |    45|
|120   |    mul_10s_10s_18_1_1_U39                                            |hls_dummy_mul_10s_10s_18_1_1_68                                              |    58|
|121   |    mul_10s_10s_18_1_1_U41                                            |hls_dummy_mul_10s_10s_18_1_1_69                                              |    46|
|122   |    mul_10s_10s_18_1_1_U42                                            |hls_dummy_mul_10s_10s_18_1_1_70                                              |    41|
|123   |    mul_10s_10s_18_1_1_U43                                            |hls_dummy_mul_10s_10s_18_1_1_71                                              |    41|
|124   |    mul_10s_10s_18_1_1_U44                                            |hls_dummy_mul_10s_10s_18_1_1_72                                              |    55|
|125   |    mul_10s_10s_18_1_1_U45                                            |hls_dummy_mul_10s_10s_18_1_1_73                                              |    30|
|126   |    mul_10s_10s_18_1_1_U46                                            |hls_dummy_mul_10s_10s_18_1_1_74                                              |    49|
|127   |    mul_10s_10s_18_1_1_U47                                            |hls_dummy_mul_10s_10s_18_1_1_75                                              |    45|
|128   |    mul_10s_10s_18_1_1_U48                                            |hls_dummy_mul_10s_10s_18_1_1_76                                              |    45|
|129   |    mul_10s_10s_18_1_1_U49                                            |hls_dummy_mul_10s_10s_18_1_1_77                                              |    58|
|130   |    mul_10s_10s_18_1_1_U51                                            |hls_dummy_mul_10s_10s_18_1_1_78                                              |    46|
|131   |    mul_10s_10s_18_1_1_U52                                            |hls_dummy_mul_10s_10s_18_1_1_79                                              |    47|
|132   |    mul_10s_10s_18_1_1_U53                                            |hls_dummy_mul_10s_10s_18_1_1_80                                              |    47|
|133   |    mul_10s_10s_18_1_1_U54                                            |hls_dummy_mul_10s_10s_18_1_1_81                                              |    55|
|134   |    mul_10s_10s_18_1_1_U55                                            |hls_dummy_mul_10s_10s_18_1_1_82                                              |    30|
|135   |    mul_10s_10s_18_1_1_U56                                            |hls_dummy_mul_10s_10s_18_1_1_83                                              |    49|
|136   |    mul_10s_10s_18_1_1_U57                                            |hls_dummy_mul_10s_10s_18_1_1_84                                              |    53|
|137   |    mul_10s_10s_18_1_1_U58                                            |hls_dummy_mul_10s_10s_18_1_1_85                                              |    53|
|138   |    mul_10s_10s_18_1_1_U59                                            |hls_dummy_mul_10s_10s_18_1_1_86                                              |    58|
|139   |    mul_10s_9s_18_1_1_U10                                             |hls_dummy_mul_10s_9s_18_1_1                                                  |     4|
|140   |    mul_10s_9s_18_1_1_U20                                             |hls_dummy_mul_10s_9s_18_1_1_87                                               |     4|
|141   |    mul_10s_9s_18_1_1_U30                                             |hls_dummy_mul_10s_9s_18_1_1_88                                               |     4|
|142   |    mul_10s_9s_18_1_1_U40                                             |hls_dummy_mul_10s_9s_18_1_1_89                                               |     4|
|143   |    mul_10s_9s_18_1_1_U50                                             |hls_dummy_mul_10s_9s_18_1_1_90                                               |     4|
|144   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_5_4     |  4306|
|145   |  sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_U0 |hls_dummy_sparse_pooling_avg_ap_fixed_ap_fixed_10_2_5_3_0_ap_uint_10_5_2_2_s |   591|
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337076 ; free virtual = 428342
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 163 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 4273.074 ; gain = 1841.055 ; free physical = 337074 ; free virtual = 428341
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 4273.082 ; gain = 1841.055 ; free physical = 337073 ; free virtual = 428340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4273.082 ; gain = 0.000 ; free physical = 337040 ; free virtual = 428318
INFO: [Netlist 29-17] Analyzing 1524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4329.102 ; gain = 0.000 ; free physical = 336682 ; free virtual = 428012
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 7ee947d5
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 4329.102 ; gain = 1920.918 ; free physical = 336682 ; free virtual = 428012
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3784.316; main = 3480.548; forked = 339.702
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5240.438; main = 4329.105; forked = 967.359
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4393.133 ; gain = 64.031 ; free physical = 336645 ; free virtual = 427999

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fcceba4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4432.711 ; gain = 39.578 ; free physical = 336594 ; free virtual = 427973

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bd1d88d4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336463 ; free virtual = 427866
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: feac2d88

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336466 ; free virtual = 427869
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 146b94739

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336463 ; free virtual = 427870
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 4cc89261

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336436 ; free virtual = 427851
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 4cc89261

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336459 ; free virtual = 427874
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               3  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 4cc89261

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336459 ; free virtual = 427874

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4cc89261

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336452 ; free virtual = 427871

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 4cc89261

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336452 ; free virtual = 427871

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336452 ; free virtual = 427871
Ending Netlist Obfuscation Task | Checksum: 4cc89261

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4514.523 ; gain = 0.000 ; free physical = 336452 ; free virtual = 427871
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 4514.523 ; gain = 185.422 ; free physical = 336452 ; free virtual = 427871
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 05:51:50 2025...
