INFO: [VRFC 10-2263] Analyzing Verilog file "F:/work/Izhevsk_project_2/FPGA/test/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
