#ifndef __SPIFLASH_ADDR_H__
#define __SPIFLASH_ADDR_H__


#define   SPIFLASH_BASE							0xFB0000
#define 	MCUFWA_ADDR								0+SPIFLASH_BASE
#define		MCUFWB_ADDR								0x80000+SPIFLASH_BASE
#define		ASYM_KEY_START_ADDR				0x100000+SPIFLASH_BASE		
#define		ENCRYPT_KEY_START_ADDR		0x132000+SPIFLASH_BASE
#define		USER_DATA_START_ADDR			0x134000+SPIFLASH_BASE		
#define 	USER_FILE_HEAD_START_ADDR	0x154000+SPIFLASH_BASE
#define 	USER_FILE_LEN_START_ADDR		0x155000+SPIFLASH_BASE
#define		USER_FILE_NAME_START_ADDR		0x156000+SPIFLASH_BASE
#define		USER_FILE_START_ADDR				0x176000+SPIFLASH_BASE
#define		DEV_INF_START_ADDR				0x55E000+SPIFLASH_BASE			//55D000
#define		DEV_KEY_ADDR								0x55E000+SPIFLASH_BASE
#define		DEV_INFO_ADDR								0x55F000+SPIFLASH_BASE
#define		DEV_STATUS_ADDR							0x560000+SPIFLASH_BASE
#define		SPIFLS_CHECK_ADDR						0x561000+SPIFLASH_BASE


#define		MCUFW_AREA_SIZE							0x80000		//512K
#define		ASYM_KEY_AREA_SIZE						0x32000		//200K
#define		USER_DATA_AREA_SIZE					0x20000		//128K
#define		USER_FILE_AREA_SIZE					0x400000	//4M
#define		EXFLS_MARK_AREA_SIZE					0x1004		//4K
#define		EXFLS_RESERVE_AREA_SIZE			0xA00000	//10M
#define		FPGA_FW_AREA_SIZE						0x1000000	//16M

#define		FILE_NAME_SIZE		0x80	

#define		FW_INFOR_AREA_SIZE			0x1000
#define		DEVICE_KEY_AREA_SIZE		0x1000
#define		SM2_KEY_AREA_SIZE			0x10000
#define		RSA_KEY_AREA_SIZE			0x20000

#define		FILE_MAX_QUANTITY		1000
#define		USER_FILE_MIN_SIZE				0x1000
#define		USER_FILE_MAX_SIZE				0xFA000
#define		USER_FILE_HEAD_SIZE		0x100
#define		USER_FILE_DATA_SIZE		0xF00

#endif
