Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 8.1 license checkout succeeded.
This Encounter release has been compiled with OA version 22.04-p044.
sourcing /usr/caen/soc-8.1/etc/fe/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v08.10-s273_1 (64bit) 06/16/2009 02:26 (Linux 2.6)
@(#)CDS: NanoRoute v08.10-s155 NR090610-1622/USR60-UB (database version 2.30, 78.1.1) {superthreading v1.11}
@(#)CDS: CeltIC v08.12-s254_1 (64bit) 06/11/2009 13:50:30 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CTE v08.10-s204_1 (64bit) Jun 10 2009 13:59:07 (Linux 2.6.9-67.0.10.ELsmp)
@(#)CDS: CPE v08.12-s010
--- Starting "First Encounter v08.10-s273_1" on Fri Mar  8 16:28:59 2013 (mem=76.1M) ---
--- Running on vlsipool-e03.eecs.umich.edu (x86_64 w/Linux 2.6.18-194.26.1.el5) ---
This version was compiled on Tue Jun 16 02:26:10 PDT 2009.
Set DBUPerIGU to 1000.
Set Default Mode Total Cap Scale Factor to 1.00
Set Detail Mode Total Cap Scale Factor to 1.00
Set Coupling Total Cap Scale Factor to 1.00
Set Default Total Res Scale Factor to 1.00
Set Detail Total Res Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "ulpb_node32_ab.tcl" ...
<CMD> getMultiCpuLicense 12
Total CPU(s) requested: 13
CPU(s) enabled with current License(s): 2
Additional license(s) checked out: 4 Encounter_Digital_Impl_Sys_XL license(s) for 12 CPU(s)
Total CPU(s) now enabled: 14
<CMD> setMultiCpuUsage -numThreads 12
<CMD> loadConfig ./ulpb_node32_ab.conf
Reading config file - ./ulpb_node32_ab.conf

Loading Lef file /afs/eecs.umich.edu/kits/ARM/TSMC_cl018g/arm_2010q1/sc-x_2004q3v1/aci/sc/lef/tsmc18_5lm.lef...
Set DBUPerIGU to M2 pitch 1320.
Initializing default via types and wire widths ...
WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
Without BUSBITCHARS defined, the LEF file is technically illegal.
Refer the LEF/DEF 5.5 and earlier Language Referece manual on how to define this statement. See file /afs/eecs.umich.edu/kits/ARM/TSMC_cl018g/arm_2010q1/sc-x_2004q3v1/aci/sc/lef/tsmc18_5lm.lef at line 65010.
WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
Without DIVIDECHAR defined, the LEF file is technically illegal.
Refer the LEF/DEF 5.5 and earlier Language Referece manual on how to define this statement. See file /afs/eecs.umich.edu/kits/ARM/TSMC_cl018g/arm_2010q1/sc-x_2004q3v1/aci/sc/lef/tsmc18_5lm.lef at line 65010.
**ERROR: (SOCLF-81):	No MANUFACTURINGGRID value was given. It is set to
minimum LEF unit of 0.0005 um. If this value is not right, a MANUFACTURINGGRID
statement must be added in the technology lef file.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Fri Mar  8 16:29:01 2013
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM1 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM2 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM3 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM4 GENERATE
**WARN: (SOCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURNM5 GENERATE
viaInitial ends at Fri Mar  8 16:29:01 2013
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../netlist/ulpb_node32_ab.nl.v'

*** Memory Usage v0.144.6.3 (Current mem = 230.031M, initial mem = 76.082M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=230.0M) ***
Set top cell to ulpb_node32_ab.
Reading common timing library '/afs/eecs.umich.edu/kits/ARM/TSMC_cl018g/arm_2010q1/sc-x_2004q3v1/aci/sc/synopsys/typical.lib' ...
No function defined for cell 'HOLDX1'. The cell will only be used for analysis.
 read 470 cells in library 'typical' 
*** End library_loading (cpu=0.02min, mem=12.3M, fe_cpu=0.06min, fe_mem=242.3M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell ulpb_node32_ab ...
*** Netlist is unique.
** info: there are 479 modules.
** info: there are 640 stdCell insts.

*** Memory Usage v0.144.6.3 (Current mem = 243.168M, initial mem = 76.082M) ***
CTE reading timing constraint file '../../syn/ulpb_node32_ab.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../syn/ulpb_node32_ab.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../../syn/ulpb_node32_ab.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=252.3M) ***
Uniquifying netlist...
In-session netlist uniquification is a beta feature.  Usage and support of this beta feature are subject to prior agreement with Cadence.
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 10.5600. Core to Bottom to: 10.0800.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
Set "buf" cell/footprint to "buf".
Set "inv" cell/footprint to "inv".
*** info: Merging Delay footprints: dly1 dly2 dly3 dly4 
Set CTS cells: CLKINVXL CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20 CLKBUFX1 CLKBUFXL CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20
<CMD_INTERNAL> setCteReport
<CMD> floorPlan -r 1.0 0.75 10 10 10 10
Adjusting Core to Left to: 10.5600. Core to Bottom to: 10.0800.
Horizontal Layer M1 offset = 560 (derived)
Vertical Layer M2 offset = 660 (derived)
<CMD> setFlipping s
<CMD> redraw
<CMD> fit
<CMD> addRing -nets {VDD VSS} -type core_rings -around core -layer_right METAL2 -layer_left METAL2 -layer_top METAL3 -layer_bottom METAL3 -width_top 2 -width_bottom 2 -width_left 2 -width_right 2 -spacing_top 1 -spacing_bottom 1 -spacing_right 1 -spacing_left 1 -offset_right 1 -offset_left 1


The power planner created 8 wires.

<CMD> addRing -nets {VDD VSS} -type core_rings -around core -layer_right METAL4 -layer_left METAL4 -layer_top METAL3 -layer_bottom METAL3 -width_top 2 -width_bottom 2 -width_left 2 -width_right 2 -spacing_top 1 -spacing_bottom 1 -spacing_right 1 -spacing_left 1 -offset_right 1 -offset_left 1


The power planner created 4 wires.

<CMD> addRing -nets {VDD VSS} -type core_rings -around core -layer_right METAL4 -layer_left METAL4 -layer_top METAL5 -layer_bottom METAL5 -width_top 2 -width_bottom 2 -width_left 2 -width_right 2 -spacing_top 1 -spacing_bottom 1 -spacing_right 1 -spacing_left 1 -offset_right 1 -offset_left 1


The power planner created 4 wires.

<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> setAddStripeOption -remove_floating_stripe_over_block 0
The power planner will not be remove floating stripes over blocks.
<CMD> sroute -nets {VDD VSS} -corePinLayer 1 -noLayerChangeRoute -noBlockPins -noPadPins -noPadRings -verbose
**WARN: (SOCSR-4053):	SRoute option "-noLayerChangeRoute" is obsolete and has been replaced by "-allowLayerChange". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-allowLayerChange".
**WARN: (SOCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (SOCSR-4053):	SRoute option "-noPadPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (SOCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  8 16:29:02 2013 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /afs/eecs.umich.edu/vlsida/users/zhiyoong/mm3/low-power-bus/verilog_hdl/ulpb_v2/apr/ulpb_node32_ab
SPECIAL ROUTE ran on machine: vlsipool-e03.eecs.umich.edu (Linux 2.6.18-194.26.1.el5 Xeon 2.00Ghz)

Begin option processing ...
(from .sroute_7375.conf) srouteConnectPowerBump set to false
(from .sroute_7375.conf) routeSelectNet set to "VDD VSS"
(from .sroute_7375.conf) routeSpecial set to true
(from .sroute_7375.conf) srouteConnectBlockPin set to false
(from .sroute_7375.conf) srouteConnectPadPin set to false
(from .sroute_7375.conf) srouteCorePinLayer set to "1"
(from .sroute_7375.conf) srouteFollowCorePinEnd set to 3
(from .sroute_7375.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_7375.conf) srouteNoLayerChangeRoute set to true
(from .sroute_7375.conf) sroutePadPinAllPorts set to true
(from .sroute_7375.conf) sroutePreserveExistingRoutes set to true
(from .sroute_7375.conf) srouteVerbose set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 532.00 megs.

Reading LEF technology information...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 11 layers, 5 routing layers, 1 overlap layer
Read in 478 macros, 149 used
Read in 52 components
  52 core components: 52 unplaced, 0 placed, 0 fixed
Read in 96 logical pins
Read in 96 nets
Read in 2 special nets, 2 routed
Read in 104 terminals
2 nets selected.

Begin power routing ...
Total Ports: 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  trivial routing: 61 connections remain
  trivial routing: 60 connections remain
  trivial routing: 59 connections remain
  trivial routing: 58 connections remain
  trivial routing: 57 connections remain
  trivial routing: 56 connections remain
  trivial routing: 55 connections remain
  trivial routing: 54 connections remain
  trivial routing: 53 connections remain
  trivial routing: 52 connections remain
  trivial routing: 51 connections remain
  trivial routing: 50 connections remain
  trivial routing: 49 connections remain
  trivial routing: 48 connections remain
  trivial routing: 47 connections remain
  trivial routing: 46 connections remain
  trivial routing: 45 connections remain
  trivial routing: 44 connections remain
  trivial routing: 43 connections remain
  trivial routing: 42 connections remain
  trivial routing: 41 connections remain
  trivial routing: 40 connections remain
  trivial routing: 39 connections remain
  trivial routing: 38 connections remain
  trivial routing: 37 connections remain
  trivial routing: 36 connections remain
  trivial routing: 35 connections remain
  trivial routing: 34 connections remain
  trivial routing: 33 connections remain
  trivial routing: 32 connections remain
  trivial routing: 31 connections remain
  trivial routing: 30 connections remain
  trivial routing: 29 connections remain
  trivial routing: 28 connections remain
  trivial routing: 27 connections remain
  trivial routing: 26 connections remain
  trivial routing: 25 connections remain
  trivial routing: 24 connections remain
  trivial routing: 23 connections remain
  trivial routing: 22 connections remain
  trivial routing: 21 connections remain
  trivial routing: 20 connections remain
  trivial routing: 19 connections remain
  trivial routing: 18 connections remain
  trivial routing: 17 connections remain
  trivial routing: 16 connections remain
  trivial routing: 15 connections remain
  trivial routing: 14 connections remain
  trivial routing: 13 connections remain
  trivial routing: 12 connections remain
  trivial routing: 11 connections remain
  trivial routing: 10 connections remain
  trivial routing: 9 connections remain
  trivial routing: 8 connections remain
  trivial routing: 7 connections remain
  trivial routing: 6 connections remain
  trivial routing: 5 connections remain
  trivial routing: 4 connections remain
  trivial routing: 3 connections remain
  trivial routing: 2 connections remain
  trivial routing: 1 connection remains
  trivial routing: 0 connection remains
Total CPU time for maze routing 0 seconds
  Number of Stripe ports routed: 0
  Number of Core ports routed: 62
  Number of Followpin connections: 31
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 542.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 13 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar  8 16:29:03 2013
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar  8 16:29:03 2013

sroute post-processing starts at Fri Mar  8 16:29:03 2013
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar  8 16:29:03 2013


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 5.24 megs
sroute: Total Peak Memory used = 258.32 megs
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer METAL4 -width 1.320 -start_from left -spacing 41.58 -set_to_set_distance 80.52 -xleft_offset 40.260

Starting stripe generation ...
Stripe generation is complete.

The power planner created 3 wires.

<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer METAL3 -width 1.320 -start_from bottom -spacing 13.8 -set_to_set_distance 30.24 -ybottom_offset 11.94

Starting stripe generation ...
Stripe generation is complete.

The power planner created 10 wires.

<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer METAL5 -width 1.320 -start_from bottom -spacing 13.8 -set_to_set_distance 30.24 -ybottom_offset 11.94

Starting stripe generation ...
Stripe generation is complete.

The power planner created 10 wires.

<CMD> saveDesign ulpb_node32_ab.power.enc
Writing Netlist "ulpb_node32_ab.power.enc.dat/ulpb_node32_ab.v" ...
Saving configuration ...
Saving preference file ulpb_node32_ab.power.enc.dat/enc.pref.tcl ...
Saving SI fix option to 'ulpb_node32_ab.power.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=258.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=258.3M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> setPrerouteAsObs {1 2}
<CMD> loadIoFile ulpb_node32_ab.io
Reading IO assignment file "ulpb_node32_ab.io" ...
<CMD> timeDesign -prePlace
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Set Using Default Delay Limit as 101.
**WARN: (SOCDC-1629):	The variable rdaUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command setUseDefaultDelayLimit.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF.
Set Input Pin Transition Delay as 1 ps.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1245.8  | 1245.8  | 1248.5  | 1246.4  | 2497.1  | 1248.1  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    1    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Input Pin Transition Delay as 120 ps.
Set Default Net Load as 0.5 pF.
Reported timing to dir ./timingReports
Total CPU time: 0.29 sec
Total Real time: 0.0 sec
Total Memory Usage: 265.929688 Mbytes
<CMD> setPlaceMode -congEffort high -maxRouteLayer 5 -placeIoPins false
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 274.5M)
Number of Loop : 0
Start delay calculation (mem=274.484M)...
Delay calculation completed.
(cpu=0:00:00.0 real=0:00:00.0 mem=274.680M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 274.7M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 59 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**WARN: (SOCSP-9520):	12 threads are not allowed. Placement can only run 8 threads at most.
*** Starting "NanoPlace(TM) placement v0.845.4.11 (mem=274.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:01.5 mem=284.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.8 mem=295.8M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=581 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=650 #term=2464 #term/net=3.79, #fixedIo=96, #floatIo=0, #fixedPin=0, #floatPin=96
stdCell: 581 single + 0 double + 0 multi
Total standard cell length = 3.2353 (mm), area = 0.0163 (mm^2)
Average module density = 0.698.
Density for the design = 0.698.
       = stdcell_area 4902 (16306 um^2) / alloc_area 7020 (23351 um^2).
Pin Density = 0.503.
            = total # of pins 2464 / total Instance area 4902.
Placement running 8 threads.
Iteration  1: Total net bbox = 1.627e+04 (8.24e+03 8.03e+03)
              Est.  stn bbox = 1.627e+04 (8.24e+03 8.03e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 376.8M
Iteration  2: Total net bbox = 1.627e+04 (8.24e+03 8.03e+03)
              Est.  stn bbox = 1.627e+04 (8.24e+03 8.03e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 376.8M
Iteration  3: Total net bbox = 1.413e+04 (7.36e+03 6.77e+03)
              Est.  stn bbox = 1.413e+04 (7.36e+03 6.77e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 377.8M
Iteration  4: Total net bbox = 1.689e+04 (8.89e+03 8.00e+03)
              Est.  stn bbox = 1.689e+04 (8.89e+03 8.00e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 377.8M
Iteration  5: Total net bbox = 1.715e+04 (8.52e+03 8.63e+03)
              Est.  stn bbox = 1.715e+04 (8.52e+03 8.63e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 377.8M
Iteration  6: Total net bbox = 1.770e+04 (8.77e+03 8.93e+03)
              Est.  stn bbox = 1.770e+04 (8.77e+03 8.93e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 377.8M
Iteration  7: Total net bbox = 1.820e+04 (8.92e+03 9.28e+03)
              Est.  stn bbox = 1.820e+04 (8.92e+03 9.28e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 377.8M
Iteration  8: Total net bbox = 1.850e+04 (8.90e+03 9.60e+03)
              Est.  stn bbox = 1.850e+04 (8.90e+03 9.60e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 377.8M
Iteration  9: Total net bbox = 1.898e+04 (9.42e+03 9.56e+03)
              Est.  stn bbox = 2.281e+04 (1.13e+04 1.15e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 377.8M
Iteration 10: Total net bbox = 2.003e+04 (1.05e+04 9.57e+03)
              Est.  stn bbox = 2.390e+04 (1.24e+04 1.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 377.8M
*** cost = 2.003e+04 (1.05e+04 9.57e+03) (cpu for global=0:00:02.0) real=0:00:02.0***
Placement multithread real runtime: 0:00:02.0 with 8 threads.
Core Placement runtime cpu: 0:00:02.0 real: 0:00:02.0
Starting refinePlace ...
Placement tweakage begins.
wire length = 2.010e+04 = 1.052e+04 H + 9.588e+03 V
wire length = 1.870e+04 = 9.221e+03 H + 9.479e+03 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        23.94 um
  inst (U1155) with max move: (98.34, 30.24) -> (84.48, 20.16)
  mean    (X+Y) =         5.68 um
Total instances flipped : 8
Total instances moved : 280
*** cpu=0:00:00.0   mem=377.8M  mem(used)=0.0M***
Total net length = 1.872e+04 (9.223e+03 9.493e+03) (ext = 3.781e+03)
*** End of Placement (cpu=0:00:03.9, real=0:00:03.0, mem=377.8M) ***
default core: bins with density >  0.75 =   25 % ( 3 / 12 )
*** Free Virtual Timing Model ...(mem=353.0M)
**WARN: (SOCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 4, mem = 353.0M **
<CMD> timeDesign -preCTS
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=353.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 5 -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Number of multi-gpin terms=154, multi-gpins=321, moved blk term=0/0

Phase 1a route (0:00:00.0 353.9M):
Est net length = 2.281e+04um = 1.139e+04H + 1.142e+04V
Usage: (23.5%H 26.3%V) = (1.426e+04um 2.130e+04um) = (4223 4229)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 356.4M):
Usage: (23.4%H 26.3%V) = (1.419e+04um 2.130e+04um) = (4203 4229)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 356.4M):
Usage: (23.3%H 26.2%V) = (1.413e+04um 2.124e+04um) = (4184 4218)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1d route (0:00:00.0 356.4M):
Usage: (23.3%H 26.2%V) = (1.413e+04um 2.124e+04um) = (4184 4218)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1e route (0:00:00.0 357.0M):
Usage: (23.3%H 26.3%V) = (1.413e+04um 2.125e+04um) = (4185 4220)
Overflow: 1 = 0 (0.00% H) + 1 (0.06% V)

Phase 1f route (0:00:00.0 357.0M):
Usage: (23.3%H 26.3%V) = (1.413e+04um 2.125e+04um) = (4185 4220)
Overflow: 1 = 0 (0.00% H) + 1 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.06%
--------------------------------------
  0:	1	 0.06%	10	 0.60%
  1:	98	 5.89%	33	 1.98%
  2:	12	 0.72%	62	 3.72%
  3:	32	 1.92%	61	 3.66%
  4:	70	 4.21%	118	 7.08%
  5:	107	 6.43%	160	 9.60%
  6:	149	 8.95%	190	11.40%
  7:	183	11.00%	216	12.97%
  8:	144	 8.65%	251	15.07%
  9:	171	10.28%	232	13.93%
 10:	205	12.32%	242	14.53%
 11:	221	13.28%	22	 1.32%
 12:	158	 9.50%	66	 3.96%
 13:	92	 5.53%	0	 0.00%
 14:	21	 1.26%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


Global route (cpu=0.0s real=0.0s 354.4M)

*** Memory Usage v0.144.6.3 (Current mem = 362.445M, initial mem = 76.082M) ***
Phase 1l route (0:00:00.0 354.4M):


*** After '-updateRemainTrks' operation: 

Usage: (24.0%H 27.1%V) = (1.453e+04um 2.193e+04um) = (4302 4355)
Overflow: 5 = 0 (0.00% H) + 5 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.06%
 -1:	0	 0.00%	4	 0.24%
--------------------------------------
  0:	3	 0.18%	17	 1.02%
  1:	98	 5.89%	35	 2.10%
  2:	17	 1.02%	73	 4.38%
  3:	33	 1.98%	60	 3.60%
  4:	77	 4.63%	114	 6.84%
  5:	111	 6.67%	159	 9.54%
  6:	140	 8.41%	188	11.28%
  7:	177	10.64%	201	12.06%
  8:	152	 9.13%	252	15.13%
  9:	177	10.64%	233	13.99%
 10:	199	11.96%	239	14.35%
 11:	216	12.98%	22	 1.32%
 12:	152	 9.13%	66	 3.96%
 13:	91	 5.47%	0	 0.00%
 14:	21	 1.26%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%



*** Completed Phase 1 route (0:00:00.1 353.0M) ***


Total length: 2.421e+04um, number of vias: 4862
M1(H) length: 0.000e+00um, number of vias: 2368
M2(V) length: 1.014e+04um, number of vias: 2169
M3(H) length: 1.116e+04um, number of vias: 306
M4(V) length: 2.692e+03um, number of vias: 19
M5(H) length: 2.218e+02um
*** Completed Phase 2 route (0:00:00.0 353.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=353.0M) ***
Peak Memory Usage was 362.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=353.0M) ***

Default RC Extraction called for design ulpb_node32_ab.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 352.988M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1245.6  | 1245.6  | 1246.8  | 1246.2  | 2496.9  | 1247.9  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    1    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    2 (2)     |   -0.329   |    3 (3)     |
|   max_tran     |   2 (179)    |   -0.919   |   2 (179)    |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 69.829%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.36 sec
Total Real time: 1.0 sec
Total Memory Usage: 361.738281 Mbytes
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 361.7M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*** Starting trialRoute (mem=361.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=361.7M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 1245.6  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   336   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    2 (2)     |   -0.329   |    3 (3)     |
|   max_tran     |   2 (179)    |   -0.919   |   2 (179)    |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 69.829%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 361.7M **
*info: Start fixing DRV (Mem = 361.74M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (361.7M)
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 6 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=361.7M) ***
*info: There are 9 candidate Buffer cells
*info: There are 9 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.698291
Start fixing design rules ... (0:00:00.0 361.7M)
Done fixing design rule (0:00:00.3 361.7M)

Summary:
3 buffers added on 2 nets (with 4 drivers resized)

Density after buffering = 0.701425
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.30 um
  inst (FE_OFC2_RESETn) with max move: (13.86, 151.2) -> (10.56, 151.2)
  mean    (X+Y) =         1.98 um
Total instances moved : 15
*** cpu=0:00:00.0   mem=361.7M  mem(used)=0.0M***
Ripped up 38 affected routes.
*** Completed dpFixDRCViolation (0:00:00.3 361.7M)

Re-routed 41 nets
Default RC Extraction called for design ulpb_node32_ab.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 361.738M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 361.5M)
Number of Loop : 0
Start delay calculation (mem=361.543M)...
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=361.738M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 361.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    2
*info:   Prev Max tran violations:   179
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 361.74M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=361.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 1246.2  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   336   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 70.142%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 361.7M **
*** Starting optFanout (361.7M)
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 6 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=361.7M) ***
Start fixing timing ... (0:00:00.0 361.7M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 361.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.701425
*** Completed optFanout (0:00:00.0 361.7M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=361.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 1246.2  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   336   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 70.142%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 361.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 5 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 70.142% **

*** starting 1-st reclaim pass: 433 instances 
*** starting 2-nd reclaim pass: 250 instances 
*** starting 3-rd reclaim pass: 33 instances 


** Area Reclaim Summary: Buffer Deletion = 37 Declone = 3 Downsize = 24 **
** Density Change = 3.162% **
** Density after area reclaim = 66.980% **
*** Finished Area Reclaim (0:00:00.3) ***
density before resizing = 66.980%
* summary of transition time violation fixes:
*summary:      2 instances changed cell type
density after resizing = 67.137%
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.98 um
  inst (FE_OFC0_DOUT) with max move: (58.74, 141.12) -> (56.76, 141.12)
  mean    (X+Y) =         1.98 um
Total instances moved : 4
*** cpu=0:00:00.0   mem=361.8M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=361.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Number of multi-gpin terms=127, multi-gpins=267, moved blk term=0/0

Phase 1a route (0:00:00.0 363.1M):
Est net length = 2.268e+04um = 1.147e+04H + 1.121e+04V
Usage: (23.5%H 25.7%V) = (1.423e+04um 2.078e+04um) = (4213 4126)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.6M):
Usage: (23.4%H 25.7%V) = (1.417e+04um 2.078e+04um) = (4196 4126)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.6M):
Usage: (23.3%H 25.6%V) = (1.413e+04um 2.074e+04um) = (4183 4118)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1d route (0:00:00.0 365.6M):
Usage: (23.3%H 25.6%V) = (1.413e+04um 2.074e+04um) = (4183 4118)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1e route (0:00:00.0 366.2M):
Usage: (23.3%H 25.6%V) = (1.413e+04um 2.075e+04um) = (4184 4120)
Overflow: 1 = 0 (0.00% H) + 1 (0.06% V)

Phase 1f route (0:00:00.0 366.2M):
Usage: (23.3%H 25.6%V) = (1.413e+04um 2.075e+04um) = (4184 4120)
Overflow: 1 = 0 (0.00% H) + 1 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.06%
--------------------------------------
  0:	1	 0.06%	12	 0.72%
  1:	97	 5.83%	29	 1.74%
  2:	11	 0.66%	62	 3.72%
  3:	34	 2.04%	59	 3.54%
  4:	76	 4.57%	113	 6.78%
  5:	108	 6.49%	155	 9.30%
  6:	143	 8.59%	210	12.61%
  7:	187	11.24%	183	10.98%
  8:	161	 9.68%	242	14.53%
  9:	152	 9.13%	238	14.29%
 10:	184	11.06%	276	16.57%
 11:	213	12.80%	30	 1.80%
 12:	185	11.12%	54	 3.24%
 13:	92	 5.53%	0	 0.00%
 14:	20	 1.20%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


Global route (cpu=0.0s real=0.0s 363.7M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 371.734M, initial mem = 76.082M) ***
Phase 1l route (0:00:00.0 363.7M):


*** After '-updateRemainTrks' operation: 

Usage: (23.9%H 26.4%V) = (1.447e+04um 2.137e+04um) = (4284 4243)
Overflow: 5 = 0 (0.00% H) + 5 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.06%
 -1:	0	 0.00%	4	 0.24%
--------------------------------------
  0:	3	 0.18%	18	 1.08%
  1:	97	 5.83%	31	 1.86%
  2:	17	 1.02%	68	 4.08%
  3:	36	 2.16%	67	 4.02%
  4:	77	 4.63%	104	 6.24%
  5:	113	 6.79%	154	 9.24%
  6:	136	 8.17%	204	12.24%
  7:	184	11.06%	177	10.62%
  8:	163	 9.80%	241	14.47%
  9:	159	 9.56%	237	14.23%
 10:	176	10.58%	274	16.45%
 11:	210	12.62%	30	 1.80%
 12:	183	11.00%	54	 3.24%
 13:	90	 5.41%	0	 0.00%
 14:	20	 1.20%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%



*** Completed Phase 1 route (0:00:00.1 361.8M) ***


Total length: 2.406e+04um, number of vias: 4707
M1(H) length: 0.000e+00um, number of vias: 2294
M2(V) length: 1.018e+04um, number of vias: 2124
M3(H) length: 1.124e+04um, number of vias: 272
M4(V) length: 2.428e+03um, number of vias: 17
M5(H) length: 2.132e+02um
*** Completed Phase 2 route (0:00:00.0 361.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=361.8M) ***
Peak Memory Usage was 371.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=361.8M) ***

Default RC Extraction called for design ulpb_node32_ab.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 353.051M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 361.7M)
Number of Loop : 0
Start delay calculation (mem=361.699M)...
Delay calculation completed.
(cpu=0:00:00.0 real=0:00:00.0 mem=361.895M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 361.9M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=361.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 1246.4  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   336   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 67.137%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 361.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 361.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1246.4  | 1246.4  | 1247.2  | 1246.8  | 2497.5  | 1248.0  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    1    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 67.137%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 361.9M **
*** Finished optDesign ***
<CMD> timeDesign -preCTS
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=353.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Number of multi-gpin terms=127, multi-gpins=267, moved blk term=0/0

Phase 1a route (0:00:00.0 354.5M):
Est net length = 2.268e+04um = 1.147e+04H + 1.121e+04V
Usage: (23.5%H 25.7%V) = (1.423e+04um 2.078e+04um) = (4213 4126)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 357.0M):
Usage: (23.4%H 25.7%V) = (1.417e+04um 2.078e+04um) = (4196 4126)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 357.0M):
Usage: (23.3%H 25.6%V) = (1.413e+04um 2.074e+04um) = (4183 4118)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1d route (0:00:00.0 357.0M):
Usage: (23.3%H 25.6%V) = (1.413e+04um 2.074e+04um) = (4183 4118)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1e route (0:00:00.0 357.6M):
Usage: (23.3%H 25.6%V) = (1.413e+04um 2.075e+04um) = (4184 4120)
Overflow: 1 = 0 (0.00% H) + 1 (0.06% V)

Phase 1f route (0:00:00.0 357.6M):
Usage: (23.3%H 25.6%V) = (1.413e+04um 2.075e+04um) = (4184 4120)
Overflow: 1 = 0 (0.00% H) + 1 (0.06% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.06%
--------------------------------------
  0:	1	 0.06%	12	 0.72%
  1:	97	 5.83%	29	 1.74%
  2:	11	 0.66%	62	 3.72%
  3:	34	 2.04%	59	 3.54%
  4:	76	 4.57%	113	 6.78%
  5:	108	 6.49%	155	 9.30%
  6:	143	 8.59%	210	12.61%
  7:	187	11.24%	183	10.98%
  8:	161	 9.68%	242	14.53%
  9:	152	 9.13%	238	14.29%
 10:	184	11.06%	276	16.57%
 11:	213	12.80%	30	 1.80%
 12:	185	11.12%	54	 3.24%
 13:	92	 5.53%	0	 0.00%
 14:	20	 1.20%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


Global route (cpu=0.0s real=0.0s 355.1M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 363.141M, initial mem = 76.082M) ***
Phase 1l route (0:00:00.0 355.1M):


*** After '-updateRemainTrks' operation: 

Usage: (23.9%H 26.4%V) = (1.447e+04um 2.137e+04um) = (4284 4243)
Overflow: 5 = 0 (0.00% H) + 5 (0.32% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.06%
 -1:	0	 0.00%	4	 0.24%
--------------------------------------
  0:	3	 0.18%	18	 1.08%
  1:	97	 5.83%	31	 1.86%
  2:	17	 1.02%	68	 4.08%
  3:	36	 2.16%	67	 4.02%
  4:	77	 4.63%	104	 6.24%
  5:	113	 6.79%	154	 9.24%
  6:	136	 8.17%	204	12.24%
  7:	184	11.06%	177	10.62%
  8:	163	 9.80%	241	14.47%
  9:	159	 9.56%	237	14.23%
 10:	176	10.58%	274	16.45%
 11:	210	12.62%	30	 1.80%
 12:	183	11.00%	54	 3.24%
 13:	90	 5.41%	0	 0.00%
 14:	20	 1.20%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%



*** Completed Phase 1 route (0:00:00.1 353.2M) ***


Total length: 2.406e+04um, number of vias: 4707
M1(H) length: 0.000e+00um, number of vias: 2294
M2(V) length: 1.018e+04um, number of vias: 2124
M3(H) length: 1.124e+04um, number of vias: 272
M4(V) length: 2.428e+03um, number of vias: 17
M5(H) length: 2.132e+02um
*** Completed Phase 2 route (0:00:00.0 353.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=353.2M) ***
Peak Memory Usage was 363.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=353.2M) ***

Default RC Extraction called for design ulpb_node32_ab.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 353.207M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1246.4  | 1246.4  | 1247.2  | 1246.8  | 2497.5  | 1248.0  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    1    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    0 (0)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 67.137%
Routing Overflow: 0.00% H and 0.32% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.37 sec
Total Real time: 0.0 sec
Total Memory Usage: 361.957031 Mbytes
<CMD> congOpt -nrIterInCongOpt 20
*** Improving congestion ...
Total number of iterations = 20.
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.0M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.158e+04H + 1.121e+04V
Suboptimal net = 114 out of 612 (18.6% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.439e+04um 2.086e+04um) = (4261 4141)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.433e+04um 2.086e+04um) = (4244 4141)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.429e+04um 2.084e+04um) = (4232 4139)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.429e+04um 2.084e+04um) = (4232 4139)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	22	 1.32%
  2:	10	 0.60%	62	 3.72%
  3:	36	 2.16%	61	 3.66%
  4:	73	 4.39%	116	 6.96%
  5:	109	 6.55%	166	 9.96%
  6:	147	 8.83%	197	11.82%
  7:	194	11.66%	189	11.34%
  8:	156	 9.38%	226	13.57%
  9:	154	 9.25%	256	15.37%
 10:	190	11.42%	260	15.61%
 11:	204	12.26%	36	 2.16%
 12:	186	11.18%	55	 3.30%
 13:	87	 5.23%	0	 0.00%
 14:	20	 1.20%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.158e+04H + 1.121e+04V
Suboptimal net = 114 out of 612 (18.6% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.439e+04um 2.086e+04um) = (4261 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.433e+04um 2.086e+04um) = (4244 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.429e+04um 2.086e+04um) = (4232 4141)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.429e+04um 2.086e+04um) = (4232 4141)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	3	 0.18%
--------------------------------------
  0:	4	 0.24%	15	 0.90%
  1:	94	 5.65%	21	 1.26%
  2:	10	 0.60%	65	 3.90%
  3:	35	 2.10%	59	 3.54%
  4:	73	 4.39%	117	 7.02%
  5:	111	 6.67%	166	 9.96%
  6:	145	 8.71%	195	11.70%
  7:	193	11.60%	189	11.34%
  8:	160	 9.62%	226	13.57%
  9:	153	 9.19%	257	15.43%
 10:	190	11.42%	260	15.61%
 11:	203	12.20%	36	 2.16%
 12:	186	11.18%	55	 3.30%
 13:	87	 5.23%	0	 0.00%
 14:	20	 1.20%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.30 um
  inst (RX_DATA_reg[31]) with max move: (56.76, 15.12) -> (60.06, 15.12)
  mean    (X+Y) =         1.98 um
Total instances moved : 4
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 1: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 2: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 3: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 4: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 5: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 6: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 7: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 8: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 9: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 10: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 11: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 12: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 13: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 14: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 15: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 16: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 17: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 18: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 19: Routing overflow reduced by -0.00% of orig. ()
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
Options:  -noFixAirConnect -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Phase 1a route (0:00:00.0 363.4M):
Est net length = 2.279e+04um = 1.157e+04H + 1.121e+04V
Suboptimal net = 113 out of 612 (18.5% nets) (24.0% len over box)
Usage: (23.7%H 25.8%V) = (1.437e+04um 2.086e+04um) = (4255 4142)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1b route (0:00:00.0 365.9M):
Usage: (23.6%H 25.8%V) = (1.431e+04um 2.086e+04um) = (4238 4142)
Overflow: 3 = 0 (0.00% H) + 3 (0.18% V)

Phase 1c route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1d route (0:00:00.0 365.9M):
Usage: (23.5%H 25.8%V) = (1.427e+04um 2.086e+04um) = (4226 4142)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	4	 0.24%	16	 0.96%
  1:	94	 5.65%	21	 1.26%
  2:	7	 0.42%	63	 3.78%
  3:	38	 2.28%	61	 3.66%
  4:	72	 4.33%	117	 7.02%
  5:	110	 6.61%	169	10.14%
  6:	147	 8.83%	193	11.58%
  7:	193	11.60%	190	11.40%
  8:	162	 9.74%	226	13.57%
  9:	152	 9.13%	254	15.25%
 10:	188	11.30%	260	15.61%
 11:	204	12.26%	37	 2.22%
 12:	183	11.00%	55	 3.30%
 13:	91	 5.47%	0	 0.00%
 14:	19	 1.14%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


*** Memory Usage v0.144.6.3 (Current mem = 363.391M, initial mem = 76.082M) ***
Iter 20: Routing overflow reduced by -0.00% of orig. ()
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=362.1M  mem(used)=0.0M***
*** End of Improving Congestion (cpu = 0:00:01.2) ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -module {}
<CMD> applyGlobalNets
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0, w/ 0:00:00.0 init)
<CMD> saveDesign ulpb_node32_ab.placed.enc
Writing Netlist "ulpb_node32_ab.placed.enc.dat/ulpb_node32_ab.v" ...
Saving configuration ...
Saving preference file ulpb_node32_ab.placed.enc.dat/enc.pref.tcl ...
Saving SI fix option to 'ulpb_node32_ab.placed.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=362.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=362.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> loadTimingCon ../../syn/ulpb_node32_ab.sdc
CTE reading timing constraint file '../../syn/ulpb_node32_ab.sdc' ...
**WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Encounter setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../syn/ulpb_node32_ab.sdc, Line 9).

INFO (CTE): read_dc_script finished with  1 WARNING
WARNING (CTE-25): Line: 8 of File ../../syn/ulpb_node32_ab.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=345.9M) ***
<CMD> setCTSMode -bottomPreferredLayer 1 -topPreferredLayer 3 -leafBottomPreferredLayer 1 -leafTopPreferredLayer 3
<CMD> createClockTreeSpec -output ulpb_node32_ab.cts -bufFootprint clkbuf -invFootprint clkinv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output ulpb_node32_ab.cts -bufFootprint clkbuf -invFootprint clkinv 
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=349.9M) ***
<CMD> specifyClockTree -clkfile ulpb_node32_ab.cts
Checking spec file integrity...
**WARN: (SOCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'ulpb_node32_ab.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 
Est. Cap                : 0.15783(V=0.154851 H=0.155263) (ff/um) [7.89151e-05]
Est. Res                : 0.386853(V=0.360714 H=0.43913)(ohm/um) [0.000193427]
Est. Via Res            : 6.4(ohm) [0]
Est. Via Cap            : 0.126048(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.155(ff/um) res=0.439(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.155(ff/um) res=0.361(ohm/um) viaRes=6.4(ohm) viaCap=0.126048(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.163(ff/um) res=0.361(ohm/um) viaRes=6.4(ohm) viaCap=0.153575(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.155(ff/um) res=0.361(ohm/um) viaRes=6.4(ohm) viaCap=0.153575(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.12(um) es=1.8(um) cap=0.142(ff/um) res=0.102(ohm/um) viaRes=2.54(ohm) viaCap=0.167841(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 
Est. Cap                : 0.15783(V=0.154851 H=0.155263) (ff/um) [7.89151e-05]
Est. Res                : 0.386853(V=0.360714 H=0.43913)(ohm/um) [0.000193427]
Est. Via Res            : 6.4(ohm) [0]
Est. Via Cap            : 0.126048(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.56(um) es=0.89(um) cap=0.155(ff/um) res=0.439(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.155(ff/um) res=0.361(ohm/um) viaRes=6.4(ohm) viaCap=0.126048(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.163(ff/um) res=0.361(ohm/um) viaRes=6.4(ohm) viaCap=0.153575(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.66(um) es=1.04(um) cap=0.155(ff/um) res=0.361(ohm/um) viaRes=6.4(ohm) viaCap=0.153575(ff)
M5(H) w=0.44(um) s=0.46(um) p=1.12(um) es=1.8(um) cap=0.142(ff/um) res=0.102(ohm/um) viaRes=2.54(ohm) viaCap=0.167841(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: CLKIN
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=359.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers -forceReconvergent
Redoing specifyClockTree  -clkfile ulpb_node32_ab.cts  ...
**WARN: (SOCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers -forceReconvergent 
***** Allocate Placement Memory Finished (MEM: 360.176M)

Start to trace clock trees ...
*** Begin Tracer (mem=360.2M) ***
Tracing Clock CLKIN ...
*** End Tracer (mem=360.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 360.281M)

****** Clock Tree (CLKIN) Structure
Max. Skew           : 1000(ps)
Max. Sink Transition: 1000(ps)
Max. Buf Transition : 1000(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (CLKINVXL) (CLKINVX1) (CLKBUFX1) (CLKBUFXL) (CLKINVX2) (CLKBUFX2) (CLKBUFX3) (CLKINVX3) (CLKBUFX4) (CLKINVX4) (CLKBUFX8) (CLKINVX8) (CLKINVX12) (CLKBUFX12) (CLKBUFX16) (CLKINVX16) (CLKBUFX20) (CLKINVX20) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 144
Nr.          Rising  Sync Pins  : 137
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 7
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (CLKIN)
Output_Net: (CLKIN)   
*** Find 2 Excluded Nodes.
**** CK_START: TopDown Tree Construction for CLKIN (144-leaf) (mem=360.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Trig. Edge Skew=14[383,397] N144 B2 G1 A19(19.3) L[3,3] C2/1 score=1220 cpu=0:00:04.0 mem=360M 

**** CK_END: TopDown Tree Construction for CLKIN (cpu=0:00:04.3, real=0:00:05.0, mem=360.3M)



**** CK_START: Update Database (mem=360.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=361.9M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        11.88 um
  inst (U970) with max move: (82.5, 80.64) -> (70.62, 80.64)
  mean    (X+Y) =         6.33 um
Total instances moved : 12
*** cpu=0:00:00.0   mem=361.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 361.887M)
checking logic of clock tree 'CLKIN'...
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=361.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 361.891M)

#
# Mode                : Setup
# Library Name        : typical
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock CLKIN Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 144
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): RX_DATA_reg[16]/CK 395.2(ps)
Min trig. edge delay at sink(R): req_interrupt_reg/CK 382.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 382.3~395.2(ps)        0~100000(ps)        
Fall Phase Delay               : 388.3~401.2(ps)        0~100000(ps)        
Trig. Edge Skew                : 12.9(ps)               1000(ps)            
Rise Skew                      : 12.9(ps)               
Fall Skew                      : 12.9(ps)               
Max. Rise Buffer Tran.         : 35.4(ps)               1000(ps)            
Max. Fall Buffer Tran.         : 33.5(ps)               1000(ps)            
Max. Rise Sink Tran.           : 162.7(ps)              1000(ps)            
Max. Fall Sink Tran.           : 145.1(ps)              1000(ps)            
Min. Rise Buffer Tran.         : 35.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 162.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 145.1(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : typical
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock CLKIN Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 144
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): RX_DATA_reg[16]/CK 395.2(ps)
Min trig. edge delay at sink(R): req_interrupt_reg/CK 382.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 382.3~395.2(ps)        0~100000(ps)        
Fall Phase Delay               : 388.3~401.2(ps)        0~100000(ps)        
Trig. Edge Skew                : 12.9(ps)               1000(ps)            
Rise Skew                      : 12.9(ps)               
Fall Skew                      : 12.9(ps)               
Max. Rise Buffer Tran.         : 35.4(ps)               1000(ps)            
Max. Fall Buffer Tran.         : 33.5(ps)               1000(ps)            
Max. Rise Sink Tran.           : 162.7(ps)              1000(ps)            
Max. Fall Sink Tran.           : 145.1(ps)              1000(ps)            
Min. Rise Buffer Tran.         : 35.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 162.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 145.1(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'CLKIN' ...

Calculating pre-route downstream delay for clock tree 'CLKIN'...
*** Look For Reconvergent Clock Component ***
The clock tree CLKIN has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.1 mem=361.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : typical
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
********** Clock CLKIN Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 144
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): RX_DATA_reg[16]/CK 395.2(ps)
Min trig. edge delay at sink(R): req_interrupt_reg/CK 382.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 382.3~395.2(ps)        0~100000(ps)        
Fall Phase Delay               : 388.3~401.2(ps)        0~100000(ps)        
Trig. Edge Skew                : 12.9(ps)               1000(ps)            
Rise Skew                      : 12.9(ps)               
Fall Skew                      : 12.9(ps)               
Max. Rise Buffer Tran.         : 35.4(ps)               1000(ps)            
Max. Fall Buffer Tran.         : 33.5(ps)               1000(ps)            
Max. Rise Sink Tran.           : 162.7(ps)              1000(ps)            
Max. Fall Sink Tran.           : 145.1(ps)              1000(ps)            
Min. Rise Buffer Tran.         : 35.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 33.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 162.7(ps)              0(ps)               
Min. Fall Sink Tran.           : 145.1(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.1)


*** End ckSynthesis (cpu=0:00:04.5, real=0:00:05.0, mem=361.9M) ***
<CMD> timeDesign -postCTS
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
*** Starting trialRoute (mem=362.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Number of multi-gpin terms=128, multi-gpins=272, moved blk term=0/0

Phase 1a route (0:00:00.0 363.2M):
Est net length = 2.290e+04um = 1.157e+04H + 1.133e+04V
Usage: (25.3%H 27.6%V) = (1.535e+04um 2.234e+04um) = (4546 4435)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 8 = 0 (0.00% H) + 8 (0.51% V)

Phase 1b route (0:00:00.0 365.8M):
Usage: (25.2%H 27.6%V) = (1.528e+04um 2.234e+04um) = (4525 4435)
Overflow: 8 = 0 (0.00% H) + 8 (0.51% V)

Phase 1c route (0:00:00.0 365.8M):
Usage: (25.1%H 27.6%V) = (1.521e+04um 2.231e+04um) = (4504 4429)
Overflow: 7 = 0 (0.00% H) + 7 (0.45% V)

Phase 1d route (0:00:00.0 365.8M):
Usage: (25.1%H 27.6%V) = (1.521e+04um 2.231e+04um) = (4504 4429)
Overflow: 7 = 0 (0.00% H) + 7 (0.45% V)

Phase 1e route (0:00:00.0 366.4M):
Usage: (25.1%H 27.6%V) = (1.522e+04um 2.232e+04um) = (4507 4432)
Overflow: 3 = 0 (0.00% H) + 3 (0.20% V)

Phase 1f route (0:00:00.0 366.4M):
Usage: (25.1%H 27.6%V) = (1.523e+04um 2.233e+04um) = (4509 4433)
Overflow: 2 = 0 (0.00% H) + 2 (0.14% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.06%
 -1:	0	 0.00%	1	 0.06%
--------------------------------------
  0:	1	 0.06%	14	 0.84%
  1:	99	 5.95%	28	 1.68%
  2:	16	 0.96%	73	 4.38%
  3:	42	 2.52%	68	 4.08%
  4:	76	 4.57%	127	 7.62%
  5:	123	 7.39%	177	10.62%
  6:	140	 8.41%	231	13.87%
  7:	173	10.40%	171	10.26%
  8:	180	10.82%	200	12.00%
  9:	193	11.60%	216	12.97%
 10:	195	11.72%	276	16.57%
 11:	152	 9.13%	28	 1.68%
 12:	162	 9.74%	53	 3.18%
 13:	96	 5.77%	0	 0.00%
 14:	16	 0.96%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


Global route (cpu=0.0s real=0.0s 363.9M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 371.918M, initial mem = 76.082M) ***
Phase 1l route (0:00:00.0 363.9M):


*** After '-updateRemainTrks' operation: 

Usage: (25.9%H 28.5%V) = (1.570e+04um 2.305e+04um) = (4648 4576)
Overflow: 8 = 0 (0.00% H) + 8 (0.47% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.12%
 -1:	0	 0.00%	5	 0.30%
--------------------------------------
  0:	3	 0.18%	21	 1.26%
  1:	100	 6.01%	28	 1.68%
  2:	23	 1.38%	74	 4.44%
  3:	51	 3.06%	83	 4.98%
  4:	74	 4.45%	128	 7.68%
  5:	121	 7.27%	165	 9.90%
  6:	135	 8.11%	221	13.27%
  7:	178	10.70%	174	10.44%
  8:	178	10.70%	193	11.58%
  9:	196	11.78%	217	13.03%
 10:	189	11.36%	272	16.33%
 11:	149	 8.95%	30	 1.80%
 12:	157	 9.44%	51	 3.06%
 13:	94	 5.65%	0	 0.00%
 14:	16	 0.96%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%



*** Completed Phase 1 route (0:00:00.1 362.0M) ***


Total length: 2.428e+04um, number of vias: 4803
M1(H) length: 0.000e+00um, number of vias: 2300
M2(V) length: 9.806e+03um, number of vias: 2148
M3(H) length: 1.134e+04um, number of vias: 329
M4(V) length: 2.887e+03um, number of vias: 26
M5(H) length: 2.488e+02um
*** Completed Phase 2 route (0:00:00.0 362.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=362.0M) ***
Peak Memory Usage was 371.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=362.0M) ***

Default RC Extraction called for design ulpb_node32_ab.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 361.984M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1246.6  | 1246.6  | 1247.4  | 1246.6  | 1247.1  | 1247.9  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    1 (1)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 68.020%
Routing Overflow: 0.00% H and 0.47% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.4 sec
Total Real time: 0.0 sec
Total Memory Usage: 372.859375 Mbytes
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 372.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*** Starting trialRoute (mem=372.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=372.9M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            DLY4X1         -   typical
*info:            DLY3X1         -   typical
*info:            DLY2X1         -   typical
*info:            DLY1X1         -   typical
*info:             BUFXL         -   typical
*info:             BUFX1         -   typical
*info:             BUFX2         -   typical
*info:             BUFX3         -   typical
*info:             BUFX4         -   typical
*info:             BUFX8         -   typical
*info:            BUFX12         -   typical
*info:            BUFX16         -   typical
*info:            BUFX20         -   typical
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, totSessionCpu=0:00:17.5, mem=364.1M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 372.6M)
Number of Loop : 0
Start delay calculation (mem=372.629M)...
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=372.859M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 372.9M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -1.299 ns 
 TNS         : -163.761 ns 
 Viol paths  : 254 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (CPU=0:00:00.1, totSessionCpu=0:00:17.6, mem=372.9M)
Setting analysis mode to setup ...
Info: 6 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
 1246.553 ns   1246.583 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 1246.583 ns 
 reg2reg WS  : 1246.583 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 1246.553 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.3, totSessionCpu=0:00:17.8, mem=373.5M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 1246.6  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   336   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -1.299  |
|           TNS (ns):|-163.761 |
|    Violating Paths:|   254   |
|          All Paths:|   336   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    1 (1)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 68.020%
------------------------------------------------------------
Info: 8 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.4, totSessionCpu=0:00:17.8, mem=373.5M)
Density before buffering = 0.680 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1    7.0   1.153/1.134 (0.900/0.900, 0.084)   1.153/1.134 (0.900/0.900, 0.084)
*Info:   DLY3X1    7.0   0.943/0.888 (0.900/0.900, 0.084)   0.943/0.888 (0.900/0.900, 0.084)
*Info:   DLY2X1    6.0   0.746/0.680 (0.900/0.900, 0.084)   0.746/0.680 (0.900/0.900, 0.084)
*Info:   DLY1X1    6.0   0.560/0.515 (0.900/0.900, 0.084)   0.560/0.515 (0.900/0.900, 0.084)
*Info: 
*Info:   BUFXL    4.0   0.413/0.313 (0.900/0.900, 0.042)   0.413/0.313 (0.900/0.900, 0.042)
*Info:   BUFX1    4.0   0.496/0.442 (0.900/0.900, 0.084)   0.496/0.442 (0.900/0.900, 0.084)
*Info:   BUFX2    4.0   0.480/0.469 (0.900/0.900, 0.168)   0.480/0.469 (0.900/0.900, 0.168)
*Info:   BUFX3    4.0   0.480/0.469 (0.900/0.900, 0.252)   0.480/0.469 (0.900/0.900, 0.252)
*Info:   BUFX4    5.0   0.474/0.467 (0.900/0.900, 0.336)   0.474/0.467 (0.900/0.900, 0.336)
*Info:   BUFX8    9.0   0.465/0.446 (0.900/0.900, 0.672)   0.465/0.446 (0.900/0.900, 0.672)
*Info:   BUFX12    10.0   0.465/0.447 (0.900/0.900, 1.008)   0.465/0.447 (0.900/0.900, 1.008)
*Info:   BUFX16    13.0   0.463/0.448 (0.900/0.900, 1.344)   0.463/0.448 (0.900/0.900, 1.344)
*Info:   BUFX20    16.0   0.458/0.448 (0.900/0.900, 1.680)   0.458/0.448 (0.900/0.900, 1.680)
Worst hold path end point: TX_FAIL_reg/SN net n81
Iter 0: Hold WNS: -1.299 Hold TNS: -163.761 #Viol Endpoints: 254 CPU: 0:00:07.9
*info: Moves Generated: 1 Moves Failed: 0
*info: Moves Generated: 200 Moves Failed: 0
*info: Active Nodes: 1406 Moves Generated: 200 Moves Failed: 0 Moves Commited: 195
Worst hold path end point: FE_PHC58_n154/A net n154
Iter 1: Hold WNS: -0.611 Hold TNS: -36.840 #Viol Endpoints: 152 CPU: 0:00:08.9
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 448 Moves Generated: 85 Moves Failed: 0 Moves Commited: 85
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 2: Hold WNS: -0.562 Hold TNS: -19.464 #Viol Endpoints: 73 CPU: 0:00:09.2
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 405 Moves Generated: 64 Moves Failed: 0 Moves Commited: 64
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 3: Hold WNS: -0.444 Hold TNS: -10.844 #Viol Endpoints: 57 CPU: 0:00:09.4
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 450 Moves Generated: 49 Moves Failed: 0 Moves Commited: 49
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 4: Hold WNS: -0.444 Hold TNS: -10.220 #Viol Endpoints: 49 CPU: 0:00:09.6
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 406 Moves Generated: 0 Moves Failed: 201 Moves Commited: 0
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 5: Hold WNS: -0.444 Hold TNS: -10.220 #Viol Endpoints: 49 CPU: 0:00:09.8
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.444 
	TNS: -10.220 
	VP: 49 
	Worst hold path end point: DATA_reg[25]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 1245.838 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:mode_reg[1]/D 
--------------------------------------------------- 
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 0: Hold WNS: -0.444 Hold TNS: -10.220 #Viol Endpoints: 49 CPU: 0:00:09.8
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 406 Moves Generated: 0 Moves Failed: 201 Moves Commited: 0
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 1: Hold WNS: -0.444 Hold TNS: -10.220 #Viol Endpoints: 49 CPU: 0:00:10.1
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.444 
	TNS: -10.220 
	VP: 49 
	Worst hold path end point: DATA_reg[25]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 1245.838 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:mode_reg[1]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.444 
	TNS: -10.220 
	VP: 49 
	Worst hold path end point: DATA_reg[25]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 1245.838 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:mode_reg[1]/D 
--------------------------------------------------- 
Density after buffering = 0.906 (fixHold)
*info:
*info: Evaluation Summary
*info: A total of 800 net(s) have been evaluated for adding cells
*info:
*info:            402 net(s): Eval failed because no legal location 
*info:                There were no legal locations to insert buffers on those violated nets.
*info:                By running in -verbose mode, you will get the detailed list of those nets.
*info:                Please try to limit local placement congestion and use instance/cell padding
*info:                methodology in order to allow more spaces for Hold fixing buffers insertion in
*info:                high utilized areas.
*info:
*info: Commit Summary: 
*info: Selected 393 nets for commit
*info: Added a total of 271 cells to fix/reduce hold violation
*info:
*info:           20 cells of type 'BUFX1' used
*info:            2 cells of type 'BUFX4' used
*info:           72 cells of type 'BUFXL' used
*info:           30 cells of type 'DLY2X1' used
*info:          147 cells of type 'DLY4X1' used
*info:
*** Finished hold time fix (CPU=0:00:02.6, totSessionCpu=0:00:20.0, mem=373.9M) ***
default core: bins with density >  0.75 =   75 % ( 9 / 12 )
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=373.9M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 3.787e+04 (1.876e+04 1.911e+04) (ext = 7.045e+03)
default core: bins with density >  0.75 = 58.3 % ( 7 / 12 )
*** Starting trialRoute (mem=373.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -maxRouteLayer 5 -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (350000 342560)
coreBox:    (21120 20160) (330000 322560)
Number of multi-gpin terms=128, multi-gpins=272, moved blk term=0/0

Phase 1a route (0:00:00.0 375.1M):
Est net length = 4.071e+04um = 2.038e+04H + 2.033e+04V
Usage: (41.4%H 42.1%V) = (2.514e+04um 3.410e+04um) = (7435 6770)
Obstruct: 2 = 2 (0.1%H) + 0 (0.0%V)
Overflow: 30 = 3 (0.18% H) + 27 (1.61% V)

Phase 1b route (0:00:00.0 377.6M):
Usage: (41.3%H 42.1%V) = (2.501e+04um 3.408e+04um) = (7407 6765)
Overflow: 29 = 2 (0.12% H) + 27 (1.61% V)

Phase 1c route (0:00:00.0 377.6M):
Usage: (41.2%H 42.1%V) = (2.497e+04um 3.413e+04um) = (7395 6775)
Overflow: 25 = 1 (0.06% H) + 24 (1.43% V)

Phase 1d route (0:00:00.0 377.6M):
Usage: (41.2%H 42.2%V) = (2.499e+04um 3.416e+04um) = (7401 6781)
Overflow: 9 = 0 (0.00% H) + 9 (0.54% V)

Phase 1e route (0:00:00.0 378.1M):
Usage: (41.2%H 42.2%V) = (2.499e+04um 3.417e+04um) = (7402 6783)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Phase 1f route (0:00:00.0 378.1M):
Usage: (41.2%H 42.2%V) = (2.499e+04um 3.417e+04um) = (7402 6783)
Overflow: 2 = 0 (0.00% H) + 2 (0.12% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	2	 0.12%
--------------------------------------
  0:	6	 0.36%	26	 1.56%
  1:	115	 6.91%	51	 3.06%
  2:	53	 3.19%	146	 8.76%
  3:	105	 6.31%	176	10.56%
  4:	195	11.72%	270	16.21%
  5:	216	12.98%	225	13.51%
  6:	198	11.90%	197	11.82%
  7:	182	10.94%	158	 9.48%
  8:	173	10.40%	121	 7.26%
  9:	162	 9.74%	93	 5.58%
 10:	103	 6.19%	147	 8.82%
 11:	79	 4.75%	9	 0.54%
 12:	52	 3.12%	43	 2.58%
 13:	24	 1.44%	0	 0.00%
 14:	1	 0.06%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%


Global route (cpu=0.0s real=0.0s 375.6M)
Using detail cap. scale factor for clock nets.

*** Memory Usage v0.144.6.3 (Current mem = 383.637M, initial mem = 76.082M) ***
Phase 1l route (0:00:00.0 375.6M):


*** After '-updateRemainTrks' operation: 

Usage: (43.3%H 44.6%V) = (2.626e+04um 3.609e+04um) = (7770 7162)
Overflow: 20 = 3 (0.18% H) + 17 (1.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	4	 0.24%
 -1:	3	 0.18%	11	 0.66%
--------------------------------------
  0:	9	 0.54%	34	 2.04%
  1:	125	 7.51%	82	 4.92%
  2:	78	 4.69%	161	 9.66%
  3:	108	 6.49%	175	10.50%
  4:	202	12.14%	249	14.95%
  5:	214	12.86%	220	13.21%
  6:	199	11.96%	186	11.16%
  7:	172	10.34%	146	 8.76%
  8:	164	 9.86%	114	 6.84%
  9:	150	 9.01%	97	 5.82%
 10:	92	 5.53%	133	 7.98%
 11:	75	 4.51%	10	 0.60%
 12:	53	 3.19%	42	 2.52%
 13:	20	 1.20%	0	 0.00%
 19:	0	 0.00%	1	 0.06%
 20:	0	 0.00%	1	 0.06%



*** Completed Phase 1 route (0:00:00.1 373.9M) ***


Total length: 4.284e+04um, number of vias: 6373
M1(H) length: 0.000e+00um, number of vias: 2842
M2(V) length: 1.235e+04um, number of vias: 2694
M3(H) length: 1.782e+04um, number of vias: 705
M4(V) length: 1.001e+04um, number of vias: 132
M5(H) length: 2.663e+03um
*** Completed Phase 2 route (0:00:00.0 373.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=373.9M) ***
Peak Memory Usage was 383.6M 
*** Finished trialRoute (cpu=0:00:00.1 mem=373.9M) ***

Default RC Extraction called for design ulpb_node32_ab.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 365.113M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 373.6M)
Number of Loop : 0
Start delay calculation (mem=373.633M)...
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=373.863M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 373.9M) ***
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 373.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 373.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1245.8  | 1245.8  | 1246.5  | 1246.6  | 1247.1  | 1247.7  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.527  | -0.193  | -0.527  | -0.020  |  0.800  |  0.042  |
|           TNS (ns):| -10.851 | -0.339  | -10.472 | -0.040  |  0.000  |  0.000  |
|    Violating Paths:|   51    |    6    |   42    |    3    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    1 (1)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 90.627%
Routing Overflow: 0.18% H and 1.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 365.1M **
*** Finished optDesign ***
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst CLK* -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst CLK* -module {}
<CMD> applyGlobalNets
*** Checked 4 GNC rules.
*** Applying global-net connections...
*** Applied 4 GNC rules (cpu = 0:00:00.0, w/ 0:00:00.0 init)
<CMD> saveDesign ulpb_node32_ab.clk.enc
Redoing specifyClockTree  -clkfile ulpb_node32_ab.cts  ...
**WARN: (SOCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.
Checking spec file integrity...
Writing Netlist "ulpb_node32_ab.clk.enc.dat/ulpb_node32_ab.v" ...
Calling write_sdc ... 
Saving clock tree spec file 'ulpb_node32_ab.clk.enc.dat/ulpb_node32_ab.ctstch' ...
Saving configuration ...
Saving preference file ulpb_node32_ab.clk.enc.dat/enc.pref.tcl ...
Saving SI fix option to 'ulpb_node32_ab.clk.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=365.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=365.1M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeTdrEffort 2
<CMD> setNanoRouteMode -quiet -routeSiEffort med
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix true
<CMD> setNanoRouteMode -quiet -drouteEndIteration 25
<CMD> setNanoRouteMode -quiet -drouteOnGridOnly none
<CMD> setNanoRouteMode -quiet -routeMergeSpecialWire true
<CMD> setNanoRouteMode -quiet -drouteAutoStop false
<CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia false
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort low
<CMD> setNanoRouteMode -routeTopRoutingLayer 5
<CMD> setNanoRouteMode -routeBottomRoutingLayer 2
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Fri Mar  8 16:29:20 2013
#
#Generating timing graph information, please wait...
#887 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
#Write timing file took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.00 (Mb)
#Done generating timing graph information.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 365.00 (Mb)
#setting min_area (0.207200) for layer METAL2 using TOPOFSTACK via via2ts
#setting min_area (0.207200) for layer METAL3 using TOPOFSTACK via via3ts
#setting min_area (0.205200) for layer METAL4 using TOPOFSTACK via via4ts
#Start reading timing information from file .timing_file.tif ...
#
#The worst setup slack read in is 1245.791 
#
#No hold time constraints read in
#Read in timing information for 96 ports, 818 instances from timing file .timing_file.tif.
#NanoRoute Version v08.10-s155 NR090610-1622/USR60-UB
#Using multithreading with 12 threads.
#WARNING (NREX-28) The height of the first routing layer METAL1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer METAL1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer METAL1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires using 12 threads...
#Using S.M.A.R.T. routing technology.
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.610.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#Analyzing routing resource...
#Routing resource analysis is done.
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H         196      80.61%
#  Metal 2        V         196       0.00%
#  Metal 3        H         196       0.00%
#  Metal 4        V         196       0.00%
#  Metal 5        H         196       0.00%
#  ------------------------------------------
#  Total                    980      16.12%
#
#  3 nets (0.34%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 419.00 (Mb)
#
#start global routing iteration 1...
#
#set timing constraints ...
# slack ( --- : --- : --- ) std_dev = ---
# +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0)
# +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0)
# +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000 (0), +340282346638528859811704183484516925440.000^ (0)
### 
### set expansion ratio ...
### select range ( --- : --- )
### total_net(893) select(0) bad(0) tieup(0) special(2) dont_route(6)
### hi_fanout(3) already_constr(0) short_net(0) pos_slack(882)
### 
### set extra spacing ...
### select range ( --- : --- )
### total_net(893) select(0) bad(0) tieup(0) special(0) dont_route(6)
### hi_fanout(2) already_constr(0) short_net(65) no_timing(0) pos_slack(817)
### 
### 
### set layer assignment ...
### layer[ 2] res 0.101000 ohm, cap 0.193555 ff, 1000um-delay 0.069818 ns
### layer[ 3] res 0.101000 ohm, cap 0.232763 ff, 1000um-delay 0.083961 ns
### layer[ 4] res 0.101000 ohm, cap 0.192231 ff, 1000um-delay 0.069340 ns
### layer[ 5] res 0.045000 ohm, cap 0.200064 ff, 1000um-delay 0.020461 ns
### prefer layers (4 - 5)
### select range ( --- : --- )
### total_net(893) select(0) bad(0) tieup(0) special(2) dont_route(6)
### hi_fanout(3) already_constr(0) short_net(793) pos_slack(89)
### 
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 420.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     16(8.16%)      7(3.57%)      3(1.53%)      3(1.53%)   (14.8%)
#   Metal 3      2(1.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.02%)
#   Metal 4      1(0.51%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.51%)
#   Metal 5      1(0.51%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.51%)
#  --------------------------------------------------------------------------
#     Total     20(2.34%)      7(0.82%)      3(0.35%)      3(0.35%)   (3.86%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total wire length = 45152 um.
#Total half perimeter of net bounding box = 38821 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 11748 um.
#Total wire length on LAYER METAL3 = 16014 um.
#Total wire length on LAYER METAL4 = 11965 um.
#Total wire length on LAYER METAL5 = 5425 um.
#Total number of vias = 4422
#Up-Via Summary (total 4422):
#           
#-----------------------
#  Metal 1         2089
#  Metal 2         1564
#  Metal 3          567
#  Metal 4          202
#-----------------------
#                  4422 
#
#Max overcon = 8 tracks.
#Total overcon = 3.86%.
#Worst layer Gcell overcon rate = 14.80%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 32.00 (Mb)
#Total memory = 420.00 (Mb)
#Peak memory = 509.00 (Mb)
#Using multithreading with 12 threads.
#Worst slack with path group effect 340282346638528859811704183484516925440.000000
#Using S.M.A.R.T. routing technology.
#routeSiEffort set to med
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 2
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 432.00 (Mb)
#start 1st optimization iteration ...
*** Memory pool thread-safe mode activated.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 496.00 (Mb)
#Complete Detail Routing.
#Total wire length = 42817 um.
#Total half perimeter of net bounding box = 38821 um.
#Total wire length on LAYER METAL1 = 0 um.
#Total wire length on LAYER METAL2 = 11359 um.
#Total wire length on LAYER METAL3 = 16610 um.
#Total wire length on LAYER METAL4 = 9684 um.
#Total wire length on LAYER METAL5 = 5164 um.
#Total number of vias = 7471
#Up-Via Summary (total 7471):
#           
#-----------------------
#  Metal 1         2923
#  Metal 2         3279
#  Metal 3          946
#  Metal 4          323
#-----------------------
#                  7471 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER METAL1 = 0
#Total number of violations on LAYER METAL2 = 0
#Total number of violations on LAYER METAL3 = 0
#Total number of violations on LAYER METAL4 = 0
#Total number of violations on LAYER METAL5 = 0
#WARNING (NRGR-159) Invalid route_si_effort option <med>, reset to default.
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 68.00 (Mb)
#Total memory = 488.00 (Mb)
#Peak memory = 540.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 117.00 (Mb)
#Total memory = 482.00 (Mb)
#Peak memory = 540.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  8 16:29:25 2013
#
<CMD> timeDesign -postRoute
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design ulpb_node32_ab.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./ulpb_node32_ab_f96ehj_7375.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 482.2M)
Creating parasitic data file './ulpb_node32_ab_f96ehj_7375.rcdb.d/ulpb_node32_ab.rcdb.gz' for storing RC.
Extracted 10.0255% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 20.0191% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 30.0287% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 40.0223% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 50.0319% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 60.0255% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 70.0191% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 80.0287% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 90.0223% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 482.2M)
Nr. Extracted Resistors     : 13745
Nr. Extracted Ground Cap.   : 14626
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './ulpb_node32_ab_f96ehj_7375.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 482.211M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1245.8  | 1245.8  | 1246.3  | 1246.5  | 1247.1  | 1247.8  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    1 (1)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 90.627%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.4 sec
Total Real time: 1.0 sec
Total Memory Usage: 490.960938 Mbytes
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 491.0M **
#Created 479 library cell signatures
#Created 893 NETS and 0 SPECIALNETS signatures
#Created 819 instance signatures
Begin checking placement ...
*info: Placed = 671
*info: Unplaced = 0
Placement Density:90.63%(21163/23351)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
**WARN: (SOCOPT-3599):	The slack report file is no longer created by default.  Use "timeDesign -reportOnly -slackReports" after optDesign to generate slack report.
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:            DLY4X1         -   typical
*info:            DLY3X1         -   typical
*info:            DLY2X1         -   typical
*info:            DLY1X1         -   typical
*info:             BUFXL         -   typical
*info:             BUFX1         -   typical
*info:             BUFX2         -   typical
*info:             BUFX3         -   typical
*info:             BUFX4         -   typical
*info:             BUFX8         -   typical
*info:            BUFX12         -   typical
*info:            BUFX16         -   typical
*info:            BUFX20         -   typical
-holdSdfFile {}                            # string, default=""
Detail RC Extraction called for design ulpb_node32_ab.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./ulpb_node32_ab_f96ehj_7375.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 482.2M)
Creating parasitic data file './ulpb_node32_ab_f96ehj_7375.rcdb.d/ulpb_node32_ab.rcdb.gz' for storing RC.
Extracted 10.0255% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 20.0191% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 30.0287% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 40.0223% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 50.0319% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 60.0255% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 70.0191% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 80.0287% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 90.0223% (CPU Time= 0:00:00.1  MEM= 482.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 482.2M)
Nr. Extracted Resistors     : 13745
Nr. Extracted Ground Cap.   : 14626
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './ulpb_node32_ab_f96ehj_7375.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 482.211M)
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, totSessionCpu=0:00:26.9, mem=482.2M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 490.7M)
Number of Loop : 0
Start delay calculation (mem=490.730M)...
delayCal using detail RC...
Opening parasitic data file './ulpb_node32_ab_f96ehj_7375.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 490.7M)
Closing parasitic data file './ulpb_node32_ab_f96ehj_7375.rcdb.d'. 887 times net's RC data read were performed.
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=490.961M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 491.0M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : -0.467 ns 
 TNS         : -9.345 ns 
 Viol paths  : 41 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing (CPU=0:00:00.2, totSessionCpu=0:00:27.0, mem=491.0M)
Setting analysis mode to setup ...
Info: 6 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (SOCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
 1245.818 ns   1245.818 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 1245.818 ns 
 reg2reg WS  : 1245.818 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 1245.818 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.4, totSessionCpu=0:00:27.2, mem=491.0M)

------------------------------------------------------------
            Initial Summary                              
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 1245.8  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   336   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.467  |
|           TNS (ns):| -9.345  |
|    Violating Paths:|   41    |
|          All Paths:|   336   |
+--------------------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    1 (1)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 90.627%
------------------------------------------------------------
Info: 8 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.4, totSessionCpu=0:00:27.3, mem=491.0M)
Density before buffering = 0.906 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   DLY4X1    7.0   1.153/1.134 (0.900/0.900, 0.084)   1.153/1.134 (0.900/0.900, 0.084)
*Info:   DLY3X1    7.0   0.943/0.888 (0.900/0.900, 0.084)   0.943/0.888 (0.900/0.900, 0.084)
*Info:   DLY2X1    6.0   0.746/0.680 (0.900/0.900, 0.084)   0.746/0.680 (0.900/0.900, 0.084)
*Info:   DLY1X1    6.0   0.560/0.515 (0.900/0.900, 0.084)   0.560/0.515 (0.900/0.900, 0.084)
*Info: 
*Info:   BUFXL    4.0   0.413/0.313 (0.900/0.900, 0.042)   0.413/0.313 (0.900/0.900, 0.042)
*Info:   BUFX1    4.0   0.496/0.442 (0.900/0.900, 0.084)   0.496/0.442 (0.900/0.900, 0.084)
*Info:   BUFX2    4.0   0.480/0.469 (0.900/0.900, 0.168)   0.480/0.469 (0.900/0.900, 0.168)
*Info:   BUFX3    4.0   0.480/0.469 (0.900/0.900, 0.252)   0.480/0.469 (0.900/0.900, 0.252)
*Info:   BUFX4    5.0   0.474/0.467 (0.900/0.900, 0.336)   0.474/0.467 (0.900/0.900, 0.336)
*Info:   BUFX8    9.0   0.465/0.446 (0.900/0.900, 0.672)   0.465/0.446 (0.900/0.900, 0.672)
*Info:   BUFX12    10.0   0.465/0.447 (0.900/0.900, 1.008)   0.465/0.447 (0.900/0.900, 1.008)
*Info:   BUFX16    13.0   0.463/0.448 (0.900/0.900, 1.344)   0.463/0.448 (0.900/0.900, 1.344)
*Info:   BUFX20    16.0   0.458/0.448 (0.900/0.900, 1.680)   0.458/0.448 (0.900/0.900, 1.680)
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 0: Hold WNS: -0.467 Hold TNS: -9.345 #Viol Endpoints: 41 CPU: 0:00:17.4
*info: Moves Generated: 0 Moves Failed: 1
*info: Active Nodes: 358 Moves Generated: 0 Moves Failed: 179 Moves Commited: 0
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 1: Hold WNS: -0.467 Hold TNS: -9.345 #Viol Endpoints: 41 CPU: 0:00:17.7
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.467 
	TNS: -9.345 
	VP: 41 
	Worst hold path end point: DATA_reg[25]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 1245.819 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:mode_reg[1]/D 
--------------------------------------------------- 
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 0: Hold WNS: -0.467 Hold TNS: -9.345 #Viol Endpoints: 41 CPU: 0:00:17.7
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 358 Moves Generated: 0 Moves Failed: 179 Moves Commited: 0
Worst hold path end point: FE_PHC93_n178/A net n178
Iter 1: Hold WNS: -0.467 Hold TNS: -9.345 #Viol Endpoints: 41 CPU: 0:00:17.9
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.467 
	TNS: -9.345 
	VP: 41 
	Worst hold path end point: DATA_reg[25]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 1245.819 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:mode_reg[1]/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: -0.467 
	TNS: -9.345 
	VP: 41 
	Worst hold path end point: DATA_reg[25]/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 1245.819 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:mode_reg[1]/D 
--------------------------------------------------- 
Density after buffering = 0.906 (fixHold)
*info:
*info: Evaluation Summary
*info: A total of 358 net(s) have been evaluated for adding cells
*info:
*info:            358 net(s): Eval failed because no legal location 
*info:                There were no legal locations to insert buffers on those violated nets.
*info:                By running in -verbose mode, you will get the detailed list of those nets.
*info:                Please try to limit local placement congestion and use instance/cell padding
*info:                methodology in order to allow more spaces for Hold fixing buffers insertion in
*info:                high utilized areas.
*info:
*info: Commit Summary: 
*info: Selected 0 nets for commit
*info: Added a total of 0 cells to fix/reduce hold violation
*info:
*info:
*** Finished hold time fix (CPU=0:00:01.0, totSessionCpu=0:00:27.8, mem=491.0M) ***
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=491.0M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 3.832e+04 (1.902e+04 1.930e+04) (ext = 7.051e+03)
default core: bins with density >  0.75 = 58.3 % ( 7 / 12 )
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 491.0M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 491.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1245.8  | 1245.8  | 1246.3  | 1246.5  | 1247.1  | 1247.8  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.467  | -0.159  | -0.467  |  0.006  |  0.816  |  0.126  |
|           TNS (ns):| -9.345  | -0.177  | -9.168  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|   41    |    3    |   38    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    1 (1)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 90.627%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 482.2M **
*** Finished optDesign ***
<CMD> timeDesign -postRoute
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design ulpb_node32_ab.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.23
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.28
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 1
      Min Width        : 0.44
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./ulpb_node32_ab_f96ehj_7375.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 482.2M)
Creating parasitic data file './ulpb_node32_ab_f96ehj_7375.rcdb.d/ulpb_node32_ab.rcdb.gz' for storing RC.
Extracted 10.0255% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 20.0191% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 30.0287% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 40.0223% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 50.0319% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 60.0255% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 70.0191% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 80.0287% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 90.0223% (CPU Time= 0:00:00.0  MEM= 482.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 482.2M)
Nr. Extracted Resistors     : 13745
Nr. Extracted Ground Cap.   : 14626
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './ulpb_node32_ab_f96ehj_7375.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 482.242M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1245.8  | 1245.8  | 1246.3  | 1246.5  | 1247.1  | 1247.8  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    1 (1)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 90.627%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.44 sec
Total Real time: 0.0 sec
Total Memory Usage: 490.992188 Mbytes
<CMD> saveDesign ulpb_node32_ab.routed.enc
Redoing specifyClockTree  -clkfile ulpb_node32_ab.cts  ...
**WARN: (SOCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.
Checking spec file integrity...
Writing Netlist "ulpb_node32_ab.routed.enc.dat/ulpb_node32_ab.v" ...
Calling write_sdc ... 
Saving clock tree spec file 'ulpb_node32_ab.routed.enc.dat/ulpb_node32_ab.ctstch' ...
Saving configuration ...
Saving preference file ulpb_node32_ab.routed.enc.dat/enc.pref.tcl ...
Saving SI fix option to 'ulpb_node32_ab.routed.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=491.0M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=491.0M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> report_timing -check_type setup -path_type full_clock -nworst 20 > timingReports/${my_toplevel}.rpt.setup
<CMD> setAnalysisMode -checkType hold
<CMD> report_timing -check_type hold -path_type full_clock -nworst 20 > timingReports/${my_toplevel}.rpt.hold
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 490.8M)
Number of Loop : 0
Start delay calculation (mem=490.766M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=490.996M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 491.0M) ***
<CMD> deleteObstruction -all
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 818
*info: Unplaced = 0
Placement Density:90.63%(21163/23351)
<CMD> addFiller -cell FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1 -prefix FILLER
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL32 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL4 / prefix FILLER).
*INFO:   Added 212 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 234 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 446 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
**WARN: (SOCVFG-198):	The number of CPUs requested is larger than the number of subareas.It will be set to 1. In Multithreading mode ,the maxmum number of CPUs allowed is equal to the number of subareas.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO:   Added 0 filler inst  (cell FILL1 / prefix FILLER).
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *FILLER -module {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *FILLER -module {}
<CMD> applyGlobalNets
*** Checked 6 GNC rules.
*** Applying global-net connections...
*** Applied 6 GNC rules (cpu = 0:00:00.0, w/ 0:00:00.0 init)
<CMD> saveDesign ulpb_node32_ab.final.enc
Redoing specifyClockTree  -clkfile ulpb_node32_ab.cts  ...
**WARN: (SOCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.
Checking spec file integrity...
Writing Netlist "ulpb_node32_ab.final.enc.dat/ulpb_node32_ab.v" ...
Calling write_sdc ... 
Saving clock tree spec file 'ulpb_node32_ab.final.enc.dat/ulpb_node32_ab.ctstch' ...
Saving configuration ...
Saving preference file ulpb_node32_ab.final.enc.dat/enc.pref.tcl ...
Saving SI fix option to 'ulpb_node32_ab.final.enc.dat/siFix.option'...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=497.1M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=497.1M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
<CMD> deleteObstruction -all
<CMD> lefOut ulpb_node32_ab.lef -stripePin -PGpinLayers 1 2 3 4 5 6
<CMD> saveNetlist -excludeLeafCell ulpb_node32_ab.apr.v
Writing Netlist "ulpb_node32_ab.apr.v" ...
<CMD> saveNetlist -excludeLeafCell -includePowerGround ulpb_node32_ab.apr.pg.v
Writing Netlist "ulpb_node32_ab.apr.pg.v" ...
Warning (Quiet mode): There are 2 terms not connected to  global special net.
**WARN: (SOCVL-504):	Tie-hi/low terms are not connected to global pg nets.
**WARN: (SOCVL-516):	No Power/Ground connections in top module (ulpb_node32_ab).
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (ulpb_node32_ab).
<CMD> saveNetlist -excludeLeafCell -includePhysicalInst ulpb_node32_ab.apr.phy.v
Writing Netlist "ulpb_node32_ab.apr.phy.v" ...
Warning (Quiet mode): There are 2 terms not connected to  global special net.
**WARN: (SOCVL-504):	Tie-hi/low terms are not connected to global pg nets.
**WARN: (SOCVL-516):	No Power/Ground connections in top module (ulpb_node32_ab).
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist -excludeLeafCell -includePhysicalInst -includePowerGround ulpb_node32_ab.apr.phy.pg.v
Writing Netlist "ulpb_node32_ab.apr.phy.pg.v" ...
Warning (Quiet mode): There are 2 terms not connected to  global special net.
**WARN: (SOCVL-504):	Tie-hi/low terms are not connected to global pg nets.
**WARN: (SOCVL-516):	No Power/Ground connections in top module (ulpb_node32_ab).
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (ulpb_node32_ab).
<CMD> streamOut ulpb_node32_ab.gds -mapFile ../common/tsmc18.map
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    62                           DIEAREA
    16                            METAL1
    40                            METAL1
    17                             VIA12
    18                            METAL2
    41                            METAL2
    27                             VIA23
    28                            METAL3
    42                            METAL3
    29                             VIA34
    31                            METAL4
    43                            METAL4
    32                             VIA45
    33                            METAL5
    44                            METAL5
    39                             VIA56
    38                            METAL6
    45                            METAL6
    16                            METAL1
    40                            METAL1
    18                            METAL2
    41                            METAL2
    28                            METAL3
    42                            METAL3
    31                            METAL4
    43                            METAL4
    33                            METAL5
    44                            METAL5
    38                            METAL6
    45                            METAL6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                           1264

Ports/Pins                            96
    metal layer METAL2                48
    metal layer METAL3                48

Nets                                6274
    metal layer METAL2              3267
    metal layer METAL3              2252
    metal layer METAL4               578
    metal layer METAL5               177

    Via Instances                   7471

Special Nets                         132
    metal layer METAL1                93
    metal layer METAL2                 4
    metal layer METAL3                14
    metal layer METAL4                 7
    metal layer METAL5                14

    Via Instances                    450

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 985
    metal layer METAL1                 2
    metal layer METAL2               657
    metal layer METAL3               280
    metal layer METAL4                42
    metal layer METAL5                 4


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> setExtractRCMode -engine detail -relative_c_th 0.01 -total_c_th 0.01 -reduce 0.0 -rcdb tap.db -specialNet true -useLEFCap true -useLEFResistance true
**WARN: (SOCEXT-6148):	Option '-rcdb' for command 'setExtractRCMode' is obsolete and is no longer recommended. The temporary file containing the RC data will be created in the current working directory by default. Use the TMPDIR or FE_TMPDIR variable to specify an alternative location for the temporary data. To avoid this warning and to ensure compatibility with future releases, remove this option from your script.
**WARN: (SOCEXT-6138):	Option '-relative_c_th' setting would not be effective until '-coupled' is turned on.
**WARN: (SOCEXT-6138):	Option '-total_c_th' setting would not be effective until '-coupled' is turned on.
LEF capacitance table:
Layer  width(um)    C(fF/um)  CPERSQDIST(fF/um^2)    EDGECAP(fF/um)
 M1      0.230       0.2078        0.1115               0.0911
 M2      0.280       0.1961        0.0659               0.0888
 M3      0.280       0.2317        0.0597               0.1075
 M4      0.280       0.1804        0.0506               0.0831
 M5      0.440       0.2002        0.0260               0.0944
<CMD> extractRC -outfile ulpb_node32_ab.cap
Detail RC Extraction called for design ulpb_node32_ab.
extractDetailRC Option : -outfile tap.db_7375.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 497.1M)
Creating parasitic data file 'tap.db_7375.rcdb.d/ulpb_node32_ab.rcdb.gz' for storing RC.
Extracted 10.0255% (CPU Time= 0:00:00.0  MEM= 497.1M)
Extracted 20.0191% (CPU Time= 0:00:00.0  MEM= 497.1M)
Extracted 30.0287% (CPU Time= 0:00:00.0  MEM= 497.1M)
Extracted 40.0223% (CPU Time= 0:00:00.0  MEM= 497.1M)
Extracted 50.0319% (CPU Time= 0:00:00.0  MEM= 497.1M)
Extracted 60.0255% (CPU Time= 0:00:00.0  MEM= 497.1M)
Extracted 70.0191% (CPU Time= 0:00:00.0  MEM= 497.1M)
Extracted 80.0287% (CPU Time= 0:00:00.0  MEM= 497.1M)
Extracted 90.0223% (CPU Time= 0:00:00.1  MEM= 497.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 497.1M)
Nr. Extracted Resistors     : 13745
Nr. Extracted Ground Cap.   : 14626
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file 'tap.db_7375.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 497.137M)
<CMD> rcOut -spf ulpb_node32_ab.spf
Opening parasitic data file 'tap.db_7375.rcdb.d' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 488.4M)
Closing parasitic data file 'tap.db_7375.rcdb.d'. 887 times net's RC data read were performed.
<CMD> rcOut -spef ulpb_node32_ab.spef
Opening parasitic data file 'tap.db_7375.rcdb.d' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 488.4M)
Closing parasitic data file 'tap.db_7375.rcdb.d'. 887 times net's RC data read were performed.
<CMD> setUseDefaultDelayLimit 10000
Set Using Default Delay Limit as 10000.
<CMD> delayCal -sdf ulpb_node32_ab.apr.sdf
delayCal Option :  -sdf ulpb_node32_ab.apr.sdf 
delayCal Mode   : 'setDelayCalMode -engine default -signOff false -ecsmType ecsmOnDemand'
Topological Sorting (CPU = 0:00:00.0, MEM = 496.9M)
Number of Loop : 0
Start delay calculation (mem=496.906M)...
delayCal using detail RC...
Opening parasitic data file 'tap.db_7375.rcdb.d' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 496.9M)
Closing parasitic data file 'tap.db_7375.rcdb.d'. 887 times net's RC data read were performed.
Handling High Fanin Net......
Handling 0 High Fanin Net (CPU = 0:00:00.0) 

Printing SDF File.....
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=496.945M 0)


Delay Calculation Summary:
   Number of nets with pin count greater than 100  : 1
   Number of nets using excludenet file            : 0
   Number of nets using set_resistance             : 0
   Number of nets using default delay              : 0
   CPU Time (0:00:00.1)
<CMD> verifyGeometry -reportAllCells -viaOverlap -report ulpb_node32_ab.geom.rpt
 *** Starting Verify Geometry (MEM: 496.9) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8320
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.5  MEM: 15.1M)

<CMD> fixMinCutVia

Start fixing mincut vias at Fri Mar  8 16:29:30 2013
The power planner found no minimum cut violation markers.
End fixing mincut vias at Fri Mar  8 16:29:30 2013
<CMD> verifyConnectivity -type all -noAntenna -report ulpb_node32_ab.conn.rpt

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar  8 16:29:30 2013

Design Name: ulpb_node32_ab
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (175.0000, 171.2800)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Mar  8 16:29:31 2013
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> timeDesign -postRoute
-engine default                        # enums={feDC signalStorm default}, default=default, user setting
-signOff false                         # bool, default=false
**WARN: (SOCOPT-3598):	The slack report is no longer created by default. Use "timeDesign -drvReports -slackReports -pathReports" to generate slack report in addition to drv and timing reports.
Detail RC Extraction called for design ulpb_node32_ab.
extractDetailRC Option : -outfile tap.db_7375.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 494.9M)
Creating parasitic data file 'tap.db_7375.rcdb.d/ulpb_node32_ab.rcdb.gz' for storing RC.
Extracted 10.0255% (CPU Time= 0:00:00.0  MEM= 494.9M)
Extracted 20.0191% (CPU Time= 0:00:00.0  MEM= 494.9M)
Extracted 30.0287% (CPU Time= 0:00:00.0  MEM= 494.9M)
Extracted 40.0223% (CPU Time= 0:00:00.0  MEM= 494.9M)
Extracted 50.0319% (CPU Time= 0:00:00.0  MEM= 494.9M)
Extracted 60.0255% (CPU Time= 0:00:00.0  MEM= 494.9M)
Extracted 70.0191% (CPU Time= 0:00:00.0  MEM= 494.9M)
Extracted 80.0287% (CPU Time= 0:00:00.0  MEM= 494.9M)
Extracted 90.0223% (CPU Time= 0:00:00.1  MEM= 494.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 494.9M)
Nr. Extracted Resistors     : 13745
Nr. Extracted Ground Cap.   : 14626
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file 'tap.db_7375.rcdb.d' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 494.934M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 1245.7  | 1245.7  | 1246.2  | 1246.4  | 1247.0  | 1247.8  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|   336   |   143   |   233   |   48    |    2    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+---------------------------+--------------+
|                |            Real           |     Total    |
|    DRVs        +--------------+------------+--------------|
|                |Nr nets(terms)| Worst Vio  |Nr nets(terms)|
+----------------+--------------+------------+--------------+
|   max_cap      |    0 (0)     |   0.000    |    1 (1)     |
|   max_tran     |    0 (0)     |   0.000    |    1 (1)     |
|   max_fanout   |    0 (0)     |     0      |    0 (0)     |
+----------------+--------------+------------+--------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.47 sec
Total Real time: 0.0 sec
Total Memory Usage: 486.378906 Mbytes
<CMD> all_op_conds

WARNING (POWER-1187):   Command reportPower has been obsolete. Please use report_power. 

<CMD> all_op_conds

Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 494.9M)
Number of Loop : 0
Start delay calculation (mem=494.898M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=495.129M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 495.1M) ***
Start force assigning power rail voltages for view default_view_hold
<CMD> get_analysis_view default_view_hold -constraint_mode
Finished assigning power rail voltages

CPE found ground net: VSS
CPE found power net: VDD  voltage: 1.8V
INFO (POWER-1606): Found clock 'CLKIN' with frequency 400000Hz from SDC file.


Propagating signal activity...


Starting Levelizing
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT)
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 5%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 10%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 15%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 20%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 25%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 30%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 35%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 40%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 45%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 50%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 55%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 60%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 65%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 70%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 75%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 80%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 85%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 90%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 95%

Finished Levelizing
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT)

Starting Activity Propagation
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 5%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 10%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 15%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 20%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 25%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 30%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 35%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 40%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 45%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 50%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 55%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 60%

Finished Activity Propagation
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT)

Starting Calculating power
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT)

Calculating power dissipation...

 ... Calculating switching power
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 5%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 10%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 15%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 20%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 25%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 30%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 35%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 40%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 45%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 50%
 ... Calculating internal and leakage power
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 55%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 60%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 65%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 70%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 75%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 80%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 85%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 90%
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT): 95%

Finished Calculating power
2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT)
*----------------------------------------------------------------------------------------
*	 -  - Version  64-bit 
*	
*
* 	Date & Time:	2013-Mar-08 16:29:31 (2013-Mar-08 21:29:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ulpb_node32_ab
*
*	Liberty Libraries used:
*	        /afs/eecs.umich.edu/kits/ARM/TSMC_cl018g/arm_2010q1/sc-x_2004q3v1/aci/sc/synopsys/typical.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        1.8
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       reportPower
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:    0.005472      51.86%
Total Switching Power:    0.004992       47.3%
Total Leakage Power:   8.848e-05     0.8385%
Total Power:     0.01055
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004127   0.0002035   4.814e-05    0.004378       41.49
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0007087    0.001129   3.876e-05    0.001876       17.78
Clock (Combinational)          0.0006366    0.003659   1.591e-06    0.004298       40.73
-----------------------------------------------------------------------------------------
Total                           0.005472    0.004992   8.848e-05     0.01055         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8   0.005472    0.004992   8.848e-05     0.01055         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
CLKIN                          0.0006366    0.003659   1.591e-06    0.004298       40.73
-----------------------------------------------------------------------------------------
Total                          0.0006366    0.003659   1.591e-06    0.004298       40.73
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                      U692 (OAI21X4): 	   0.00262
* 		Highest Leakage Power:              CLKIN__L1_I0 (CLKINVX20): 	 7.057e-07
* 		Total Cap: 	2.06384e-11 F
* 		Total instances in design:   818
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
reportPower consumed time 00:00:00 : increased peak memory (500M) by 0.
<CMD> setAnalysisMode -checkType hold
<CMD> report_timing -check_type skew
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 494.9M)
Number of Loop : 0
Start delay calculation (mem=494.898M)...
delayCal using detail RC...
Delay calculation completed.
(cpu=0:00:00.1 real=0:00:00.0 mem=495.164M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 495.2M) ***
No constrained timing paths with given description found.


*** Memory Usage v0.144.6.3 (Current mem = 495.164M, initial mem = 76.082M) ***
--- Ending "First Encounter" (totcpu=0:00:31.6, real=0:00:37.0, mem=495.2M) ---
