# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart_receiver.srcs/sources_1/imports/VivadoProjects/delay_line/delay_line.srcs/sources_1/new/delay_line.vhd" \
"../../../../uart_receiver.srcs/sources_1/imports/VivadoProjects/main_state_machine/main_state_machine.srcs/sources_1/new/main_state_machine.vhd" \
"../../../../uart_receiver.srcs/sources_1/imports/VivadoProjects/pulse_generator/pulse_generator.srcs/sources_1/new/pulse_gen.vhd" \
"../../../../uart_receiver.srcs/sources_1/imports/VivadoProjects/sampler_generator/sampler_generator.srcs/sources_1/new/sampler_generator.vhd" \
"../../../../uart_receiver.srcs/sources_1/imports/VivadoProjects/project_2/project_2.srcs/sources_1/new/sampler_state_machine.vhd" \
"../../../../uart_receiver.srcs/sources_1/new/uart_receiver.vhd" \
"../../../../uart_receiver.srcs/sim_1/new/tb_uart_receiver.vhd" \

# Do not sort compile order
nosort
