date_time,file,committer_name
Mon Jan  2  0:43:14 2017,ri5cly-manage.py,Markus Wegmann
Mon Jan  2  0:43:14 2017,setup_10.tcl,Markus Wegmann
Mon Jan  2  0:43:14 2017,setup_3.tcl,Markus Wegmann
Mon Jan  2  0:43:14 2017,setup_5.tcl,Markus Wegmann
Mon Jan  2  0:43:14 2017,synthesize_all_clocks_all_configs.csh,Markus Wegmann
Mon Jan  2  0:44:58 2017,ri5cly-manage.py,Markus Wegmann
Mon Jan  2  2:13:27 2017,ri5cly-manage.py,Markus Wegmann
Mon Jan  2  3:06:23 2017,ri5cly-manage.py,Markus Wegmann
Mon Jan  2 10:20:52 2017,ri5cly-manage.py,Markus Wegmann
Thu Jan  5 18:49:09 2017,ri5cly-manage.py,Markus Wegmann
Sun Jan  8 10:29:05 2017,riscv_config.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,00_all_features_enabled.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,01_no_mul.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,02_no_mul_no_vec.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,03_no_mul_no_vec_no_hwlp.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,04_no_mul_no_vec_no_hwlp_no_bit.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,05_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,06_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,07_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,08_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,09_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu_with_smallif.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,10_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu_with_smallif_no_jumpinid.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,11_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu_with_smallif_rv32e.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,12_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu_with_smallif_rv32e_with_splittedadder.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,13_rv32e_merged_pipeline.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,14_rv32e_merged_pipeline_only_aligned.sv,Markus Wegmann
Sun Jan  8 10:29:05 2017,ri5cly-manage.py,Markus Wegmann
Sun Jan  8 22:10:35 2017,ri5cly-manage.py,Markus Wegmann
Mon Jan  9 14:53:56 2017,ri5cly-manage.py,Markus Wegmann
Tue Jan 10  9:30:59 2017,ri5cly-manage.py,Markus Wegmann
Thu Jan 12 18:34:41 2017,alu.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,alu_simplified.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,alu_simplified_splitted.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,controller.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,cs_registers.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,debug_unit.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,decoder.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,Makefile,Markus Wegmann
Thu Jan 12 18:34:41 2017,aluext.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,csr.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,debug.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,exceptions.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,hwloop.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,if.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,lsu.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,mac.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,overview.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,perfcounters.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,pipeline.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,rf.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,title.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,datasheet.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,events.obj,Markus Wegmann
Thu Jan 12 18:34:41 2017,pipeline.obj,Markus Wegmann
Thu Jan 12 18:34:41 2017,ri5cy_overview.obj,Markus Wegmann
Thu Jan 12 18:34:41 2017,preamble.tex,Markus Wegmann
Thu Jan 12 18:34:41 2017,ex_stage.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,id_stage.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,if_stage.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,load_store_unit.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,prefetch_L0_buffer.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,prefetch_buffer.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,prefetch_buffer_small.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,register_file.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,register_file_ff.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,riscv_core.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,riscv_simchecker.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,riscv_tracer.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,.gitignore,Markus Wegmann
Thu Jan 12 18:34:41 2017,00_all_features_enabled.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,01_no_mul.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,02_no_mul_no_vec.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,03_no_mul_no_vec_no_hwlp.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,04_no_mul_no_vec_no_hwlp_no_bit.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,05_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,06_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,07_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,08_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,09_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu_with_smallif.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,10_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu_no_jumpinid.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,11_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu_no_jumpinid_rv32e.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,12_no_mul_no_vec_no_hwlp_no_bit_no_lsuadder_no_prepost_no_special_no_3r2wregs_with_simplealu_rv32e_with_splittedadder.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,13_rv32e_merged_pipeline.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,14_rv32e_merged_pipeline_only_aligned.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,15_rv32e_merged_pipeline_only_aligned_no_jumpadder.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,16_merged_pipeline_no_jumpadder.sv,Markus Wegmann
Thu Jan 12 18:34:41 2017,ri5cly-manage.py,Markus Wegmann
Thu Jan 12 18:34:41 2017,setup_10.tcl,Markus Wegmann
Thu Jan 12 18:34:41 2017,setup_3.tcl,Markus Wegmann
Thu Jan 12 18:34:41 2017,setup_5.tcl,Markus Wegmann
Thu Jan 12 18:34:41 2017,synthesize_all_clocks_all_configs.csh,Markus Wegmann
Thu Jan 12 18:34:41 2017,compile.sh,Markus Wegmann
Thu Jan 12 18:34:41 2017,sim.sh,Markus Wegmann
Thu Jan 12 18:34:41 2017,tb.do,Markus Wegmann
Thu Jan 12 18:34:41 2017,tb_nogui.do,Markus Wegmann
Thu Jan 12 18:34:41 2017,wave.do,Markus Wegmann
