#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
# Start of session at: Mon Jan 13 16:57:20 2014
# Process ID: 25396
# Log file: /home/maxwell/GitHub/TrabajoSED/HexCounter/planAhead_run_2/planAhead.log
# Journal file: /home/maxwell/GitHub/TrabajoSED/HexCounter/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/maxwell/GitHub/TrabajoSED/HexCounter/pa.fromNetlist.tcl
set_property package_pin "" [get_ports [list  {DIG_OUT[7]}]]
set_property iostandard LVCMOS33 [get_ports [list {DIG_OUT[7]} {DIG_OUT[6]} {DIG_OUT[5]} {DIG_OUT[4]} {DIG_OUT[3]} {DIG_OUT[2]} {DIG_OUT[1]} {DIG_OUT[0]} {DISPLAY_SEL[1]} {DISPLAY_SEL[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
set_property drive 12 [get_ports [list {DIG_OUT[7]} {DIG_OUT[6]} {DIG_OUT[5]} {DIG_OUT[4]} {DIG_OUT[3]} {DIG_OUT[2]} {DIG_OUT[1]} {DIG_OUT[0]} {DISPLAY_SEL[1]} {DISPLAY_SEL[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
set_property slew SLOW [get_ports [list {DIG_OUT[7]} {DIG_OUT[6]} {DIG_OUT[5]} {DIG_OUT[4]} {DIG_OUT[3]} {DIG_OUT[2]} {DIG_OUT[1]} {DIG_OUT[0]} {DISPLAY_SEL[1]} {DISPLAY_SEL[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
startgroup
set_property package_pin E14 [get_ports {DIG_OUT[7]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {DIG_OUT[6]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {DIG_OUT[5]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {DIG_OUT[4]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {DIG_OUT[3]}]
endgroup
startgroup
set_property package_pin F13 [get_ports {DIG_OUT[2]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {DIG_OUT[1]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {DIG_OUT[0]}]
endgroup
set_property package_pin "" [get_ports [list  {DISPLAY_SEL[1]}]]
startgroup
set_property package_pin G14 [get_ports {DISPLAY_SEL[1]}]
endgroup
startgroup
set_property package_pin D14 [get_ports {DISPLAY_SEL[0]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {DIG_IN[0]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {DIG_IN[1]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {DIG_IN[2]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {DIG_IN[3]}]
endgroup
startgroup
set_property package_pin L14 [get_ports RESET]
endgroup
startgroup
set_property package_pin L13 [get_ports START]
endgroup
startgroup
set_property package_pin M14 [get_ports PAUSE]
endgroup
startgroup
set_property package_pin M13 [get_ports LOAD]
endgroup
set_property package_pin "" [get_ports [list  CLK]]
startgroup
set_property package_pin T9 [get_ports CLK]
endgroup
save_constraints
