###############################################################
#  Generated by:      Cadence Innovus 17.12-s095_1
#  OS:                Linux x86_64(Host ID nc-asu6-l01.apporto.com)
#  Generated on:      Sat May  3 23:33:07 2025
#  Design:            GCN
#  Command:           report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
###############################################################

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                        74      120.372      37.530
Inverters                       0        0.000       0.000
Integrated Clock Gates          0        0.000       0.000
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                            74      120.372      37.530
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk     1394.213
Leaf      4803.720
Total     6197.933
--------------------


Clock DAG capacitances:
=======================

--------------------------------------
Type     Gate       Wire       Total
--------------------------------------
Top        0.000      0.000      0.000
Trunk     37.529     34.398     71.927
Leaf     357.431    124.344    481.774
Total    394.960    158.742    553.701
--------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
1087     357.431     0.329       0.000      0.329    0.329
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

-----------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min    Max     Distribution                                Over Target
-----------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       7       20.5        11.0       8.4    42.7    {5 <= 20.0ps, 1 <= 40.0ps, 1 <= 60.0ps}          -
Leaf        100.0      68       30.9         6.5       9.4    40.6    {5 <= 20.0ps, 62 <= 40.0ps, 1 <= 60.0ps}         -
-----------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------------
Name                   Type      Inst     Inst Area 
                                 Count    (um^2)
----------------------------------------------------
BUFx16f_ASAP7_75t_R    buffer      2        10.264
BUFx12f_ASAP7_75t_R    buffer      7        29.393
BUFx8_ASAP7_75t_R      buffer      2         5.599
BUFx3_ASAP7_75t_R      buffer      7         9.798
BUFx2_ASAP7_75t_R      buffer     56        65.318
----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Max     Max     Max          Standard   Wire     Gate     Clock Tree Root
Name        Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Leaf    Length  Source-sink  cell area  cap      cap      
                                  Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout  (um)    Resistance   (um^2)     (fF)     (fF)     
                                                                                                                                                  (Ohms)                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk           1087         0        0       0           0           0        0       74      0        0         0          16       16    202.2     24505.1     120.372   158.742  394.960  clk
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees :
================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
# Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other  # Clock  # Bufs  # Invs  # Other  # Implicit  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Flops      Flops      Clock  Latch     Latch         Sinks    Gates                    Clock    ignore/     Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                      Pins   Sinks     Sinks                                           Cells    stop pins   Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                                                                                                          (Ohms)                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  1087         0        0       0           0           0        0       74      0        0         0          16     10.5714     16    15.9853  202.200   2450.511     120.372   158.742  394.960
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees
=======================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    18.600   39.687   202.200   29.578
Source-sink manhattan distance (um)   18.504   37.178   149.544   25.544
Source-sink resistance (Ohm)         360.407  642.921  2450.511  354.518
------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clk
==========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             :  74
# Inverters           :   0
  Total               :  74
Minimum depth         :   3
Maximum depth         :   3
Buffering area (um^2) : 120.372

Clock Tree Level Structure (Logical):

---------------------------------------------------------------------------
Level  # Full  # Posedge  # Negedge  # RAM  # Enable  # Non enable  # Other
       Cycle   Flops      Flops      Clock  Latch     Latch         Sinks
                                     Pins   Sinks     Sinks         
---------------------------------------------------------------------------
root     0       1087         0        0       0           0           0
---------------------------------------------------------------------------
Total    0       1087         0        0       0           0           0
---------------------------------------------------------------------------

Target and measured clock slews (in ps):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
delayCorner_fast:hold.early       35.7          28.8           37.6          36.9       ignored          -      ignored          -
delayCorner_fast:hold.late        40.6          32.8           42.7          42.0       ignored          -      ignored          -
delayCorner_slow:setup.early      35.7          28.8           37.6          36.9       ignored          -      ignored          -
delayCorner_slow:setup.late       40.6          32.8           42.7          42.0       explicit      100.0     explicit      100.0
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

