Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2b06270c8c564f4e933cc272c9fd19d6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot vedic16_16_TB_func_impl xil_defaultlib.vedic16_16_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sim_1/new/vedic16-16_TB.V:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.vedic16_16
Compiling module xil_defaultlib.vedic16_16_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot vedic16_16_TB_func_impl
