{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493319031642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493319031643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 27 15:50:31 2017 " "Processing started: Thu Apr 27 15:50:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493319031643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493319031643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latches_ff -c latches_ff " "Command: quartus_map --read_settings_files=on --write_settings_files=off latches_ff -c latches_ff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493319031643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493319031846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra175281/MC613/library/hex_7seg_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ec2015/ra175281/MC613/library/hex_7seg_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7seg_package " "Found design unit 1: hex_7seg_package" {  } { { "../library/hex_7seg_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/library/hex_7seg_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra175281/MC613/library/hex_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ec2015/ra175281/MC613/library/hex_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7seg-turnon " "Found design unit 1: hex_7seg-turnon" {  } { { "../library/hex_7seg.vhd" "" { Text "/home/ec2015/ra175281/MC613/library/hex_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032276 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Found entity 1: hex_7seg" {  } { { "../library/hex_7seg.vhd" "" { Text "/home/ec2015/ra175281/MC613/library/hex_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q1-logic " "Found design unit 1: Q1-logic" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032277 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q1 " "Found entity 1: Q1" {  } { { "Q1.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q2-logic " "Found design unit 1: Q2-logic" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q2 " "Found entity 1: Q2" {  } { { "Q2.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q3-logic " "Found design unit 1: Q3-logic" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032278 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q3 " "Found entity 1: Q3" {  } { { "Q3.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q4-logic " "Found design unit 1: Q4-logic" {  } { { "Q4.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q4 " "Found entity 1: Q4" {  } { { "Q4.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q5-logic " "Found design unit 1: Q5-logic" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032279 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q5 " "Found entity 1: Q5" {  } { { "Q5.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Q6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Q6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Q6-logic " "Found design unit 1: Q6-logic" {  } { { "Q6.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Q6 " "Found entity 1: Q6" {  } { { "Q6.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Q6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN-Logic " "Found design unit 1: RegN-Logic" {  } { { "RegN.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/RegN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032281 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegN " "Found entity 1: RegN" {  } { { "RegN.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/RegN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-logic " "Found design unit 1: dec3to8-logic" {  } { { "dec3to8.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/dec3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032282 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/dec3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zbuffer-Behavior " "Found design unit 1: zbuffer-Behavior" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/zbuffer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032282 ""} { "Info" "ISGN_ENTITY_NAME" "1 zbuffer " "Found entity 1: zbuffer" {  } { { "zbuffer.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/zbuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegN_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file RegN_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegN_package " "Found design unit 1: RegN_package" {  } { { "RegN_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/RegN_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dec3to8_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8_package " "Found design unit 1: dec3to8_package" {  } { { "dec3to8_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/dec3to8_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zbuffer_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file zbuffer_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zbuffer_package " "Found design unit 1: zbuffer_package" {  } { { "zbuffer_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/zbuffer_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Banco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco-behavior " "Found design unit 1: Banco-behavior" {  } { { "Banco.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Banco.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032285 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco " "Found entity 1: Banco" {  } { { "Banco.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Banco.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demo_setup-Comportamento " "Found design unit 1: demo_setup-Comportamento" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/demo_setup.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032285 ""} { "Info" "ISGN_ENTITY_NAME" "1 demo_setup " "Found entity 1: demo_setup" {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/demo_setup.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Banco_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_package " "Found design unit 1: Banco_package" {  } { { "Banco_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Banco_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493319032286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493319032286 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "demo_setup " "Elaborating entity \"demo_setup\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493319032342 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR demo_setup.vhd(11) " "VHDL Signal Declaration warning at demo_setup.vhd(11): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/demo_setup.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493319032343 "|demo_setup"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG demo_setup.vhd(12) " "VHDL Signal Declaration warning at demo_setup.vhd(12): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "demo_setup.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/demo_setup.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1493319032343 "|demo_setup"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco Banco:bank " "Elaborating entity \"Banco\" for hierarchy \"Banco:bank\"" {  } { { "demo_setup.vhd" "bank" { Text "/home/ec2015/ra175281/MC613/latches_ff/demo_setup.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493319032346 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 4 Banco.vhd(29) " "VHDL expression error at Banco.vhd(29): expression has 8 elements, but must have 4 elements" {  } { { "Banco.vhd" "" { Text "/home/ec2015/ra175281/MC613/latches_ff/Banco.vhd" 29 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1493319032349 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Banco:bank " "Can't elaborate user hierarchy \"Banco:bank\"" {  } { { "demo_setup.vhd" "bank" { Text "/home/ec2015/ra175281/MC613/latches_ff/demo_setup.vhd" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493319032350 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493319032462 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 27 15:50:32 2017 " "Processing ended: Thu Apr 27 15:50:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493319032462 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493319032462 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493319032462 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493319032462 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493319032517 ""}
