<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Buzzer_AXI</spirit:name>
  <spirit:version>4</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Buzzer_AXI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>660ce2ad</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Buzzer_AXI_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>660ce2ad</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Frecuencia</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LED_R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>BUZZER_PWM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Buzzer_AXI_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Buzzer_AXI_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6172a38d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/Buzzer_AXI_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/Buzzer_AXI_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Buzzer_AXI_v4.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>spotify</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Buzzer_AXI_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Buzzer_AXI_v4</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-06-19T06:36:29Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533aa5b6_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e305994_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1af03d_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671af7e_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430984c8_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32076605_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757e1e15_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3f92ab_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0abb48_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf5f8db_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7266acc_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6582e564_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a15a6c9_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7e87e0_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4284be97_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a484a3_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29818434_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76213c7f_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dace953_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3c721c_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561534a2_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1134e55f_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784b18bb_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53cb7e5d_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c6b6f_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdf8d2b_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d27b01_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c67c70_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d799f35_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf2c1d4_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d03f7ed_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d2a70a_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@abdbf98_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7802b7b4_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c529a3e_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cee657e_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3230629e_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2dd47f_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489c08d1_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdd7dee_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246ce50a_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1a994f_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39976998_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1461492a_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56732d59_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb74488_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a225ca0_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480b5935_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e8e071_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f47301_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d12c7d_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d21b45_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f586491_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738f8819_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6379fe63_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f850bd0_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279b1693_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ce81fa_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29216bd5_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc432d1_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdbc75d_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b6fc83_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1397954f_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1140ad_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa6b45e_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16aafb18_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b96ed74_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d0d2f6_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70db6476_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270c0fd_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af026e8_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fad732_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c42ab9_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27412a2a_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1445177b_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df5f24c_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7aaba9_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a60459_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a2df5d_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2583c12c_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b33e1b3_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d594137_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b305413_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbd5f0f_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c84507_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd274e5_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9ee07c_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8c17bf_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1445e5ac_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274cbe6c_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7998f366_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d933d8_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f45b550_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2931e6_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27fe31bc_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22698063_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a92b6a_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fff23d7_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb960a1_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52caeaf1_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dbfa50a_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5746af4b_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f76d2e_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de0d53b_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4362eb22_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d342fa_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120c9e84_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed1dd56_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2b79ec_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103cfd7e_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ecf04a0_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587ef103_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1adc0c_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c94a1eb_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5981d942_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4cb307_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116bb522_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b93e27_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72665e7c_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec4f037_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec03989_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555dd1b9_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc0f02c_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ee78d6_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db23ae0_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b231f46_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec6915_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35608df_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1296885b_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae4d176_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51da8146_ARCHIVE_LOCATION">c:/Users/Pato/ip_repo/Buzzer_AXI_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a5f4578a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1921d6a9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="afab3e35"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="46300847"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
