Analysis & Synthesis report for mc2
Sun May 09 15:56:58 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated
 17. Source assignments for scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0|altsyncram_j8d1:auto_generated
 18. Parameter Settings for User Entity Instance: debounce:btnscl
 19. Parameter Settings for User Entity Instance: pll:U00|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: rgb_mist:vga1|lfsr:random
 21. Parameter Settings for User Entity Instance: osd:osd1
 22. Parameter Settings for User Entity Instance: core_info:info1
 23. Parameter Settings for User Entity Instance: core_copyright:info2
 24. Parameter Settings for User Entity Instance: Kbd_Joystick_atari:joystick
 25. Parameter Settings for Inferred Entity Instance: osd:osd1|altsyncram:osd_buffer_rtl_0
 26. Parameter Settings for Inferred Entity Instance: scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "scandoubler:scandoubler1"
 30. Port Connectivity Checks: "Kbd_Joystick_atari:joystick"
 31. Port Connectivity Checks: "joydecoder:joystick_ser"
 32. Port Connectivity Checks: "core_info:info1"
 33. Port Connectivity Checks: "osd:osd1"
 34. Port Connectivity Checks: "rgb_mist:vga1|cos:cos"
 35. Port Connectivity Checks: "rgb_mist:vga1|lfsr:random"
 36. Port Connectivity Checks: "rgb_mist:vga1"
 37. Port Connectivity Checks: "pll:U00"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 09 15:56:58 2021      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; mc2                                        ;
; Top-level Entity Name              ; top                                        ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,666                                      ;
;     Total combinational functions  ; 1,509                                      ;
;     Dedicated logic registers      ; 569                                        ;
; Total registers                    ; 569                                        ;
; Total pins                         ; 81                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 40,960                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Option                                                                     ; Setting      ; Default Value      ;
+----------------------------------------------------------------------------+--------------+--------------------+
; Device                                                                     ; EP4CE55F23C8 ;                    ;
; Top-level entity name                                                      ; top          ; mc2                ;
; Family name                                                                ; Cyclone IV E ; Cyclone IV GX      ;
; PowerPlay Power Optimization                                               ; Off          ; Normal compilation ;
; Use smart compilation                                                      ; Off          ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                                ; Off          ; Off                ;
; Restructure Multiplexers                                                   ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off          ; Off                ;
; Preserve fewer node names                                                  ; On           ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off          ; Off                ;
; Verilog Version                                                            ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto         ; Auto               ;
; Safe State Machine                                                         ; Off          ; Off                ;
; Extract Verilog State Machines                                             ; On           ; On                 ;
; Extract VHDL State Machines                                                ; On           ; On                 ;
; Ignore Verilog initial constructs                                          ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On           ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On           ; On                 ;
; Parallel Synthesis                                                         ; On           ; On                 ;
; DSP Block Balancing                                                        ; Auto         ; Auto               ;
; NOT Gate Push-Back                                                         ; On           ; On                 ;
; Power-Up Don't Care                                                        ; On           ; On                 ;
; Remove Redundant Logic Cells                                               ; Off          ; Off                ;
; Remove Duplicate Registers                                                 ; On           ; On                 ;
; Ignore CARRY Buffers                                                       ; Off          ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off          ; Off                ;
; Ignore LCELL Buffers                                                       ; Off          ; Off                ;
; Ignore SOFT Buffers                                                        ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off          ; Off                ;
; Optimization Technique                                                     ; Balanced     ; Balanced           ;
; Carry Chain Length                                                         ; 70           ; 70                 ;
; Auto Carry Chains                                                          ; On           ; On                 ;
; Auto Open-Drain Pins                                                       ; On           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off          ; Off                ;
; Auto ROM Replacement                                                       ; On           ; On                 ;
; Auto RAM Replacement                                                       ; On           ; On                 ;
; Auto DSP Block Replacement                                                 ; On           ; On                 ;
; Auto Shift Register Replacement                                            ; Auto         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                              ; On           ; On                 ;
; Strict RAM Replacement                                                     ; Off          ; Off                ;
; Allow Synchronous Control Signals                                          ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off          ; Off                ;
; Auto RAM Block Balancing                                                   ; On           ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off          ; Off                ;
; Auto Resource Sharing                                                      ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off          ; Off                ;
; Timing-Driven Synthesis                                                    ; On           ; On                 ;
; Report Parameter Settings                                                  ; On           ; On                 ;
; Report Source Assignments                                                  ; On           ; On                 ;
; Report Connectivity Checks                                                 ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off          ; Off                ;
; Synchronization Register Chain Length                                      ; 2            ; 2                  ;
; HDL message level                                                          ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100          ; 100                ;
; Clock MUX Protection                                                       ; On           ; On                 ;
; Auto Gated Clock Conversion                                                ; Off          ; Off                ;
; Block Design Naming                                                        ; Auto         ; Auto               ;
; SDC constraint protection                                                  ; Off          ; Off                ;
; Synthesis Effort                                                           ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On           ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off          ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On           ; On                 ;
; Synthesis Seed                                                             ; 1            ; 1                  ;
+----------------------------------------------------------------------------+--------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ; Library ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; joydecoder_neptuno.v                ; yes             ; User Verilog HDL File        ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/joydecoder_neptuno.v   ;         ;
; kbd_joystick_atari.vhd              ; yes             ; User VHDL File               ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/kbd_joystick_atari.vhd ;         ;
; ../../src/scandoubler.v             ; yes             ; User Verilog HDL File        ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/scandoubler.v                    ;         ;
; ../../src/rgb_mist.sv               ; yes             ; User SystemVerilog HDL File  ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/rgb_mist.sv                      ;         ;
; ../../src/lfsr.v                    ; yes             ; User Verilog HDL File        ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/lfsr.v                           ;         ;
; ../../src/cos.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/cos.sv                           ;         ;
; ../../../common/io_ps2_keyboard.vhd ; yes             ; User VHDL File               ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/common/io_ps2_keyboard.vhd                         ;         ;
; ../../../common/debounce.vhd        ; yes             ; User VHDL File               ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/common/debounce.vhd                                ;         ;
; ../../src/core_info.vhd             ; yes             ; User VHDL File               ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_info.vhd                    ;         ;
; ../../src/osd.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/osd.sv                           ;         ;
; top.vhd                             ; yes             ; User VHDL File               ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/top.vhd                ;         ;
; pll.vhd                             ; yes             ; User Wizard-Generated File   ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/pll.vhd                ;         ;
; ../../src/core_copyright.vhd        ; yes             ; User VHDL File               ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/src/core_copyright.vhd               ;         ;
; altpll.tdf                          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                              ;         ;
; aglobal131.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                          ;         ;
; stratix_pll.inc                     ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                         ;         ;
; stratixii_pll.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;         ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;         ;
; db/pll_altpll.v                     ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/pll_altpll.v        ;         ;
; altsyncram.tdf                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc               ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                         ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                      ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; a_rdenreg.inc                       ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                          ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                        ; yes             ; Megafunction                 ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_dvd1.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/altsyncram_dvd1.tdf ;         ;
; db/altsyncram_j8d1.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/db/altsyncram_j8d1.tdf ;         ;
+-------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,666                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 1509                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 885                                                                        ;
;     -- 3 input functions                    ; 231                                                                        ;
;     -- <=2 input functions                  ; 393                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 1153                                                                       ;
;     -- arithmetic mode                      ; 356                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 569                                                                        ;
;     -- Dedicated logic registers            ; 569                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 81                                                                         ;
; Total memory bits                           ; 40960                                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 522                                                                        ;
; Total fan-out                               ; 7213                                                                       ;
; Average fan-out                             ; 3.16                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |top                                      ; 1509 (37)         ; 569 (11)     ; 40960       ; 0            ; 0       ; 0         ; 81   ; 0            ; |top                                                                                    ; work         ;
;    |Kbd_Joystick_atari:joystick|          ; 56 (56)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Kbd_Joystick_atari:joystick                                                        ; work         ;
;    |core_copyright:info2|                 ; 336 (336)         ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core_copyright:info2                                                               ; work         ;
;    |core_info:info1|                      ; 282 (282)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core_info:info1                                                                    ; work         ;
;    |debounce:btnscl|                      ; 38 (38)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|debounce:btnscl                                                                    ; work         ;
;    |io_ps2_keyboard:keyboard|             ; 39 (39)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|io_ps2_keyboard:keyboard                                                           ; work         ;
;    |joydecoder:joystick_ser|              ; 29 (29)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|joydecoder:joystick_ser                                                            ; work         ;
;    |osd:osd1|                             ; 365 (365)         ; 208 (208)    ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd:osd1                                                                           ; work         ;
;       |altsyncram:osd_buffer_rtl_0|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd:osd1|altsyncram:osd_buffer_rtl_0                                               ; work         ;
;          |altsyncram_dvd1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated                ; work         ;
;    |pll:U00|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:U00                                                                            ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:U00|altpll:altpll_component                                                    ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:U00|altpll:altpll_component|pll_altpll:auto_generated                          ; work         ;
;    |rgb_mist:vga1|                        ; 289 (71)          ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_mist:vga1                                                                      ; work         ;
;       |cos:cos|                           ; 195 (195)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_mist:vga1|cos:cos                                                              ; work         ;
;       |lfsr:random|                       ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|rgb_mist:vga1|lfsr:random                                                          ; work         ;
;    |scandoubler:scandoubler1|             ; 38 (38)           ; 58 (58)      ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|scandoubler:scandoubler1                                                           ; work         ;
;       |altsyncram:sd_buffer_rtl_0|        ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0                                ; work         ;
;          |altsyncram_j8d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0|altsyncram_j8d1:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0|altsyncram_j8d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 12           ; 2048         ; 12           ; 24576 ; None ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |top|pll:U00    ; D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/pll.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+--------------------------------------------------------+------------------------------------------------+
; Register name                                          ; Reason for Removal                             ;
+--------------------------------------------------------+------------------------------------------------+
; stm_rst_o~reg0                                         ; Stuck at GND due to stuck port data_in         ;
; Kbd_Joystick_atari:joystick|osd_s[5..7]                ; Stuck at VCC due to stuck port data_in         ;
; core_copyright:info2|pixels[0,8,16,24,32,40,48,56..63] ; Stuck at GND due to stuck port data_in         ;
; core_info:info1|pixels[0,8,16,24,32,40,48,56..63]      ; Stuck at GND due to stuck port data_in         ;
; scandoubler:scandoubler1|sd_out[1,7,13]                ; Stuck at GND due to stuck port data_in         ;
; joydecoder:joystick_ser|joyswitches[10..15]            ; Lost fanout                                    ;
; scandoubler:scandoubler1|b_out[1]                      ; Stuck at GND due to stuck port data_in         ;
; scandoubler:scandoubler1|g_out[1]                      ; Stuck at GND due to stuck port data_in         ;
; scandoubler:scandoubler1|r_out[1]                      ; Stuck at GND due to stuck port data_in         ;
; osd:osd1|color[1,2]                                    ; Stuck at GND due to stuck port data_in         ;
; osd:osd1|color[0]                                      ; Stuck at VCC due to stuck port data_in         ;
; osd:osd1|hs                                            ; Merged with scandoubler:scandoubler1|hsD       ;
; core_copyright:info2|pixels[7,15,31,47,55]             ; Merged with core_copyright:info2|pixels[23]    ;
; core_info:info1|oldV                                   ; Merged with core_copyright:info2|oldV          ;
; core_info:info1|oldH                                   ; Merged with core_copyright:info2|oldH          ;
; core_info:info1|pixels[7,23,31,47,55]                  ; Merged with core_info:info1|pixels[15]         ;
; core_info:info1|pixels[3]                              ; Merged with core_info:info1|pixels[4]          ;
; osd:osd1|pixsz[24..31]                                 ; Merged with osd:osd1|pixsz[23]                 ;
; core_info:info1|vPos[9]                                ; Merged with core_copyright:info2|vPos[9]       ;
; core_info:info1|vPos[8]                                ; Merged with core_copyright:info2|vPos[8]       ;
; core_info:info1|vPos[4]                                ; Merged with core_copyright:info2|vPos[4]       ;
; core_info:info1|vPos[7]                                ; Merged with core_copyright:info2|vPos[7]       ;
; core_info:info1|vPos[6]                                ; Merged with core_copyright:info2|vPos[6]       ;
; core_info:info1|vPos[5]                                ; Merged with core_copyright:info2|vPos[5]       ;
; core_info:info1|vPos[3]                                ; Merged with core_copyright:info2|vPos[3]       ;
; core_info:info1|vPos[2]                                ; Merged with core_copyright:info2|vPos[2]       ;
; core_info:info1|vPos[1]                                ; Merged with core_copyright:info2|vPos[1]       ;
; core_info:info1|vPos[0]                                ; Merged with core_copyright:info2|vPos[0]       ;
; core_info:info1|hPos[10]                               ; Merged with core_copyright:info2|hPos[10]      ;
; core_info:info1|hPos[9]                                ; Merged with core_copyright:info2|hPos[9]       ;
; core_info:info1|hPos[8]                                ; Merged with core_copyright:info2|hPos[8]       ;
; core_info:info1|hPos[6]                                ; Merged with core_copyright:info2|hPos[6]       ;
; core_info:info1|hPos[3]                                ; Merged with core_copyright:info2|hPos[3]       ;
; core_info:info1|hPos[7]                                ; Merged with core_copyright:info2|hPos[7]       ;
; core_info:info1|hPos[5]                                ; Merged with core_copyright:info2|hPos[5]       ;
; core_info:info1|hPos[4]                                ; Merged with core_copyright:info2|hPos[4]       ;
; core_info:info1|hPos[2]                                ; Merged with core_copyright:info2|hPos[2]       ;
; core_info:info1|hPos[1]                                ; Merged with core_copyright:info2|hPos[1]       ;
; core_info:info1|hPos[0]                                ; Merged with core_copyright:info2|hPos[0]       ;
; osd:osd1|cnt[0]~reg1                                   ; Merged with scandoubler:scandoubler1|hcnt[0]   ;
; osd:osd1|cnt[1]~reg1                                   ; Merged with scandoubler:scandoubler1|hcnt[1]   ;
; osd:osd1|cnt[2]~reg1                                   ; Merged with scandoubler:scandoubler1|hcnt[2]   ;
; osd:osd1|cnt[3]~reg1                                   ; Merged with scandoubler:scandoubler1|hcnt[3]   ;
; osd:osd1|cnt[4]~reg1                                   ; Merged with scandoubler:scandoubler1|hcnt[4]   ;
; osd:osd1|cnt[5]                                        ; Merged with scandoubler:scandoubler1|hcnt[5]   ;
; osd:osd1|cnt[6]                                        ; Merged with scandoubler:scandoubler1|hcnt[6]   ;
; osd:osd1|cnt[7]                                        ; Merged with scandoubler:scandoubler1|hcnt[7]   ;
; osd:osd1|cnt[8]                                        ; Merged with scandoubler:scandoubler1|hcnt[8]   ;
; osd:osd1|cnt[9]                                        ; Merged with scandoubler:scandoubler1|hcnt[9]   ;
; osd:osd1|pixsz[0]                                      ; Merged with scandoubler:scandoubler1|hs_max[9] ;
; scandoubler:scandoubler1|scanline                      ; Lost fanout                                    ;
; Total Number of Removed Registers = 104                ;                                                ;
+--------------------------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+-------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-------------------------------------+---------------------------+----------------------------------------------------------------------+
; scandoubler:scandoubler1|sd_out[13] ; Stuck at GND              ; scandoubler:scandoubler1|r_out[1], scandoubler:scandoubler1|scanline ;
;                                     ; due to stuck port data_in ;                                                                      ;
; scandoubler:scandoubler1|sd_out[7]  ; Stuck at GND              ; scandoubler:scandoubler1|g_out[1]                                    ;
;                                     ; due to stuck port data_in ;                                                                      ;
; scandoubler:scandoubler1|sd_out[1]  ; Stuck at GND              ; scandoubler:scandoubler1|b_out[1]                                    ;
;                                     ; due to stuck port data_in ;                                                                      ;
+-------------------------------------+---------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 569   ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 22    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 251   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; osd:osd1|cnf_byte[1]                    ; 4       ;
; osd:osd1|cnf_byte[2]                    ; 2       ;
; osd:osd1|cnf_byte[3]                    ; 2       ;
; osd:osd1|osd_enable                     ; 2       ;
; power_on_s[0]                           ; 2       ;
; power_on_s[7]                           ; 2       ;
; power_on_s[6]                           ; 2       ;
; power_on_s[5]                           ; 2       ;
; power_on_s[4]                           ; 2       ;
; power_on_s[3]                           ; 2       ;
; power_on_s[2]                           ; 2       ;
; power_on_s[1]                           ; 2       ;
; Kbd_Joystick_atari:joystick|osd_s[2]    ; 1       ;
; Kbd_Joystick_atari:joystick|osd_s[3]    ; 1       ;
; Kbd_Joystick_atari:joystick|osd_s[1]    ; 1       ;
; Kbd_Joystick_atari:joystick|osd_s[0]    ; 1       ;
; Kbd_Joystick_atari:joystick|osd_s[4]    ; 1       ;
; osd:osd1|cnf_byte[0]                    ; 5       ;
; Total number of inverted registers = 18 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                         ;
+----------------------------------------------------+------------------------------------------+------+
; Register Name                                      ; Megafunction                             ; Type ;
+----------------------------------------------------+------------------------------------------+------+
; osd:osd1|osd_byte[0..7]                            ; osd:osd1|osd_buffer_rtl_0                ; RAM  ;
; scandoubler:scandoubler1|sd_out[2..5,8..11,14..17] ; scandoubler:scandoubler1|sd_buffer_rtl_0 ; RAM  ;
+----------------------------------------------------+------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|core_info:info1|localX[2]              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|core_copyright:info2|localX[0]         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|scandoubler:scandoubler1|sd_hcnt[6]    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|core_copyright:info2|vPos[8]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|osd:osd1|pixcnt[2]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|io_ps2_keyboard:keyboard|clk_filter[0] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|debounce:btnscl|counter_out[6]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|osd:osd1|bcnt[3]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|osd:osd1|bcnt[9]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|core_info:info1|localY[2]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|core_copyright:info2|localY[1]         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|io_ps2_keyboard:keyboard|timeout[8]    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|io_ps2_keyboard:keyboard|bitsCount[2]  ;
; 64:1               ; 6 bits    ; 252 LEs       ; 90 LEs               ; 162 LEs                ; Yes        ; |top|core_info:info1|cChar[4]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|power_on_s[7]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|rgb_mist:vga1|r[2]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|rgb_mist:vga1|cos:cos|y[3]             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0|altsyncram_j8d1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:btnscl ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; counter_size   ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:U00|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 63                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 125                   ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rgb_mist:vga1|lfsr:random ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 23    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:osd1 ;
+----------------+------------+-------------------------+
; Parameter Name ; Value      ; Type                    ;
+----------------+------------+-------------------------+
; STRLEN         ; 0          ; Signed Integer          ;
; OSD_X_OFFSET   ; 0000010010 ; Unsigned Binary         ;
; OSD_Y_OFFSET   ; 0000001111 ; Unsigned Binary         ;
; OSD_COLOR      ; 001        ; Unsigned Binary         ;
; OSD_VISIBLE    ; 01         ; Unsigned Binary         ;
+----------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_info:info1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; yoffset        ; 239   ; Signed Integer                      ;
; xoffset        ; 183   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_copyright:info2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; yoffset        ; 246   ; Signed Integer                           ;
; xoffset        ; 153   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Kbd_Joystick_atari:joystick ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; osd_cmd        ; 111   ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:osd1|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 11                   ; Untyped                   ;
; NUMWORDS_A                         ; 2048                 ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 11                   ; Untyped                   ;
; NUMWORDS_B                         ; 2048                 ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_dvd1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                  ;
; WIDTH_A                            ; 12                   ; Untyped                                  ;
; WIDTHAD_A                          ; 11                   ; Untyped                                  ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 12                   ; Untyped                                  ;
; WIDTHAD_B                          ; 11                   ; Untyped                                  ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_j8d1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:U00|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 2                                                   ;
; Entity Instance                           ; osd:osd1|altsyncram:osd_buffer_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 8                                                   ;
;     -- NUMWORDS_B                         ; 2048                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 12                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 12                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scandoubler:scandoubler1"                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; scanlines  ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_in[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; g_in[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_in[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_out[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g_out[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_out[0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Kbd_Joystick_atari:joystick"                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; joyswap         ; Input  ; Info     ; Stuck at GND                                                                        ;
; oneplayer       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; onefire         ; Input  ; Info     ; Stuck at GND                                                                        ;
; controls        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; player1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; player2         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; osd_enable      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fn_pulse[7..3]  ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fn_toggle[7..4] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fn_toggle[2..0] ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "joydecoder:joystick_ser"                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; joy1fire3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; joy1start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; joy2fire3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; joy2start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "core_info:info1"          ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; core_char1_s[5..1] ; Input ; Info     ; Stuck at GND ;
; core_char1_s[0]    ; Input ; Info     ; Stuck at VCC ;
; core_char2_s       ; Input ; Info     ; Stuck at GND ;
; core_char3_s[5..3] ; Input ; Info     ; Stuck at GND ;
; core_char3_s[2]    ; Input ; Info     ; Stuck at VCC ;
; core_char3_s[1]    ; Input ; Info     ; Stuck at GND ;
; core_char3_s[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:osd1"                                                                                                                                                                ;
+--------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity         ; Details                                                                                                                                      ;
+--------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; red_in[0]                ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; green_in[0]              ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; blue_in[0]               ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; red_out[0]               ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; green_out[0]             ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; blue_out[0]              ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pump_active_o            ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sram_a_o                 ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sram_d_o                 ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sram_we_n_o              ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; config_buffer_o          ; Output ; Critical Warning ; Can't connect expression with 2 array dimensions to port with 1 array dimensions                                                             ;
; config_buffer_o[15..3]   ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; config_buffer_o[2][7..6] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; config_buffer_o[1][7..6] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; config_buffer_o[0][7..6] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; conf_str                 ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; menu_in                  ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgb_mist:vga1|cos:cos"                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; x       ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgb_mist:vga1|lfsr:random"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rnd[22..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rgb_mist:vga1"                                                                                                 ;
+------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity         ; Details                                                                                                ;
+------+--------+------------------+--------------------------------------------------------------------------------------------------------+
; r    ; Output ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 6 elements in the same dimension ;
; g    ; Output ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 6 elements in the same dimension ;
; b    ; Output ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 6 elements in the same dimension ;
+------+--------+------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:U00"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 09 15:56:49 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mc2 -c mc2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file joydecoder_neptuno.v
    Info (12023): Found entity 1: joydecoder
Info (12021): Found 2 design units, including 1 entities, in source file kbd_joystick_atari.vhd
    Info (12022): Found design unit 1: Kbd_Joystick_atari-Behavioral
    Info (12023): Found entity 1: Kbd_Joystick_atari
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/scandoubler.v
    Info (12023): Found entity 1: scandoubler
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/video.v
    Info (12023): Found entity 1: video
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/rgb_mist.sv
    Info (12023): Found entity 1: rgb_mist
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/lfsr.v
    Info (12023): Found entity 1: lfsr
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/cos.sv
    Info (12023): Found entity 1: cos
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/common/io_ps2_keyboard.vhd
    Info (12022): Found design unit 1: io_ps2_keyboard-Behavioral
    Info (12023): Found entity 1: io_ps2_keyboard
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/common/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/core_info.vhd
    Info (12022): Found design unit 1: core_info-rtl
    Info (12023): Found entity 1: core_info
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/osd.sv
    Info (12023): Found entity 1: osd
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/hdmi/encoder.vhd
    Info (12022): Found design unit 1: encoder-rtl
    Info (12023): Found entity 1: encoder
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/hdmi/altddio_out1.vhd
    Info (12022): Found design unit 1: altddio_out1-SYN
    Info (12023): Found entity 1: altddio_out1
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/hdmi/hdmidelay.vhd
    Info (12022): Found design unit 1: hdmi_delay_line-rtl
    Info (12023): Found entity 1: hdmi_delay_line
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/hdmi/hdmidataencoder.v
    Info (12023): Found entity 1: hdmidataencoder
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/hdmi/hdmi_out_altera.vhd
    Info (12022): Found design unit 1: hdmi_out_altera-Behavioral
    Info (12023): Found entity 1: hdmi_out_altera
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/hdmi/hdmi.vhd
    Info (12022): Found design unit 1: hdmi-rtl
    Info (12023): Found entity 1: hdmi
Info (12021): Found 1 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/vga.v
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-Behavior
    Info (12023): Found entity 1: top
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 2 design units, including 1 entities, in source file /fpga/neptuno/portados/neptuno_mc2_firmware_1.05v/_mc2_firmware/src/core_copyright.vhd
    Info (12022): Found design unit 1: core_copyright-rtl
    Info (12023): Found entity 1: core_copyright
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at top.vhd(21): used implicit default value for signal "SDRAM_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(24): used implicit default value for signal "SDRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(25): used implicit default value for signal "SDRAM_DQMH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(26): used implicit default value for signal "SDRAM_DQML" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(28): used implicit default value for signal "SDRAM_nRAS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(29): used implicit default value for signal "SDRAM_nCAS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(30): used implicit default value for signal "SDRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(31): used implicit default value for signal "SDRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(32): used implicit default value for signal "SDRAM_nCS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at top.vhd(33): used implicit default value for signal "SDRAM_nWE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at top.vhd(42): used explicit default value for signal "sd_cs_n_o" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(43): used explicit default value for signal "sd_sclk_o" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(44): used explicit default value for signal "sd_mosi_o" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(51): used explicit default value for signal "joyX_p7_o" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at top.vhd(70): used explicit default value for signal "stm_rx_o" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at top.vhd(265): object "reset_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.vhd(313): object "joy1_s" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top.vhd(314): object "joy2_s" assigned a value but never read
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(424): port or argument "red_out" has 1/5 unassociated elements
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(424): port or argument "green_out" has 1/5 unassociated elements
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(424): port or argument "blue_out" has 1/5 unassociated elements
Warning (10492): VHDL Process Statement warning at top.vhd(656): signal "fn_toggle" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(681): port or argument "r_out" has 1/6 unassociated elements
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(681): port or argument "g_out" has 1/6 unassociated elements
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(681): port or argument "b_out" has 1/6 unassociated elements
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:btnscl"
Info (12128): Elaborating entity "pll" for hierarchy "pll:U00"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:U00|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:U00|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:U00|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "63"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:U00|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "rgb_mist" for hierarchy "rgb_mist:vga1"
Info (12128): Elaborating entity "lfsr" for hierarchy "rgb_mist:vga1|lfsr:random"
Info (12128): Elaborating entity "cos" for hierarchy "rgb_mist:vga1|cos:cos"
Info (12128): Elaborating entity "osd" for hierarchy "osd:osd1"
Info (12128): Elaborating entity "core_info" for hierarchy "core_info:info1"
Info (12128): Elaborating entity "core_copyright" for hierarchy "core_copyright:info2"
Info (12128): Elaborating entity "io_ps2_keyboard" for hierarchy "io_ps2_keyboard:keyboard"
Info (12128): Elaborating entity "joydecoder" for hierarchy "joydecoder:joystick_ser"
Info (12128): Elaborating entity "Kbd_Joystick_atari" for hierarchy "Kbd_Joystick_atari:joystick"
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(78): used explicit default value for signal "btn_up2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(79): used explicit default value for signal "btn_down2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(80): used explicit default value for signal "btn_left2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(81): used explicit default value for signal "btn_right2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(82): used explicit default value for signal "btn_fire2A" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(83): used explicit default value for signal "btn_fire2B" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(84): used explicit default value for signal "btn_fire2C" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(85): used explicit default value for signal "btn_fire2D" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(86): used explicit default value for signal "btn_fire2E" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(87): used explicit default value for signal "btn_fire2F" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(88): used explicit default value for signal "btn_fire2G" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at kbd_joystick_atari.vhd(89): used explicit default value for signal "btn_fire2H" because signal was never assigned a value
Info (12128): Elaborating entity "scandoubler" for hierarchy "scandoubler:scandoubler1"
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_toggle[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_toggle[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_toggle[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_toggle[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_toggle[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_toggle[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_toggle[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_pulse[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_pulse[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_pulse[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "Kbd_Joystick_atari:joystick|fn_pulse[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (276027): Inferred dual-clock RAM node "osd:osd1|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:osd1|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "scandoubler:scandoubler1|sd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "osd:osd1|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:osd1|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dvd1.tdf
    Info (12023): Found entity 1: altsyncram_dvd1
Info (12130): Elaborated megafunction instantiation "scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0"
Info (12133): Instantiated megafunction "scandoubler:scandoubler1|altsyncram:sd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j8d1.tdf
    Info (12023): Found entity 1: altsyncram_j8d1
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ps2_clk_io" has no driver
    Warning (13040): Bidir "ps2_data_io" has no driver
    Warning (13040): Bidir "SPI_SCK" has no driver
    Warning (13040): Bidir "SPI_DI" has no driver
    Warning (13040): Bidir "SPI_SS2" has no driver
    Warning (13040): Bidir "SDRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SDRAM_DQ[15]" has no driver
    Warning (13040): Bidir "ps2_mouse_clk_io" has no driver
    Warning (13040): Bidir "ps2_mouse_data_io" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_A[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[2]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[3]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[4]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[5]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[6]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[7]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[8]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[9]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[10]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[11]" is stuck at GND
    Warning (13410): Pin "SDRAM_A[12]" is stuck at GND
    Warning (13410): Pin "SDRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "SDRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "SDRAM_DQMH" is stuck at GND
    Warning (13410): Pin "SDRAM_DQML" is stuck at GND
    Warning (13410): Pin "SDRAM_nRAS" is stuck at GND
    Warning (13410): Pin "SDRAM_nCAS" is stuck at GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at GND
    Warning (13410): Pin "SDRAM_CLK" is stuck at GND
    Warning (13410): Pin "SDRAM_nCS" is stuck at GND
    Warning (13410): Pin "SDRAM_nWE" is stuck at GND
    Warning (13410): Pin "joyX_p7_o" is stuck at VCC
    Warning (13410): Pin "AUDIO_L" is stuck at GND
    Warning (13410): Pin "AUDIO_R" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[1].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[0].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[16].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[21].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[15].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[20].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[14].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[19].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[13].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[18].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[12].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[17].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[11].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[10].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[9].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[8].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[7].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[6].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[5].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[4].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[3].lc"
    Info (17048): Logic cell "rgb_mist:vga1|lfsr:random|lcn[2].lc"
Info (144001): Generated suppressed messages file D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/output_files/mc2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sd_miso_i"
    Warning (15610): No output dependent on input pin "stm_tx_i"
Info (21057): Implemented 1772 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 1670 logic cells
    Info (21064): Implemented 20 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 4690 megabytes
    Info: Processing ended: Sun May 09 15:56:58 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA/Neptuno/Portados/Neptuno_MC2_firmware_1.05v/_MC2_firmware/synth/neptUNO/output_files/mc2.map.smsg.


