;redcode
;assert 1
	SPL 0, <-52
	SPL <100, #60
	ADD 211, 60
	ADD 211, 60
	MOV -27, <-10
	MOV -11, <-20
	SPL <100, #60
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, @-117
	SPL @800, #60
	SUB @10, -29
	JMZ 1, 200
	SUB <129, 106
	DJN -1, @-20
	SUB #127, <106
	SUB @121, 103
	SUB #21, <-1
	ADD 100, @290
	SPL <100, #20
	MOV -39, -13
	MOV -7, <-28
	SUB <-103, 3
	MOV -11, <-20
	SUB @121, @106
	JMN <500, 99
	MOV -27, <-10
	JMN <500, 99
	SPL 500, <-28
	SPL 0, -28
	SUB <129, 106
	JMN 211, 60
	JMP @270, 50
	JMP @270, 50
	JMP @270, 50
	JMP @270, 50
	JMN 211, 60
	MOV -9, <-70
	SPL 0, <-52
	JMN <530, -99
	JMN <530, -99
	SPL @800, #60
	JMN <530, -99
	SPL @800, #60
	JMZ 710, -729
	SPL 0, <-52
	SPL <100, #60
	SPL <100, #60
	SPL <100, #60
