//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Enum Values
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_ENUM
#undef GET_INSTRINFO_ENUM
namespace llvm {

namespace PPC {
  enum {
    PHI	= 0,
    INLINEASM	= 1,
    PROLOG_LABEL	= 2,
    EH_LABEL	= 3,
    GC_LABEL	= 4,
    KILL	= 5,
    EXTRACT_SUBREG	= 6,
    INSERT_SUBREG	= 7,
    IMPLICIT_DEF	= 8,
    SUBREG_TO_REG	= 9,
    COPY_TO_REGCLASS	= 10,
    DBG_VALUE	= 11,
    REG_SEQUENCE	= 12,
    COPY	= 13,
    BUNDLE	= 14,
    ADD4	= 15,
    ADD8	= 16,
    ADDC	= 17,
    ADDC8	= 18,
    ADDE	= 19,
    ADDE8	= 20,
    ADDI	= 21,
    ADDI8	= 22,
    ADDIC	= 23,
    ADDIC8	= 24,
    ADDICo	= 25,
    ADDIS	= 26,
    ADDIS8	= 27,
    ADDME	= 28,
    ADDME8	= 29,
    ADDZE	= 30,
    ADDZE8	= 31,
    ADJCALLSTACKDOWN	= 32,
    ADJCALLSTACKUP	= 33,
    AND	= 34,
    AND8	= 35,
    ANDC	= 36,
    ANDC8	= 37,
    ANDISo	= 38,
    ANDISo8	= 39,
    ANDIo	= 40,
    ANDIo8	= 41,
    ATOMIC_CMP_SWAP_I16	= 42,
    ATOMIC_CMP_SWAP_I32	= 43,
    ATOMIC_CMP_SWAP_I64	= 44,
    ATOMIC_CMP_SWAP_I8	= 45,
    ATOMIC_LOAD_ADD_I16	= 46,
    ATOMIC_LOAD_ADD_I32	= 47,
    ATOMIC_LOAD_ADD_I64	= 48,
    ATOMIC_LOAD_ADD_I8	= 49,
    ATOMIC_LOAD_AND_I16	= 50,
    ATOMIC_LOAD_AND_I32	= 51,
    ATOMIC_LOAD_AND_I64	= 52,
    ATOMIC_LOAD_AND_I8	= 53,
    ATOMIC_LOAD_NAND_I16	= 54,
    ATOMIC_LOAD_NAND_I32	= 55,
    ATOMIC_LOAD_NAND_I64	= 56,
    ATOMIC_LOAD_NAND_I8	= 57,
    ATOMIC_LOAD_OR_I16	= 58,
    ATOMIC_LOAD_OR_I32	= 59,
    ATOMIC_LOAD_OR_I64	= 60,
    ATOMIC_LOAD_OR_I8	= 61,
    ATOMIC_LOAD_SUB_I16	= 62,
    ATOMIC_LOAD_SUB_I32	= 63,
    ATOMIC_LOAD_SUB_I64	= 64,
    ATOMIC_LOAD_SUB_I8	= 65,
    ATOMIC_LOAD_XOR_I16	= 66,
    ATOMIC_LOAD_XOR_I32	= 67,
    ATOMIC_LOAD_XOR_I64	= 68,
    ATOMIC_LOAD_XOR_I8	= 69,
    ATOMIC_SWAP_I16	= 70,
    ATOMIC_SWAP_I32	= 71,
    ATOMIC_SWAP_I64	= 72,
    ATOMIC_SWAP_I8	= 73,
    B	= 74,
    BCC	= 75,
    BCTR	= 76,
    BCTR8	= 77,
    BCTRL8_Darwin	= 78,
    BCTRL8_ELF	= 79,
    BCTRL_Darwin	= 80,
    BCTRL_SVR4	= 81,
    BL8_Darwin	= 82,
    BL8_ELF	= 83,
    BLA8_Darwin	= 84,
    BLA8_ELF	= 85,
    BLA_Darwin	= 86,
    BLA_SVR4	= 87,
    BLR	= 88,
    BL_Darwin	= 89,
    BL_SVR4	= 90,
    CMPD	= 91,
    CMPDI	= 92,
    CMPLD	= 93,
    CMPLDI	= 94,
    CMPLW	= 95,
    CMPLWI	= 96,
    CMPW	= 97,
    CMPWI	= 98,
    CNTLZD	= 99,
    CNTLZW	= 100,
    CREQV	= 101,
    CROR	= 102,
    CRSET	= 103,
    CRUNSET	= 104,
    DCBA	= 105,
    DCBF	= 106,
    DCBI	= 107,
    DCBST	= 108,
    DCBT	= 109,
    DCBTST	= 110,
    DCBZ	= 111,
    DCBZL	= 112,
    DIVD	= 113,
    DIVDU	= 114,
    DIVW	= 115,
    DIVWU	= 116,
    DSS	= 117,
    DSSALL	= 118,
    DST	= 119,
    DST64	= 120,
    DSTST	= 121,
    DSTST64	= 122,
    DSTSTT	= 123,
    DSTSTT64	= 124,
    DSTT	= 125,
    DSTT64	= 126,
    DYNALLOC	= 127,
    DYNALLOC8	= 128,
    EQV	= 129,
    EQV8	= 130,
    EXTSB	= 131,
    EXTSB8	= 132,
    EXTSH	= 133,
    EXTSH8	= 134,
    EXTSW	= 135,
    EXTSW_32	= 136,
    EXTSW_32_64	= 137,
    FABSD	= 138,
    FABSS	= 139,
    FADD	= 140,
    FADDS	= 141,
    FADDrtz	= 142,
    FCFID	= 143,
    FCMPUD	= 144,
    FCMPUS	= 145,
    FCTIDZ	= 146,
    FCTIWZ	= 147,
    FDIV	= 148,
    FDIVS	= 149,
    FMADD	= 150,
    FMADDS	= 151,
    FMR	= 152,
    FMSUB	= 153,
    FMSUBS	= 154,
    FMUL	= 155,
    FMULS	= 156,
    FNABSD	= 157,
    FNABSS	= 158,
    FNEGD	= 159,
    FNEGS	= 160,
    FNMADD	= 161,
    FNMADDS	= 162,
    FNMSUB	= 163,
    FNMSUBS	= 164,
    FRSP	= 165,
    FSELD	= 166,
    FSELS	= 167,
    FSQRT	= 168,
    FSQRTS	= 169,
    FSUB	= 170,
    FSUBS	= 171,
    LA	= 172,
    LBZ	= 173,
    LBZ8	= 174,
    LBZU	= 175,
    LBZU8	= 176,
    LBZX	= 177,
    LBZX8	= 178,
    LD	= 179,
    LDARX	= 180,
    LDU	= 181,
    LDX	= 182,
    LDinto_toc	= 183,
    LDtoc	= 184,
    LDtoc_restore	= 185,
    LFD	= 186,
    LFDU	= 187,
    LFDX	= 188,
    LFS	= 189,
    LFSU	= 190,
    LFSX	= 191,
    LHA	= 192,
    LHA8	= 193,
    LHAU	= 194,
    LHAU8	= 195,
    LHAX	= 196,
    LHAX8	= 197,
    LHBRX	= 198,
    LHZ	= 199,
    LHZ8	= 200,
    LHZU	= 201,
    LHZU8	= 202,
    LHZX	= 203,
    LHZX8	= 204,
    LI	= 205,
    LI8	= 206,
    LIS	= 207,
    LIS8	= 208,
    LVEBX	= 209,
    LVEHX	= 210,
    LVEWX	= 211,
    LVSL	= 212,
    LVSR	= 213,
    LVX	= 214,
    LVXL	= 215,
    LWA	= 216,
    LWARX	= 217,
    LWAX	= 218,
    LWBRX	= 219,
    LWZ	= 220,
    LWZ8	= 221,
    LWZU	= 222,
    LWZU8	= 223,
    LWZX	= 224,
    LWZX8	= 225,
    MCRF	= 226,
    MFCR	= 227,
    MFCR8	= 228,
    MFCR8pseud	= 229,
    MFCRpseud	= 230,
    MFCTR	= 231,
    MFCTR8	= 232,
    MFFS	= 233,
    MFLR	= 234,
    MFLR8	= 235,
    MFOCRF	= 236,
    MFVRSAVE	= 237,
    MFVSCR	= 238,
    MTCRF	= 239,
    MTCRF8	= 240,
    MTCTR	= 241,
    MTCTR8	= 242,
    MTFSB0	= 243,
    MTFSB1	= 244,
    MTFSF	= 245,
    MTLR	= 246,
    MTLR8	= 247,
    MTVRSAVE	= 248,
    MTVSCR	= 249,
    MULHD	= 250,
    MULHDU	= 251,
    MULHW	= 252,
    MULHWU	= 253,
    MULLD	= 254,
    MULLI	= 255,
    MULLW	= 256,
    MovePCtoLR	= 257,
    MovePCtoLR8	= 258,
    NAND	= 259,
    NAND8	= 260,
    NEG	= 261,
    NEG8	= 262,
    NOP	= 263,
    NOR	= 264,
    NOR8	= 265,
    OR	= 266,
    OR4To8	= 267,
    OR8	= 268,
    OR8To4	= 269,
    ORC	= 270,
    ORC8	= 271,
    ORI	= 272,
    ORI8	= 273,
    ORIS	= 274,
    ORIS8	= 275,
    RESTORE_CR	= 276,
    RLDCL	= 277,
    RLDICL	= 278,
    RLDICR	= 279,
    RLDIMI	= 280,
    RLWIMI	= 281,
    RLWINM	= 282,
    RLWINM8	= 283,
    RLWINMo	= 284,
    RLWNM	= 285,
    SELECT_CC_F4	= 286,
    SELECT_CC_F8	= 287,
    SELECT_CC_I4	= 288,
    SELECT_CC_I8	= 289,
    SELECT_CC_VRRC	= 290,
    SLD	= 291,
    SLW	= 292,
    SPILL_CR	= 293,
    SRAD	= 294,
    SRADI	= 295,
    SRAW	= 296,
    SRAWI	= 297,
    SRD	= 298,
    SRW	= 299,
    STB	= 300,
    STB8	= 301,
    STBU	= 302,
    STBU8	= 303,
    STBX	= 304,
    STBX8	= 305,
    STD	= 306,
    STDCX	= 307,
    STDU	= 308,
    STDUX	= 309,
    STDX	= 310,
    STDX_32	= 311,
    STD_32	= 312,
    STFD	= 313,
    STFDU	= 314,
    STFDX	= 315,
    STFIWX	= 316,
    STFS	= 317,
    STFSU	= 318,
    STFSX	= 319,
    STH	= 320,
    STH8	= 321,
    STHBRX	= 322,
    STHU	= 323,
    STHU8	= 324,
    STHX	= 325,
    STHX8	= 326,
    STVEBX	= 327,
    STVEHX	= 328,
    STVEWX	= 329,
    STVX	= 330,
    STVXL	= 331,
    STW	= 332,
    STW8	= 333,
    STWBRX	= 334,
    STWCX	= 335,
    STWU	= 336,
    STWUX	= 337,
    STWX	= 338,
    STWX8	= 339,
    SUBF	= 340,
    SUBF8	= 341,
    SUBFC	= 342,
    SUBFC8	= 343,
    SUBFE	= 344,
    SUBFE8	= 345,
    SUBFIC	= 346,
    SUBFIC8	= 347,
    SUBFME	= 348,
    SUBFME8	= 349,
    SUBFZE	= 350,
    SUBFZE8	= 351,
    SYNC	= 352,
    TAILB	= 353,
    TAILB8	= 354,
    TAILBA	= 355,
    TAILBA8	= 356,
    TAILBCTR	= 357,
    TAILBCTR8	= 358,
    TCRETURNai	= 359,
    TCRETURNai8	= 360,
    TCRETURNdi	= 361,
    TCRETURNdi8	= 362,
    TCRETURNri	= 363,
    TCRETURNri8	= 364,
    TRAP	= 365,
    UPDATE_VRSAVE	= 366,
    VADDCUW	= 367,
    VADDFP	= 368,
    VADDSBS	= 369,
    VADDSHS	= 370,
    VADDSWS	= 371,
    VADDUBM	= 372,
    VADDUBS	= 373,
    VADDUHM	= 374,
    VADDUHS	= 375,
    VADDUWM	= 376,
    VADDUWS	= 377,
    VAND	= 378,
    VANDC	= 379,
    VAVGSB	= 380,
    VAVGSH	= 381,
    VAVGSW	= 382,
    VAVGUB	= 383,
    VAVGUH	= 384,
    VAVGUW	= 385,
    VCFSX	= 386,
    VCFUX	= 387,
    VCMPBFP	= 388,
    VCMPBFPo	= 389,
    VCMPEQFP	= 390,
    VCMPEQFPo	= 391,
    VCMPEQUB	= 392,
    VCMPEQUBo	= 393,
    VCMPEQUH	= 394,
    VCMPEQUHo	= 395,
    VCMPEQUW	= 396,
    VCMPEQUWo	= 397,
    VCMPGEFP	= 398,
    VCMPGEFPo	= 399,
    VCMPGTFP	= 400,
    VCMPGTFPo	= 401,
    VCMPGTSB	= 402,
    VCMPGTSBo	= 403,
    VCMPGTSH	= 404,
    VCMPGTSHo	= 405,
    VCMPGTSW	= 406,
    VCMPGTSWo	= 407,
    VCMPGTUB	= 408,
    VCMPGTUBo	= 409,
    VCMPGTUH	= 410,
    VCMPGTUHo	= 411,
    VCMPGTUW	= 412,
    VCMPGTUWo	= 413,
    VCTSXS	= 414,
    VCTUXS	= 415,
    VEXPTEFP	= 416,
    VLOGEFP	= 417,
    VMADDFP	= 418,
    VMAXFP	= 419,
    VMAXSB	= 420,
    VMAXSH	= 421,
    VMAXSW	= 422,
    VMAXUB	= 423,
    VMAXUH	= 424,
    VMAXUW	= 425,
    VMHADDSHS	= 426,
    VMHRADDSHS	= 427,
    VMINFP	= 428,
    VMINSB	= 429,
    VMINSH	= 430,
    VMINSW	= 431,
    VMINUB	= 432,
    VMINUH	= 433,
    VMINUW	= 434,
    VMLADDUHM	= 435,
    VMRGHB	= 436,
    VMRGHH	= 437,
    VMRGHW	= 438,
    VMRGLB	= 439,
    VMRGLH	= 440,
    VMRGLW	= 441,
    VMSUMMBM	= 442,
    VMSUMSHM	= 443,
    VMSUMSHS	= 444,
    VMSUMUBM	= 445,
    VMSUMUHM	= 446,
    VMSUMUHS	= 447,
    VMULESB	= 448,
    VMULESH	= 449,
    VMULEUB	= 450,
    VMULEUH	= 451,
    VMULOSB	= 452,
    VMULOSH	= 453,
    VMULOUB	= 454,
    VMULOUH	= 455,
    VNMSUBFP	= 456,
    VNOR	= 457,
    VOR	= 458,
    VPERM	= 459,
    VPKPX	= 460,
    VPKSHSS	= 461,
    VPKSHUS	= 462,
    VPKSWSS	= 463,
    VPKSWUS	= 464,
    VPKUHUM	= 465,
    VPKUHUS	= 466,
    VPKUWUM	= 467,
    VPKUWUS	= 468,
    VREFP	= 469,
    VRFIM	= 470,
    VRFIN	= 471,
    VRFIP	= 472,
    VRFIZ	= 473,
    VRLB	= 474,
    VRLH	= 475,
    VRLW	= 476,
    VRSQRTEFP	= 477,
    VSEL	= 478,
    VSL	= 479,
    VSLB	= 480,
    VSLDOI	= 481,
    VSLH	= 482,
    VSLO	= 483,
    VSLW	= 484,
    VSPLTB	= 485,
    VSPLTH	= 486,
    VSPLTISB	= 487,
    VSPLTISH	= 488,
    VSPLTISW	= 489,
    VSPLTW	= 490,
    VSR	= 491,
    VSRAB	= 492,
    VSRAH	= 493,
    VSRAW	= 494,
    VSRB	= 495,
    VSRH	= 496,
    VSRO	= 497,
    VSRW	= 498,
    VSUBCUW	= 499,
    VSUBFP	= 500,
    VSUBSBS	= 501,
    VSUBSHS	= 502,
    VSUBSWS	= 503,
    VSUBUBM	= 504,
    VSUBUBS	= 505,
    VSUBUHM	= 506,
    VSUBUHS	= 507,
    VSUBUWM	= 508,
    VSUBUWS	= 509,
    VSUM2SWS	= 510,
    VSUM4SBS	= 511,
    VSUM4SHS	= 512,
    VSUM4UBS	= 513,
    VSUMSWS	= 514,
    VUPKHPX	= 515,
    VUPKHSB	= 516,
    VUPKHSH	= 517,
    VUPKLPX	= 518,
    VUPKLSB	= 519,
    VUPKLSH	= 520,
    VXOR	= 521,
    V_SET0	= 522,
    XOR	= 523,
    XOR8	= 524,
    XORI	= 525,
    XORI8	= 526,
    XORIS	= 527,
    XORIS8	= 528,
    INSTRUCTION_LIST_END = 529
  };
}
} // End llvm namespace 
#endif // GET_INSTRINFO_ENUM

//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//


#ifdef GET_INSTRINFO_MC_DESC
#undef GET_INSTRINFO_MC_DESC
namespace llvm {

static const unsigned ImplicitList1[] = { PPC::CARRY, 0 };
static const unsigned ImplicitList2[] = { PPC::R1, 0 };
static const unsigned ImplicitList3[] = { PPC::CR0, 0 };
static const unsigned ImplicitList4[] = { PPC::CTR, 0 };
static const unsigned ImplicitList5[] = { PPC::CTR8, PPC::RM, 0 };
static const unsigned ImplicitList6[] = { PPC::X0, PPC::X2, PPC::X3, PPC::X4, PPC::X5, PPC::X6, PPC::X7, PPC::X8, PPC::X9, PPC::X10, PPC::X11, PPC::X12, PPC::F0, PPC::F1, PPC::F2, PPC::F3, PPC::F4, PPC::F5, PPC::F6, PPC::F7, PPC::F8, PPC::F9, PPC::F10, PPC::F11, PPC::F12, PPC::F13, PPC::V0, PPC::V1, PPC::V2, PPC::V3, PPC::V4, PPC::V5, PPC::V6, PPC::V7, PPC::V8, PPC::V9, PPC::V10, PPC::V11, PPC::V12, PPC::V13, PPC::V14, PPC::V15, PPC::V16, PPC::V17, PPC::V18, PPC::V19, PPC::LR8, PPC::CTR8, PPC::CR0, PPC::CR1, PPC::CR5, PPC::CR6, PPC::CR7, PPC::CARRY, 0 };
static const unsigned ImplicitList7[] = { PPC::CTR, PPC::RM, 0 };
static const unsigned ImplicitList8[] = { PPC::R0, PPC::R2, PPC::R3, PPC::R4, PPC::R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::F0, PPC::F1, PPC::F2, PPC::F3, PPC::F4, PPC::F5, PPC::F6, PPC::F7, PPC::F8, PPC::F9, PPC::F10, PPC::F11, PPC::F12, PPC::F13, PPC::V0, PPC::V1, PPC::V2, PPC::V3, PPC::V4, PPC::V5, PPC::V6, PPC::V7, PPC::V8, PPC::V9, PPC::V10, PPC::V11, PPC::V12, PPC::V13, PPC::V14, PPC::V15, PPC::V16, PPC::V17, PPC::V18, PPC::V19, PPC::LR, PPC::CTR, PPC::CR0, PPC::CR1, PPC::CR5, PPC::CR6, PPC::CR7, PPC::CARRY, 0 };
static const unsigned ImplicitList9[] = { PPC::R0, PPC::R3, PPC::R4, PPC::R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::F0, PPC::F1, PPC::F2, PPC::F3, PPC::F4, PPC::F5, PPC::F6, PPC::F7, PPC::F8, PPC::F9, PPC::F10, PPC::F11, PPC::F12, PPC::F13, PPC::V0, PPC::V1, PPC::V2, PPC::V3, PPC::V4, PPC::V5, PPC::V6, PPC::V7, PPC::V8, PPC::V9, PPC::V10, PPC::V11, PPC::V12, PPC::V13, PPC::V14, PPC::V15, PPC::V16, PPC::V17, PPC::V18, PPC::V19, PPC::LR, PPC::CTR, PPC::CR0, PPC::CR1, PPC::CR5, PPC::CR6, PPC::CR7, PPC::CARRY, 0 };
static const unsigned ImplicitList10[] = { PPC::RM, 0 };
static const unsigned ImplicitList11[] = { PPC::LR, PPC::RM, 0 };
static const unsigned ImplicitList12[] = { PPC::X1, 0 };
static const unsigned ImplicitList13[] = { PPC::CTR8, 0 };
static const unsigned ImplicitList14[] = { PPC::LR, 0 };
static const unsigned ImplicitList15[] = { PPC::LR8, 0 };
static const unsigned ImplicitList16[] = { PPC::CR6, 0 };

static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo8[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo9[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo10[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo11[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo12[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo13[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo14[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo15[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo16[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo17[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo18[] = { { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { PPC::CRRCRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo19[] = { { -1, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, { PPC::CRRCRegClassID, 0|(1<<MCOI::Predicate), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo20[] = { { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo21[] = { { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo22[] = { { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo23[] = { { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo24[] = { { PPC::CRBITRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::CRBITRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::CRBITRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo25[] = { { PPC::CRBITRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo26[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo27[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo28[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo29[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo30[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo31[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo32[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo33[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo34[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo35[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo36[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo37[] = { { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo38[] = { { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo39[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo40[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo41[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo42[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo43[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo44[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo45[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo46[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo47[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo48[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo49[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo50[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo51[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo52[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo53[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo54[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo55[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo56[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo57[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo58[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo59[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo60[] = { { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo61[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo62[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo63[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo64[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo65[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo66[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo67[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo68[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo69[] = { { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo70[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo71[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo72[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo73[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo74[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo75[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo76[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo77[] = { { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo78[] = { { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo79[] = { { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo80[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo81[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::CRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo82[] = { { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo83[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { PPC::GPRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo84[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { PPC::G8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo85[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { PPC::F8RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo86[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { PPC::F4RCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { 0, 0|(1<<MCOI::LookupPtrRegClass), ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo87[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo88[] = { { PPC::CTRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo89[] = { { PPC::CTRRC8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
static const MCOperandInfo OperandInfo90[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo91[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo92[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo93[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
static const MCOperandInfo OperandInfo94[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
static const MCOperandInfo OperandInfo95[] = { { PPC::VRRCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };

extern const MCInstrDesc PPCInsts[] = {
  { 0,	0,	0,	52,	0,	"PHI", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	52,	0,	"INLINEASM", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	52,	0,	"PROLOG_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
  { 3,	1,	0,	52,	0,	"EH_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	52,	0,	"GC_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	52,	0,	"KILL", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
  { 6,	3,	1,	52,	0,	"EXTRACT_SUBREG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	52,	0,	"INSERT_SUBREG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	52,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	52,	0,	"SUBREG_TO_REG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	52,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
  { 11,	0,	0,	52,	0,	"DBG_VALUE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
  { 12,	1,	1,	52,	0,	"REG_SEQUENCE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
  { 13,	2,	1,	52,	0,	"COPY", 0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
  { 14,	0,	0,	52,	0,	"BUNDLE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #14 = BUNDLE
  { 15,	3,	1,	14,	0,	"ADD4", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #15 = ADD4
  { 16,	3,	1,	14,	0,	"ADD8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #16 = ADD8
  { 17,	3,	1,	14,	0,	"ADDC", 0, 0xcULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #17 = ADDC
  { 18,	3,	1,	14,	0,	"ADDC8", 0, 0xcULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #18 = ADDC8
  { 19,	3,	1,	14,	0,	"ADDE", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #19 = ADDE
  { 20,	3,	1,	14,	0,	"ADDE8", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #20 = ADDE8
  { 21,	3,	1,	14,	0,	"ADDI", 0, 0x8ULL, NULL, NULL, OperandInfo10 },  // Inst #21 = ADDI
  { 22,	3,	1,	14,	0,	"ADDI8", 0, 0x8ULL, NULL, NULL, OperandInfo11 },  // Inst #22 = ADDI8
  { 23,	3,	1,	14,	0,	"ADDIC", 0, 0xcULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #23 = ADDIC
  { 24,	3,	1,	14,	0,	"ADDIC8", 0, 0x8ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #24 = ADDIC8
  { 25,	3,	1,	14,	0,	"ADDICo", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #25 = ADDICo
  { 26,	3,	1,	14,	0,	"ADDIS", 0, 0x8ULL, NULL, NULL, OperandInfo10 },  // Inst #26 = ADDIS
  { 27,	3,	1,	14,	0,	"ADDIS8", 0, 0x8ULL, NULL, NULL, OperandInfo11 },  // Inst #27 = ADDIS8
  { 28,	2,	1,	14,	0,	"ADDME", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #28 = ADDME
  { 29,	2,	1,	14,	0,	"ADDME8", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #29 = ADDME8
  { 30,	2,	1,	14,	0,	"ADDZE", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #30 = ADDZE
  { 31,	2,	1,	14,	0,	"ADDZE8", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #31 = ADDZE8
  { 32,	1,	0,	52,	0,	"ADJCALLSTACKDOWN", 0, 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo5 },  // Inst #32 = ADJCALLSTACKDOWN
  { 33,	2,	0,	52,	0,	"ADJCALLSTACKUP", 0, 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo7 },  // Inst #33 = ADJCALLSTACKUP
  { 34,	3,	1,	14,	0,	"AND", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #34 = AND
  { 35,	3,	1,	14,	0,	"AND8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #35 = AND8
  { 36,	3,	1,	14,	0,	"ANDC", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #36 = ANDC
  { 37,	3,	1,	14,	0,	"ANDC8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #37 = ANDC8
  { 38,	3,	1,	14,	0,	"ANDISo", 0, 0x8ULL, NULL, ImplicitList3, OperandInfo10 },  // Inst #38 = ANDISo
  { 39,	3,	1,	14,	0,	"ANDISo8", 0, 0x8ULL, NULL, ImplicitList3, OperandInfo11 },  // Inst #39 = ANDISo8
  { 40,	3,	1,	14,	0,	"ANDIo", 0, 0x8ULL, NULL, ImplicitList3, OperandInfo10 },  // Inst #40 = ANDIo
  { 41,	3,	1,	14,	0,	"ANDIo8", 0, 0x8ULL, NULL, ImplicitList3, OperandInfo11 },  // Inst #41 = ANDIo8
  { 42,	5,	1,	52,	0,	"ATOMIC_CMP_SWAP_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo14 },  // Inst #42 = ATOMIC_CMP_SWAP_I16
  { 43,	5,	1,	52,	0,	"ATOMIC_CMP_SWAP_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo14 },  // Inst #43 = ATOMIC_CMP_SWAP_I32
  { 44,	5,	1,	52,	0,	"ATOMIC_CMP_SWAP_I64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo15 },  // Inst #44 = ATOMIC_CMP_SWAP_I64
  { 45,	5,	1,	52,	0,	"ATOMIC_CMP_SWAP_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo14 },  // Inst #45 = ATOMIC_CMP_SWAP_I8
  { 46,	4,	1,	52,	0,	"ATOMIC_LOAD_ADD_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #46 = ATOMIC_LOAD_ADD_I16
  { 47,	4,	1,	52,	0,	"ATOMIC_LOAD_ADD_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #47 = ATOMIC_LOAD_ADD_I32
  { 48,	4,	1,	52,	0,	"ATOMIC_LOAD_ADD_I64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo17 },  // Inst #48 = ATOMIC_LOAD_ADD_I64
  { 49,	4,	1,	52,	0,	"ATOMIC_LOAD_ADD_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #49 = ATOMIC_LOAD_ADD_I8
  { 50,	4,	1,	52,	0,	"ATOMIC_LOAD_AND_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #50 = ATOMIC_LOAD_AND_I16
  { 51,	4,	1,	52,	0,	"ATOMIC_LOAD_AND_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #51 = ATOMIC_LOAD_AND_I32
  { 52,	4,	1,	52,	0,	"ATOMIC_LOAD_AND_I64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo17 },  // Inst #52 = ATOMIC_LOAD_AND_I64
  { 53,	4,	1,	52,	0,	"ATOMIC_LOAD_AND_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #53 = ATOMIC_LOAD_AND_I8
  { 54,	4,	1,	52,	0,	"ATOMIC_LOAD_NAND_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #54 = ATOMIC_LOAD_NAND_I16
  { 55,	4,	1,	52,	0,	"ATOMIC_LOAD_NAND_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #55 = ATOMIC_LOAD_NAND_I32
  { 56,	4,	1,	52,	0,	"ATOMIC_LOAD_NAND_I64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo17 },  // Inst #56 = ATOMIC_LOAD_NAND_I64
  { 57,	4,	1,	52,	0,	"ATOMIC_LOAD_NAND_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #57 = ATOMIC_LOAD_NAND_I8
  { 58,	4,	1,	52,	0,	"ATOMIC_LOAD_OR_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #58 = ATOMIC_LOAD_OR_I16
  { 59,	4,	1,	52,	0,	"ATOMIC_LOAD_OR_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #59 = ATOMIC_LOAD_OR_I32
  { 60,	4,	1,	52,	0,	"ATOMIC_LOAD_OR_I64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo17 },  // Inst #60 = ATOMIC_LOAD_OR_I64
  { 61,	4,	1,	52,	0,	"ATOMIC_LOAD_OR_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #61 = ATOMIC_LOAD_OR_I8
  { 62,	4,	1,	52,	0,	"ATOMIC_LOAD_SUB_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #62 = ATOMIC_LOAD_SUB_I16
  { 63,	4,	1,	52,	0,	"ATOMIC_LOAD_SUB_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #63 = ATOMIC_LOAD_SUB_I32
  { 64,	4,	1,	52,	0,	"ATOMIC_LOAD_SUB_I64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo17 },  // Inst #64 = ATOMIC_LOAD_SUB_I64
  { 65,	4,	1,	52,	0,	"ATOMIC_LOAD_SUB_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #65 = ATOMIC_LOAD_SUB_I8
  { 66,	4,	1,	52,	0,	"ATOMIC_LOAD_XOR_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #66 = ATOMIC_LOAD_XOR_I16
  { 67,	4,	1,	52,	0,	"ATOMIC_LOAD_XOR_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #67 = ATOMIC_LOAD_XOR_I32
  { 68,	4,	1,	52,	0,	"ATOMIC_LOAD_XOR_I64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo17 },  // Inst #68 = ATOMIC_LOAD_XOR_I64
  { 69,	4,	1,	52,	0,	"ATOMIC_LOAD_XOR_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #69 = ATOMIC_LOAD_XOR_I8
  { 70,	4,	1,	52,	0,	"ATOMIC_SWAP_I16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #70 = ATOMIC_SWAP_I16
  { 71,	4,	1,	52,	0,	"ATOMIC_SWAP_I32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #71 = ATOMIC_SWAP_I32
  { 72,	4,	1,	52,	0,	"ATOMIC_SWAP_I64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo17 },  // Inst #72 = ATOMIC_SWAP_I64
  { 73,	4,	1,	52,	0,	"ATOMIC_SWAP_I8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList3, OperandInfo16 },  // Inst #73 = ATOMIC_SWAP_I8
  { 74,	1,	0,	0,	0,	"B", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x38ULL, NULL, NULL, OperandInfo5 },  // Inst #74 = B
  { 75,	3,	0,	0,	0,	"BCC", 0|(1<<MCID::Branch)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, NULL, NULL, OperandInfo18 },  // Inst #75 = BCC
  { 76,	0,	0,	0,	0,	"BCTR", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList4, NULL, 0 },  // Inst #76 = BCTR
  { 77,	0,	0,	0,	0,	"BCTR8", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList5, NULL, 0 },  // Inst #77 = BCTR8
  { 78,	0,	0,	0,	0,	"BCTRL8_Darwin", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x38ULL, ImplicitList5, ImplicitList6, 0 },  // Inst #78 = BCTRL8_Darwin
  { 79,	0,	0,	0,	0,	"BCTRL8_ELF", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x38ULL, ImplicitList5, ImplicitList6, 0 },  // Inst #79 = BCTRL8_ELF
  { 80,	0,	0,	0,	0,	"BCTRL_Darwin", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x38ULL, ImplicitList7, ImplicitList8, 0 },  // Inst #80 = BCTRL_Darwin
  { 81,	0,	0,	0,	0,	"BCTRL_SVR4", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x38ULL, ImplicitList7, ImplicitList9, 0 },  // Inst #81 = BCTRL_SVR4
  { 82,	1,	0,	0,	0,	"BL8_Darwin", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, ImplicitList6, OperandInfo5 },  // Inst #82 = BL8_Darwin
  { 83,	1,	0,	0,	0,	"BL8_ELF", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, ImplicitList6, OperandInfo5 },  // Inst #83 = BL8_ELF
  { 84,	1,	0,	0,	0,	"BLA8_Darwin", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x38ULL, ImplicitList10, ImplicitList6, OperandInfo5 },  // Inst #84 = BLA8_Darwin
  { 85,	1,	0,	0,	0,	"BLA8_ELF", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x38ULL, ImplicitList10, ImplicitList6, OperandInfo5 },  // Inst #85 = BLA8_ELF
  { 86,	1,	0,	0,	0,	"BLA_Darwin", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x38ULL, ImplicitList10, ImplicitList8, OperandInfo5 },  // Inst #86 = BLA_Darwin
  { 87,	1,	0,	0,	0,	"BLA_SVR4", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x38ULL, ImplicitList10, ImplicitList9, OperandInfo5 },  // Inst #87 = BLA_SVR4
  { 88,	2,	0,	0,	0,	"BLR", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Predicable)|(1<<MCID::Terminator)|(1<<MCID::Variadic), 0x38ULL, ImplicitList11, NULL, OperandInfo19 },  // Inst #88 = BLR
  { 89,	1,	0,	0,	0,	"BL_Darwin", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, ImplicitList8, OperandInfo5 },  // Inst #89 = BL_Darwin
  { 90,	1,	0,	0,	0,	"BL_SVR4", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, ImplicitList9, OperandInfo5 },  // Inst #90 = BL_SVR4
  { 91,	3,	1,	11,	0,	"CMPD", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo20 },  // Inst #91 = CMPD
  { 92,	3,	1,	11,	0,	"CMPDI", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo21 },  // Inst #92 = CMPDI
  { 93,	3,	1,	11,	0,	"CMPLD", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo20 },  // Inst #93 = CMPLD
  { 94,	3,	1,	11,	0,	"CMPLDI", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo21 },  // Inst #94 = CMPLDI
  { 95,	3,	1,	11,	0,	"CMPLW", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo22 },  // Inst #95 = CMPLW
  { 96,	3,	1,	11,	0,	"CMPLWI", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo23 },  // Inst #96 = CMPLWI
  { 97,	3,	1,	11,	0,	"CMPW", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo22 },  // Inst #97 = CMPW
  { 98,	3,	1,	11,	0,	"CMPWI", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo23 },  // Inst #98 = CMPWI
  { 99,	2,	1,	14,	0,	"CNTLZD", 0, 0x8ULL, NULL, NULL, OperandInfo13 },  // Inst #99 = CNTLZD
  { 100,	2,	1,	14,	0,	"CNTLZW", 0, 0x8ULL, NULL, NULL, OperandInfo12 },  // Inst #100 = CNTLZW
  { 101,	3,	1,	1,	0,	"CREQV", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #101 = CREQV
  { 102,	3,	1,	1,	0,	"CROR", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #102 = CROR
  { 103,	1,	1,	1,	0,	"CRSET", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #103 = CRSET
  { 104,	1,	1,	1,	0,	"CRUNSET", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo25 },  // Inst #104 = CRUNSET
  { 105,	2,	0,	30,	0,	"DCBA", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo26 },  // Inst #105 = DCBA
  { 106,	2,	0,	30,	0,	"DCBF", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo26 },  // Inst #106 = DCBF
  { 107,	2,	0,	30,	0,	"DCBI", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo26 },  // Inst #107 = DCBI
  { 108,	2,	0,	30,	0,	"DCBST", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo26 },  // Inst #108 = DCBST
  { 109,	2,	0,	30,	0,	"DCBT", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo26 },  // Inst #109 = DCBT
  { 110,	2,	0,	30,	0,	"DCBTST", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo26 },  // Inst #110 = DCBTST
  { 111,	2,	0,	30,	0,	"DCBZ", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo26 },  // Inst #111 = DCBZ
  { 112,	2,	0,	30,	0,	"DCBZL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo26 },  // Inst #112 = DCBZL
  { 113,	3,	1,	12,	0,	"DIVD", 0, 0xdULL, NULL, NULL, OperandInfo9 },  // Inst #113 = DIVD
  { 114,	3,	1,	12,	0,	"DIVDU", 0, 0xdULL, NULL, NULL, OperandInfo9 },  // Inst #114 = DIVDU
  { 115,	3,	1,	13,	0,	"DIVW", 0, 0xdULL, NULL, NULL, OperandInfo8 },  // Inst #115 = DIVW
  { 116,	3,	1,	13,	0,	"DIVWU", 0, 0xdULL, NULL, NULL, OperandInfo8 },  // Inst #116 = DIVWU
  { 117,	4,	0,	33,	0,	"DSS", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #117 = DSS
  { 118,	4,	0,	33,	0,	"DSSALL", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo27 },  // Inst #118 = DSSALL
  { 119,	4,	0,	33,	0,	"DST", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #119 = DST
  { 120,	4,	0,	33,	0,	"DST64", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #120 = DST64
  { 121,	4,	0,	33,	0,	"DSTST", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #121 = DSTST
  { 122,	4,	0,	33,	0,	"DSTST64", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #122 = DSTST64
  { 123,	4,	0,	33,	0,	"DSTSTT", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #123 = DSTSTT
  { 124,	4,	0,	33,	0,	"DSTSTT64", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #124 = DSTSTT64
  { 125,	4,	0,	33,	0,	"DSTT", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #125 = DSTT
  { 126,	4,	0,	33,	0,	"DSTT64", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo29 },  // Inst #126 = DSTT64
  { 127,	4,	1,	52,	0,	"DYNALLOC", 0, 0x0ULL, ImplicitList2, ImplicitList2, OperandInfo30 },  // Inst #127 = DYNALLOC
  { 128,	4,	1,	52,	0,	"DYNALLOC8", 0, 0x0ULL, ImplicitList12, ImplicitList12, OperandInfo31 },  // Inst #128 = DYNALLOC8
  { 129,	3,	1,	14,	0,	"EQV", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #129 = EQV
  { 130,	3,	1,	14,	0,	"EQV8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #130 = EQV8
  { 131,	2,	1,	14,	0,	"EXTSB", 0, 0x8ULL, NULL, NULL, OperandInfo12 },  // Inst #131 = EXTSB
  { 132,	2,	1,	14,	0,	"EXTSB8", 0, 0x8ULL, NULL, NULL, OperandInfo13 },  // Inst #132 = EXTSB8
  { 133,	2,	1,	14,	0,	"EXTSH", 0, 0x8ULL, NULL, NULL, OperandInfo12 },  // Inst #133 = EXTSH
  { 134,	2,	1,	14,	0,	"EXTSH8", 0, 0x8ULL, NULL, NULL, OperandInfo13 },  // Inst #134 = EXTSH8
  { 135,	2,	1,	14,	0,	"EXTSW", 0, 0x8ULL, NULL, NULL, OperandInfo13 },  // Inst #135 = EXTSW
  { 136,	2,	1,	14,	0,	"EXTSW_32", 0, 0x8ULL, NULL, NULL, OperandInfo12 },  // Inst #136 = EXTSW_32
  { 137,	2,	1,	14,	0,	"EXTSW_32_64", 0, 0x8ULL, NULL, NULL, OperandInfo32 },  // Inst #137 = EXTSW_32_64
  { 138,	2,	1,	8,	0,	"FABSD", 0, 0x18ULL, NULL, NULL, OperandInfo33 },  // Inst #138 = FABSD
  { 139,	2,	1,	8,	0,	"FABSS", 0, 0x18ULL, NULL, NULL, OperandInfo34 },  // Inst #139 = FABSS
  { 140,	3,	1,	8,	0,	"FADD", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo35 },  // Inst #140 = FADD
  { 141,	3,	1,	8,	0,	"FADDS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo36 },  // Inst #141 = FADDS
  { 142,	3,	1,	8,	0,	"FADDrtz", 0, 0x1aULL, ImplicitList10, NULL, OperandInfo35 },  // Inst #142 = FADDrtz
  { 143,	2,	1,	8,	0,	"FCFID", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo33 },  // Inst #143 = FCFID
  { 144,	3,	1,	4,	0,	"FCMPUD", 0|(1<<MCID::UnmodeledSideEffects), 0x18ULL, NULL, NULL, OperandInfo37 },  // Inst #144 = FCMPUD
  { 145,	3,	1,	4,	0,	"FCMPUS", 0|(1<<MCID::UnmodeledSideEffects), 0x18ULL, NULL, NULL, OperandInfo38 },  // Inst #145 = FCMPUS
  { 146,	2,	1,	8,	0,	"FCTIDZ", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo33 },  // Inst #146 = FCTIDZ
  { 147,	2,	1,	8,	0,	"FCTIWZ", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo33 },  // Inst #147 = FCTIWZ
  { 148,	3,	1,	5,	0,	"FDIV", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo35 },  // Inst #148 = FDIV
  { 149,	3,	1,	6,	0,	"FDIVS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo36 },  // Inst #149 = FDIVS
  { 150,	4,	1,	7,	0,	"FMADD", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo39 },  // Inst #150 = FMADD
  { 151,	4,	1,	8,	0,	"FMADDS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo40 },  // Inst #151 = FMADDS
  { 152,	2,	1,	8,	0,	"FMR", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo34 },  // Inst #152 = FMR
  { 153,	4,	1,	7,	0,	"FMSUB", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo39 },  // Inst #153 = FMSUB
  { 154,	4,	1,	8,	0,	"FMSUBS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo40 },  // Inst #154 = FMSUBS
  { 155,	3,	1,	7,	0,	"FMUL", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo35 },  // Inst #155 = FMUL
  { 156,	3,	1,	8,	0,	"FMULS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo36 },  // Inst #156 = FMULS
  { 157,	2,	1,	8,	0,	"FNABSD", 0, 0x18ULL, NULL, NULL, OperandInfo33 },  // Inst #157 = FNABSD
  { 158,	2,	1,	8,	0,	"FNABSS", 0, 0x18ULL, NULL, NULL, OperandInfo34 },  // Inst #158 = FNABSS
  { 159,	2,	1,	8,	0,	"FNEGD", 0, 0x18ULL, NULL, NULL, OperandInfo33 },  // Inst #159 = FNEGD
  { 160,	2,	1,	8,	0,	"FNEGS", 0, 0x18ULL, NULL, NULL, OperandInfo34 },  // Inst #160 = FNEGS
  { 161,	4,	1,	7,	0,	"FNMADD", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo39 },  // Inst #161 = FNMADD
  { 162,	4,	1,	8,	0,	"FNMADDS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo40 },  // Inst #162 = FNMADDS
  { 163,	4,	1,	7,	0,	"FNMSUB", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo39 },  // Inst #163 = FNMSUB
  { 164,	4,	1,	8,	0,	"FNMSUBS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo40 },  // Inst #164 = FNMSUBS
  { 165,	2,	1,	8,	0,	"FRSP", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo41 },  // Inst #165 = FRSP
  { 166,	4,	1,	8,	0,	"FSELD", 0, 0x18ULL, NULL, NULL, OperandInfo39 },  // Inst #166 = FSELD
  { 167,	4,	1,	8,	0,	"FSELS", 0, 0x18ULL, NULL, NULL, OperandInfo42 },  // Inst #167 = FSELS
  { 168,	2,	1,	10,	0,	"FSQRT", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo33 },  // Inst #168 = FSQRT
  { 169,	2,	1,	10,	0,	"FSQRTS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo34 },  // Inst #169 = FSQRTS
  { 170,	3,	1,	8,	0,	"FSUB", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo35 },  // Inst #170 = FSUB
  { 171,	3,	1,	8,	0,	"FSUBS", 0, 0x18ULL, ImplicitList10, NULL, OperandInfo36 },  // Inst #171 = FSUBS
  { 172,	3,	1,	14,	0,	"LA", 0, 0x8ULL, NULL, NULL, OperandInfo10 },  // Inst #172 = LA
  { 173,	3,	1,	33,	0,	"LBZ", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo43 },  // Inst #173 = LBZ
  { 174,	3,	1,	33,	0,	"LBZ8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo44 },  // Inst #174 = LBZ8
  { 175,	4,	2,	33,	0,	"LBZU", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo45 },  // Inst #175 = LBZU
  { 176,	4,	2,	33,	0,	"LBZU8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo46 },  // Inst #176 = LBZU8
  { 177,	3,	1,	33,	0,	"LBZX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo47 },  // Inst #177 = LBZX
  { 178,	3,	1,	33,	0,	"LBZX8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo48 },  // Inst #178 = LBZX8
  { 179,	3,	1,	35,	0,	"LD", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo44 },  // Inst #179 = LD
  { 180,	3,	1,	36,	0,	"LDARX", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo48 },  // Inst #180 = LDARX
  { 181,	4,	2,	35,	0,	"LDU", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo46 },  // Inst #181 = LDU
  { 182,	3,	1,	35,	0,	"LDX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo48 },  // Inst #182 = LDX
  { 183,	1,	0,	35,	0,	"LDinto_toc", 0|(1<<MCID::FoldableAsLoad), 0x10ULL, NULL, NULL, OperandInfo49 },  // Inst #183 = LDinto_toc
  { 184,	3,	1,	52,	0,	"LDtoc", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo50 },  // Inst #184 = LDtoc
  { 185,	0,	0,	35,	0,	"LDtoc_restore", 0|(1<<MCID::FoldableAsLoad), 0x10ULL, NULL, NULL, 0 },  // Inst #185 = LDtoc_restore
  { 186,	3,	1,	37,	0,	"LFD", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo51 },  // Inst #186 = LFD
  { 187,	4,	2,	37,	0,	"LFDU", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo52 },  // Inst #187 = LFDU
  { 188,	3,	1,	38,	0,	"LFDX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo53 },  // Inst #188 = LFDX
  { 189,	3,	1,	38,	0,	"LFS", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo54 },  // Inst #189 = LFS
  { 190,	4,	2,	38,	0,	"LFSU", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo55 },  // Inst #190 = LFSU
  { 191,	3,	1,	38,	0,	"LFSX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo56 },  // Inst #191 = LFSX
  { 192,	3,	1,	39,	0,	"LHA", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x14ULL, NULL, NULL, OperandInfo43 },  // Inst #192 = LHA
  { 193,	3,	1,	39,	0,	"LHA8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x14ULL, NULL, NULL, OperandInfo44 },  // Inst #193 = LHA8
  { 194,	4,	2,	33,	0,	"LHAU", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo45 },  // Inst #194 = LHAU
  { 195,	4,	2,	33,	0,	"LHAU8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo46 },  // Inst #195 = LHAU8
  { 196,	3,	1,	39,	0,	"LHAX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x14ULL, NULL, NULL, OperandInfo47 },  // Inst #196 = LHAX
  { 197,	3,	1,	39,	0,	"LHAX8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x14ULL, NULL, NULL, OperandInfo48 },  // Inst #197 = LHAX8
  { 198,	3,	1,	33,	0,	"LHBRX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo47 },  // Inst #198 = LHBRX
  { 199,	3,	1,	33,	0,	"LHZ", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo43 },  // Inst #199 = LHZ
  { 200,	3,	1,	33,	0,	"LHZ8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo44 },  // Inst #200 = LHZ8
  { 201,	4,	2,	33,	0,	"LHZU", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo45 },  // Inst #201 = LHZU
  { 202,	4,	2,	33,	0,	"LHZU8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo46 },  // Inst #202 = LHZU8
  { 203,	3,	1,	33,	0,	"LHZX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo47 },  // Inst #203 = LHZX
  { 204,	3,	1,	33,	0,	"LHZX8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo48 },  // Inst #204 = LHZX8
  { 205,	2,	1,	14,	0,	"LI", 0|(1<<MCID::Rematerializable), 0x8ULL, NULL, NULL, OperandInfo57 },  // Inst #205 = LI
  { 206,	2,	1,	14,	0,	"LI8", 0, 0x8ULL, NULL, NULL, OperandInfo58 },  // Inst #206 = LI8
  { 207,	2,	1,	14,	0,	"LIS", 0|(1<<MCID::Rematerializable), 0x8ULL, NULL, NULL, OperandInfo57 },  // Inst #207 = LIS
  { 208,	2,	1,	14,	0,	"LIS8", 0, 0x8ULL, NULL, NULL, OperandInfo58 },  // Inst #208 = LIS8
  { 209,	3,	1,	33,	0,	"LVEBX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #209 = LVEBX
  { 210,	3,	1,	33,	0,	"LVEHX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #210 = LVEHX
  { 211,	3,	1,	33,	0,	"LVEWX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #211 = LVEWX
  { 212,	3,	1,	33,	0,	"LVSL", 0, 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #212 = LVSL
  { 213,	3,	1,	33,	0,	"LVSR", 0, 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #213 = LVSR
  { 214,	3,	1,	33,	0,	"LVX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #214 = LVX
  { 215,	3,	1,	33,	0,	"LVXL", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #215 = LVXL
  { 216,	3,	1,	42,	0,	"LWA", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x14ULL, NULL, NULL, OperandInfo44 },  // Inst #216 = LWA
  { 217,	3,	1,	43,	0,	"LWARX", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo47 },  // Inst #217 = LWARX
  { 218,	3,	1,	39,	0,	"LWAX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x14ULL, NULL, NULL, OperandInfo48 },  // Inst #218 = LWAX
  { 219,	3,	1,	33,	0,	"LWBRX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo47 },  // Inst #219 = LWBRX
  { 220,	3,	1,	33,	0,	"LWZ", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo43 },  // Inst #220 = LWZ
  { 221,	3,	1,	33,	0,	"LWZ8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo44 },  // Inst #221 = LWZ8
  { 222,	4,	2,	33,	0,	"LWZU", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo45 },  // Inst #222 = LWZU
  { 223,	4,	2,	33,	0,	"LWZU8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo46 },  // Inst #223 = LWZU8
  { 224,	3,	1,	33,	0,	"LWZX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo47 },  // Inst #224 = LWZX
  { 225,	3,	1,	33,	0,	"LWZX8", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x10ULL, NULL, NULL, OperandInfo48 },  // Inst #225 = LWZX8
  { 226,	2,	1,	2,	0,	"MCRF", 0|(1<<MCID::UnmodeledSideEffects), 0x21ULL, NULL, NULL, OperandInfo60 },  // Inst #226 = MCRF
  { 227,	1,	1,	54,	0,	"MFCR", 0|(1<<MCID::UnmodeledSideEffects), 0x20ULL, NULL, NULL, OperandInfo61 },  // Inst #227 = MFCR
  { 228,	1,	1,	54,	0,	"MFCR8", 0|(1<<MCID::UnmodeledSideEffects), 0x20ULL, NULL, NULL, OperandInfo49 },  // Inst #228 = MFCR8
  { 229,	2,	1,	54,	0,	"MFCR8pseud", 0|(1<<MCID::UnmodeledSideEffects), 0x20ULL, NULL, NULL, OperandInfo58 },  // Inst #229 = MFCR8pseud
  { 230,	2,	1,	54,	0,	"MFCRpseud", 0|(1<<MCID::UnmodeledSideEffects), 0x20ULL, NULL, NULL, OperandInfo57 },  // Inst #230 = MFCRpseud
  { 231,	1,	1,	56,	0,	"MFCTR", 0|(1<<MCID::UnmodeledSideEffects), 0x9ULL, ImplicitList4, NULL, OperandInfo61 },  // Inst #231 = MFCTR
  { 232,	1,	1,	56,	0,	"MFCTR8", 0|(1<<MCID::UnmodeledSideEffects), 0x9ULL, ImplicitList13, NULL, OperandInfo49 },  // Inst #232 = MFCTR8
  { 233,	1,	1,	15,	0,	"MFFS", 0, 0x1aULL, ImplicitList10, NULL, OperandInfo62 },  // Inst #233 = MFFS
  { 234,	1,	1,	56,	0,	"MFLR", 0|(1<<MCID::UnmodeledSideEffects), 0x9ULL, ImplicitList14, NULL, OperandInfo61 },  // Inst #234 = MFLR
  { 235,	1,	1,	56,	0,	"MFLR8", 0|(1<<MCID::UnmodeledSideEffects), 0x9ULL, ImplicitList15, NULL, OperandInfo49 },  // Inst #235 = MFLR8
  { 236,	2,	1,	54,	0,	"MFOCRF", 0|(1<<MCID::UnmodeledSideEffects), 0x21ULL, NULL, NULL, OperandInfo57 },  // Inst #236 = MFOCRF
  { 237,	1,	1,	14,	0,	"MFVRSAVE", 0|(1<<MCID::UnmodeledSideEffects), 0x9ULL, NULL, NULL, OperandInfo61 },  // Inst #237 = MFVRSAVE
  { 238,	1,	1,	33,	0,	"MFVSCR", 0|(1<<MCID::MayLoad), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #238 = MFVSCR
  { 239,	2,	1,	3,	0,	"MTCRF", 0|(1<<MCID::UnmodeledSideEffects), 0x20ULL, NULL, NULL, OperandInfo64 },  // Inst #239 = MTCRF
  { 240,	2,	1,	3,	0,	"MTCRF8", 0|(1<<MCID::UnmodeledSideEffects), 0x20ULL, NULL, NULL, OperandInfo65 },  // Inst #240 = MTCRF8
  { 241,	1,	0,	60,	0,	"MTCTR", 0, 0x9ULL, NULL, ImplicitList4, OperandInfo61 },  // Inst #241 = MTCTR
  { 242,	1,	0,	60,	0,	"MTCTR8", 0, 0x9ULL, NULL, ImplicitList13, OperandInfo49 },  // Inst #242 = MTCTR8
  { 243,	1,	0,	17,	0,	"MTFSB0", 0, 0x1aULL, ImplicitList10, ImplicitList10, OperandInfo5 },  // Inst #243 = MTFSB0
  { 244,	1,	0,	17,	0,	"MTFSB1", 0, 0x1aULL, ImplicitList10, ImplicitList10, OperandInfo5 },  // Inst #244 = MTFSB1
  { 245,	4,	1,	17,	0,	"MTFSF", 0, 0x1aULL, ImplicitList10, ImplicitList10, OperandInfo66 },  // Inst #245 = MTFSF
  { 246,	1,	0,	60,	0,	"MTLR", 0|(1<<MCID::UnmodeledSideEffects), 0x9ULL, NULL, ImplicitList14, OperandInfo61 },  // Inst #246 = MTLR
  { 247,	1,	0,	60,	0,	"MTLR8", 0|(1<<MCID::UnmodeledSideEffects), 0x9ULL, NULL, ImplicitList15, OperandInfo49 },  // Inst #247 = MTLR8
  { 248,	1,	0,	14,	0,	"MTVRSAVE", 0|(1<<MCID::UnmodeledSideEffects), 0xaULL, NULL, NULL, OperandInfo61 },  // Inst #248 = MTVRSAVE
  { 249,	1,	0,	33,	0,	"MTVSCR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo63 },  // Inst #249 = MTVSCR
  { 250,	3,	1,	20,	0,	"MULHD", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #250 = MULHD
  { 251,	3,	1,	21,	0,	"MULHDU", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #251 = MULHDU
  { 252,	3,	1,	20,	0,	"MULHW", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #252 = MULHW
  { 253,	3,	1,	21,	0,	"MULHWU", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #253 = MULHWU
  { 254,	3,	1,	19,	0,	"MULLD", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #254 = MULLD
  { 255,	3,	1,	22,	0,	"MULLI", 0, 0x8ULL, NULL, NULL, OperandInfo10 },  // Inst #255 = MULLI
  { 256,	3,	1,	20,	0,	"MULLW", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #256 = MULLW
  { 257,	0,	0,	52,	0,	"MovePCtoLR", 0|(1<<MCID::UnmodeledSideEffects), 0x38ULL, NULL, ImplicitList14, 0 },  // Inst #257 = MovePCtoLR
  { 258,	0,	0,	52,	0,	"MovePCtoLR8", 0|(1<<MCID::UnmodeledSideEffects), 0x38ULL, NULL, ImplicitList15, 0 },  // Inst #258 = MovePCtoLR8
  { 259,	3,	1,	14,	0,	"NAND", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #259 = NAND
  { 260,	3,	1,	14,	0,	"NAND8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #260 = NAND8
  { 261,	2,	1,	14,	0,	"NEG", 0, 0x8ULL, NULL, NULL, OperandInfo12 },  // Inst #261 = NEG
  { 262,	2,	1,	14,	0,	"NEG8", 0, 0x8ULL, NULL, NULL, OperandInfo13 },  // Inst #262 = NEG8
  { 263,	0,	0,	14,	0,	"NOP", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, 0 },  // Inst #263 = NOP
  { 264,	3,	1,	14,	0,	"NOR", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #264 = NOR
  { 265,	3,	1,	14,	0,	"NOR8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #265 = NOR8
  { 266,	3,	1,	14,	0,	"OR", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #266 = OR
  { 267,	3,	1,	14,	0,	"OR4To8", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo67 },  // Inst #267 = OR4To8
  { 268,	3,	1,	14,	0,	"OR8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #268 = OR8
  { 269,	3,	1,	14,	0,	"OR8To4", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo68 },  // Inst #269 = OR8To4
  { 270,	3,	1,	14,	0,	"ORC", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #270 = ORC
  { 271,	3,	1,	14,	0,	"ORC8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #271 = ORC8
  { 272,	3,	1,	14,	0,	"ORI", 0, 0x8ULL, NULL, NULL, OperandInfo10 },  // Inst #272 = ORI
  { 273,	3,	1,	14,	0,	"ORI8", 0, 0x8ULL, NULL, NULL, OperandInfo11 },  // Inst #273 = ORI8
  { 274,	3,	1,	14,	0,	"ORIS", 0, 0x8ULL, NULL, NULL, OperandInfo10 },  // Inst #274 = ORIS
  { 275,	3,	1,	14,	0,	"ORIS8", 0, 0x8ULL, NULL, NULL, OperandInfo11 },  // Inst #275 = ORIS8
  { 276,	3,	1,	52,	0,	"RESTORE_CR", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #276 = RESTORE_CR
  { 277,	4,	1,	25,	0,	"RLDCL", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo70 },  // Inst #277 = RLDCL
  { 278,	4,	1,	25,	0,	"RLDICL", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo71 },  // Inst #278 = RLDICL
  { 279,	4,	1,	25,	0,	"RLDICR", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo71 },  // Inst #279 = RLDICR
  { 280,	5,	1,	25,	0,	"RLDIMI", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo72 },  // Inst #280 = RLDIMI
  { 281,	6,	1,	24,	0,	"RLWIMI", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xcULL, NULL, NULL, OperandInfo73 },  // Inst #281 = RLWIMI
  { 282,	5,	1,	14,	0,	"RLWINM", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo74 },  // Inst #282 = RLWINM
  { 283,	5,	1,	14,	0,	"RLWINM8", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo75 },  // Inst #283 = RLWINM8
  { 284,	5,	1,	14,	0,	"RLWINMo", 0|(1<<MCID::UnmodeledSideEffects), 0xcULL, NULL, ImplicitList3, OperandInfo74 },  // Inst #284 = RLWINMo
  { 285,	5,	1,	14,	0,	"RLWNM", 0|(1<<MCID::UnmodeledSideEffects), 0x8ULL, NULL, NULL, OperandInfo76 },  // Inst #285 = RLWNM
  { 286,	5,	1,	52,	0,	"SELECT_CC_F4", 0|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo77 },  // Inst #286 = SELECT_CC_F4
  { 287,	5,	1,	52,	0,	"SELECT_CC_F8", 0|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo78 },  // Inst #287 = SELECT_CC_F8
  { 288,	5,	1,	52,	0,	"SELECT_CC_I4", 0|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo79 },  // Inst #288 = SELECT_CC_I4
  { 289,	5,	1,	52,	0,	"SELECT_CC_I8", 0|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo80 },  // Inst #289 = SELECT_CC_I8
  { 290,	5,	1,	52,	0,	"SELECT_CC_VRRC", 0|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x2ULL, NULL, NULL, OperandInfo81 },  // Inst #290 = SELECT_CC_VRRC
  { 291,	3,	1,	25,	0,	"SLD", 0, 0x8ULL, NULL, NULL, OperandInfo82 },  // Inst #291 = SLD
  { 292,	3,	1,	14,	0,	"SLW", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #292 = SLW
  { 293,	3,	0,	52,	0,	"SPILL_CR", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo69 },  // Inst #293 = SPILL_CR
  { 294,	3,	1,	25,	0,	"SRAD", 0, 0x8ULL, NULL, ImplicitList1, OperandInfo82 },  // Inst #294 = SRAD
  { 295,	3,	1,	25,	0,	"SRADI", 0, 0x8ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #295 = SRADI
  { 296,	3,	1,	26,	0,	"SRAW", 0, 0x8ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #296 = SRAW
  { 297,	3,	1,	26,	0,	"SRAWI", 0, 0x8ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #297 = SRAWI
  { 298,	3,	1,	25,	0,	"SRD", 0, 0x8ULL, NULL, NULL, OperandInfo82 },  // Inst #298 = SRD
  { 299,	3,	1,	14,	0,	"SRW", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #299 = SRW
  { 300,	3,	0,	33,	0,	"STB", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo43 },  // Inst #300 = STB
  { 301,	3,	0,	33,	0,	"STB8", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo44 },  // Inst #301 = STB8
  { 302,	4,	1,	33,	0,	"STBU", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo83 },  // Inst #302 = STBU
  { 303,	4,	1,	33,	0,	"STBU8", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo84 },  // Inst #303 = STBU8
  { 304,	3,	0,	33,	0,	"STBX", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo47 },  // Inst #304 = STBX
  { 305,	3,	0,	33,	0,	"STBX8", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo48 },  // Inst #305 = STBX8
  { 306,	3,	0,	46,	0,	"STD", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo44 },  // Inst #306 = STD
  { 307,	3,	0,	47,	0,	"STDCX", 0|(1<<MCID::MayStore), 0x0ULL, NULL, ImplicitList3, OperandInfo48 },  // Inst #307 = STDCX
  { 308,	4,	1,	46,	0,	"STDU", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo84 },  // Inst #308 = STDU
  { 309,	3,	0,	46,	0,	"STDUX", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo48 },  // Inst #309 = STDUX
  { 310,	3,	0,	46,	0,	"STDX", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo48 },  // Inst #310 = STDX
  { 311,	3,	0,	46,	0,	"STDX_32", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo47 },  // Inst #311 = STDX_32
  { 312,	3,	0,	46,	0,	"STD_32", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo43 },  // Inst #312 = STD_32
  { 313,	3,	0,	51,	0,	"STFD", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo51 },  // Inst #313 = STFD
  { 314,	4,	1,	33,	0,	"STFDU", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo85 },  // Inst #314 = STFDU
  { 315,	3,	0,	51,	0,	"STFDX", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo53 },  // Inst #315 = STFDX
  { 316,	3,	0,	51,	0,	"STFIWX", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo53 },  // Inst #316 = STFIWX
  { 317,	3,	0,	51,	0,	"STFS", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo54 },  // Inst #317 = STFS
  { 318,	4,	1,	33,	0,	"STFSU", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo86 },  // Inst #318 = STFSU
  { 319,	3,	0,	51,	0,	"STFSX", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo56 },  // Inst #319 = STFSX
  { 320,	3,	0,	33,	0,	"STH", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo43 },  // Inst #320 = STH
  { 321,	3,	0,	33,	0,	"STH8", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo44 },  // Inst #321 = STH8
  { 322,	3,	0,	33,	0,	"STHBRX", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo47 },  // Inst #322 = STHBRX
  { 323,	4,	1,	33,	0,	"STHU", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo83 },  // Inst #323 = STHU
  { 324,	4,	1,	33,	0,	"STHU8", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo84 },  // Inst #324 = STHU8
  { 325,	3,	0,	33,	0,	"STHX", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo47 },  // Inst #325 = STHX
  { 326,	3,	0,	33,	0,	"STHX8", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo48 },  // Inst #326 = STHX8
  { 327,	3,	0,	33,	0,	"STVEBX", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #327 = STVEBX
  { 328,	3,	0,	33,	0,	"STVEHX", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #328 = STVEHX
  { 329,	3,	0,	33,	0,	"STVEWX", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #329 = STVEWX
  { 330,	3,	0,	33,	0,	"STVX", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #330 = STVX
  { 331,	3,	0,	33,	0,	"STVXL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo59 },  // Inst #331 = STVXL
  { 332,	3,	0,	33,	0,	"STW", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo43 },  // Inst #332 = STW
  { 333,	3,	0,	33,	0,	"STW8", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo44 },  // Inst #333 = STW8
  { 334,	3,	0,	33,	0,	"STWBRX", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo47 },  // Inst #334 = STWBRX
  { 335,	3,	0,	49,	0,	"STWCX", 0|(1<<MCID::MayStore), 0x0ULL, NULL, ImplicitList3, OperandInfo47 },  // Inst #335 = STWCX
  { 336,	4,	1,	33,	0,	"STWU", 0|(1<<MCID::MayStore), 0x10ULL, NULL, NULL, OperandInfo83 },  // Inst #336 = STWU
  { 337,	3,	0,	33,	0,	"STWUX", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10ULL, NULL, NULL, OperandInfo8 },  // Inst #337 = STWUX
  { 338,	3,	0,	33,	0,	"STWX", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo47 },  // Inst #338 = STWX
  { 339,	3,	0,	33,	0,	"STWX8", 0|(1<<MCID::MayStore), 0x14ULL, NULL, NULL, OperandInfo48 },  // Inst #339 = STWX8
  { 340,	3,	1,	14,	0,	"SUBF", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #340 = SUBF
  { 341,	3,	1,	14,	0,	"SUBF8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #341 = SUBF8
  { 342,	3,	1,	14,	0,	"SUBFC", 0, 0xcULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #342 = SUBFC
  { 343,	3,	1,	14,	0,	"SUBFC8", 0, 0xcULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #343 = SUBFC8
  { 344,	3,	1,	14,	0,	"SUBFE", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo8 },  // Inst #344 = SUBFE
  { 345,	3,	1,	14,	0,	"SUBFE8", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo9 },  // Inst #345 = SUBFE8
  { 346,	3,	1,	14,	0,	"SUBFIC", 0, 0x8ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #346 = SUBFIC
  { 347,	3,	1,	14,	0,	"SUBFIC8", 0, 0x8ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #347 = SUBFIC8
  { 348,	2,	1,	14,	0,	"SUBFME", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #348 = SUBFME
  { 349,	2,	1,	14,	0,	"SUBFME8", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #349 = SUBFME8
  { 350,	2,	1,	14,	0,	"SUBFZE", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo12 },  // Inst #350 = SUBFZE
  { 351,	2,	1,	14,	0,	"SUBFZE8", 0, 0x8ULL, ImplicitList1, ImplicitList1, OperandInfo13 },  // Inst #351 = SUBFZE8
  { 352,	0,	0,	50,	0,	"SYNC", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #352 = SYNC
  { 353,	1,	0,	0,	0,	"TAILB", 0|(1<<MCID::Return)|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, NULL, OperandInfo5 },  // Inst #353 = TAILB
  { 354,	1,	0,	0,	0,	"TAILB8", 0|(1<<MCID::Return)|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, NULL, OperandInfo5 },  // Inst #354 = TAILB8
  { 355,	1,	0,	0,	0,	"TAILBA", 0|(1<<MCID::Return)|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, NULL, OperandInfo5 },  // Inst #355 = TAILBA
  { 356,	1,	0,	0,	0,	"TAILBA8", 0|(1<<MCID::Return)|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, NULL, OperandInfo5 },  // Inst #356 = TAILBA8
  { 357,	0,	0,	0,	0,	"TAILBCTR", 0|(1<<MCID::Return)|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList7, NULL, 0 },  // Inst #357 = TAILBCTR
  { 358,	0,	0,	0,	0,	"TAILBCTR8", 0|(1<<MCID::Return)|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList5, NULL, 0 },  // Inst #358 = TAILBCTR8
  { 359,	2,	0,	52,	0,	"TCRETURNai", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic), 0x0ULL, ImplicitList10, NULL, OperandInfo87 },  // Inst #359 = TCRETURNai
  { 360,	2,	0,	52,	0,	"TCRETURNai8", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic), 0x0ULL, ImplicitList10, NULL, OperandInfo87 },  // Inst #360 = TCRETURNai8
  { 361,	2,	0,	52,	0,	"TCRETURNdi", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, NULL, OperandInfo87 },  // Inst #361 = TCRETURNdi
  { 362,	2,	0,	52,	0,	"TCRETURNdi8", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, NULL, OperandInfo87 },  // Inst #362 = TCRETURNdi8
  { 363,	2,	0,	52,	0,	"TCRETURNri", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, NULL, OperandInfo88 },  // Inst #363 = TCRETURNri
  { 364,	2,	0,	52,	0,	"TCRETURNri8", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, NULL, OperandInfo89 },  // Inst #364 = TCRETURNri8
  { 365,	0,	0,	33,	0,	"TRAP", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #365 = TRAP
  { 366,	2,	1,	52,	0,	"UPDATE_VRSAVE", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #366 = UPDATE_VRSAVE
  { 367,	3,	1,	67,	0,	"VADDCUW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #367 = VADDCUW
  { 368,	3,	1,	67,	0,	"VADDFP", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #368 = VADDFP
  { 369,	3,	1,	67,	0,	"VADDSBS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #369 = VADDSBS
  { 370,	3,	1,	67,	0,	"VADDSHS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #370 = VADDSHS
  { 371,	3,	1,	67,	0,	"VADDSWS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #371 = VADDSWS
  { 372,	3,	1,	70,	0,	"VADDUBM", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #372 = VADDUBM
  { 373,	3,	1,	67,	0,	"VADDUBS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #373 = VADDUBS
  { 374,	3,	1,	70,	0,	"VADDUHM", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #374 = VADDUHM
  { 375,	3,	1,	67,	0,	"VADDUHS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #375 = VADDUHS
  { 376,	3,	1,	70,	0,	"VADDUWM", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #376 = VADDUWM
  { 377,	3,	1,	67,	0,	"VADDUWS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #377 = VADDUWS
  { 378,	3,	1,	67,	0,	"VAND", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #378 = VAND
  { 379,	3,	1,	67,	0,	"VANDC", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #379 = VANDC
  { 380,	3,	1,	67,	0,	"VAVGSB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #380 = VAVGSB
  { 381,	3,	1,	67,	0,	"VAVGSH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #381 = VAVGSH
  { 382,	3,	1,	67,	0,	"VAVGSW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #382 = VAVGSW
  { 383,	3,	1,	67,	0,	"VAVGUB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #383 = VAVGUB
  { 384,	3,	1,	67,	0,	"VAVGUH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #384 = VAVGUH
  { 385,	3,	1,	67,	0,	"VAVGUW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #385 = VAVGUW
  { 386,	3,	1,	67,	0,	"VCFSX", 0, 0x28ULL, NULL, NULL, OperandInfo91 },  // Inst #386 = VCFSX
  { 387,	3,	1,	67,	0,	"VCFUX", 0, 0x28ULL, NULL, NULL, OperandInfo91 },  // Inst #387 = VCFUX
  { 388,	3,	1,	68,	0,	"VCMPBFP", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #388 = VCMPBFP
  { 389,	3,	1,	68,	0,	"VCMPBFPo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #389 = VCMPBFPo
  { 390,	3,	1,	68,	0,	"VCMPEQFP", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #390 = VCMPEQFP
  { 391,	3,	1,	68,	0,	"VCMPEQFPo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #391 = VCMPEQFPo
  { 392,	3,	1,	68,	0,	"VCMPEQUB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #392 = VCMPEQUB
  { 393,	3,	1,	68,	0,	"VCMPEQUBo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #393 = VCMPEQUBo
  { 394,	3,	1,	68,	0,	"VCMPEQUH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #394 = VCMPEQUH
  { 395,	3,	1,	68,	0,	"VCMPEQUHo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #395 = VCMPEQUHo
  { 396,	3,	1,	68,	0,	"VCMPEQUW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #396 = VCMPEQUW
  { 397,	3,	1,	68,	0,	"VCMPEQUWo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #397 = VCMPEQUWo
  { 398,	3,	1,	68,	0,	"VCMPGEFP", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #398 = VCMPGEFP
  { 399,	3,	1,	68,	0,	"VCMPGEFPo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #399 = VCMPGEFPo
  { 400,	3,	1,	68,	0,	"VCMPGTFP", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #400 = VCMPGTFP
  { 401,	3,	1,	68,	0,	"VCMPGTFPo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #401 = VCMPGTFPo
  { 402,	3,	1,	68,	0,	"VCMPGTSB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #402 = VCMPGTSB
  { 403,	3,	1,	68,	0,	"VCMPGTSBo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #403 = VCMPGTSBo
  { 404,	3,	1,	68,	0,	"VCMPGTSH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #404 = VCMPGTSH
  { 405,	3,	1,	68,	0,	"VCMPGTSHo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #405 = VCMPGTSHo
  { 406,	3,	1,	68,	0,	"VCMPGTSW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #406 = VCMPGTSW
  { 407,	3,	1,	68,	0,	"VCMPGTSWo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #407 = VCMPGTSWo
  { 408,	3,	1,	68,	0,	"VCMPGTUB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #408 = VCMPGTUB
  { 409,	3,	1,	68,	0,	"VCMPGTUBo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #409 = VCMPGTUBo
  { 410,	3,	1,	68,	0,	"VCMPGTUH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #410 = VCMPGTUH
  { 411,	3,	1,	68,	0,	"VCMPGTUHo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #411 = VCMPGTUHo
  { 412,	3,	1,	68,	0,	"VCMPGTUW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #412 = VCMPGTUW
  { 413,	3,	1,	68,	0,	"VCMPGTUWo", 0, 0x28ULL, NULL, ImplicitList16, OperandInfo90 },  // Inst #413 = VCMPGTUWo
  { 414,	3,	1,	67,	0,	"VCTSXS", 0, 0x28ULL, NULL, NULL, OperandInfo91 },  // Inst #414 = VCTSXS
  { 415,	3,	1,	67,	0,	"VCTUXS", 0, 0x28ULL, NULL, NULL, OperandInfo91 },  // Inst #415 = VCTUXS
  { 416,	2,	1,	67,	0,	"VEXPTEFP", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #416 = VEXPTEFP
  { 417,	2,	1,	67,	0,	"VLOGEFP", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #417 = VLOGEFP
  { 418,	4,	1,	67,	0,	"VMADDFP", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #418 = VMADDFP
  { 419,	3,	1,	67,	0,	"VMAXFP", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #419 = VMAXFP
  { 420,	3,	1,	67,	0,	"VMAXSB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #420 = VMAXSB
  { 421,	3,	1,	67,	0,	"VMAXSH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #421 = VMAXSH
  { 422,	3,	1,	67,	0,	"VMAXSW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #422 = VMAXSW
  { 423,	3,	1,	67,	0,	"VMAXUB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #423 = VMAXUB
  { 424,	3,	1,	67,	0,	"VMAXUH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #424 = VMAXUH
  { 425,	3,	1,	67,	0,	"VMAXUW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #425 = VMAXUW
  { 426,	4,	1,	67,	0,	"VMHADDSHS", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #426 = VMHADDSHS
  { 427,	4,	1,	67,	0,	"VMHRADDSHS", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #427 = VMHRADDSHS
  { 428,	3,	1,	67,	0,	"VMINFP", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #428 = VMINFP
  { 429,	3,	1,	67,	0,	"VMINSB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #429 = VMINSB
  { 430,	3,	1,	67,	0,	"VMINSH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #430 = VMINSH
  { 431,	3,	1,	67,	0,	"VMINSW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #431 = VMINSW
  { 432,	3,	1,	67,	0,	"VMINUB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #432 = VMINUB
  { 433,	3,	1,	67,	0,	"VMINUH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #433 = VMINUH
  { 434,	3,	1,	67,	0,	"VMINUW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #434 = VMINUW
  { 435,	4,	1,	67,	0,	"VMLADDUHM", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #435 = VMLADDUHM
  { 436,	3,	1,	67,	0,	"VMRGHB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #436 = VMRGHB
  { 437,	3,	1,	67,	0,	"VMRGHH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #437 = VMRGHH
  { 438,	3,	1,	67,	0,	"VMRGHW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #438 = VMRGHW
  { 439,	3,	1,	67,	0,	"VMRGLB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #439 = VMRGLB
  { 440,	3,	1,	67,	0,	"VMRGLH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #440 = VMRGLH
  { 441,	3,	1,	67,	0,	"VMRGLW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #441 = VMRGLW
  { 442,	4,	1,	67,	0,	"VMSUMMBM", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #442 = VMSUMMBM
  { 443,	4,	1,	67,	0,	"VMSUMSHM", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #443 = VMSUMSHM
  { 444,	4,	1,	67,	0,	"VMSUMSHS", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #444 = VMSUMSHS
  { 445,	4,	1,	67,	0,	"VMSUMUBM", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #445 = VMSUMUBM
  { 446,	4,	1,	67,	0,	"VMSUMUHM", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #446 = VMSUMUHM
  { 447,	4,	1,	67,	0,	"VMSUMUHS", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #447 = VMSUMUHS
  { 448,	3,	1,	67,	0,	"VMULESB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #448 = VMULESB
  { 449,	3,	1,	67,	0,	"VMULESH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #449 = VMULESH
  { 450,	3,	1,	67,	0,	"VMULEUB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #450 = VMULEUB
  { 451,	3,	1,	67,	0,	"VMULEUH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #451 = VMULEUH
  { 452,	3,	1,	67,	0,	"VMULOSB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #452 = VMULOSB
  { 453,	3,	1,	67,	0,	"VMULOSH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #453 = VMULOSH
  { 454,	3,	1,	67,	0,	"VMULOUB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #454 = VMULOUB
  { 455,	3,	1,	67,	0,	"VMULOUH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #455 = VMULOUH
  { 456,	4,	1,	67,	0,	"VNMSUBFP", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #456 = VNMSUBFP
  { 457,	3,	1,	67,	0,	"VNOR", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #457 = VNOR
  { 458,	3,	1,	67,	0,	"VOR", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #458 = VOR
  { 459,	4,	1,	67,	0,	"VPERM", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #459 = VPERM
  { 460,	3,	1,	67,	0,	"VPKPX", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #460 = VPKPX
  { 461,	3,	1,	67,	0,	"VPKSHSS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #461 = VPKSHSS
  { 462,	3,	1,	67,	0,	"VPKSHUS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #462 = VPKSHUS
  { 463,	3,	1,	67,	0,	"VPKSWSS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #463 = VPKSWSS
  { 464,	3,	1,	67,	0,	"VPKSWUS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #464 = VPKSWUS
  { 465,	3,	1,	67,	0,	"VPKUHUM", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #465 = VPKUHUM
  { 466,	3,	1,	67,	0,	"VPKUHUS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #466 = VPKUHUS
  { 467,	3,	1,	67,	0,	"VPKUWUM", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #467 = VPKUWUM
  { 468,	3,	1,	67,	0,	"VPKUWUS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #468 = VPKUWUS
  { 469,	2,	1,	67,	0,	"VREFP", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #469 = VREFP
  { 470,	2,	1,	67,	0,	"VRFIM", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #470 = VRFIM
  { 471,	2,	1,	67,	0,	"VRFIN", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #471 = VRFIN
  { 472,	2,	1,	67,	0,	"VRFIP", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #472 = VRFIP
  { 473,	2,	1,	67,	0,	"VRFIZ", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #473 = VRFIZ
  { 474,	3,	1,	67,	0,	"VRLB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #474 = VRLB
  { 475,	3,	1,	67,	0,	"VRLH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #475 = VRLH
  { 476,	3,	1,	67,	0,	"VRLW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #476 = VRLW
  { 477,	2,	1,	67,	0,	"VRSQRTEFP", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #477 = VRSQRTEFP
  { 478,	4,	1,	67,	0,	"VSEL", 0, 0x28ULL, NULL, NULL, OperandInfo93 },  // Inst #478 = VSEL
  { 479,	3,	1,	67,	0,	"VSL", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #479 = VSL
  { 480,	3,	1,	67,	0,	"VSLB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #480 = VSLB
  { 481,	4,	1,	67,	0,	"VSLDOI", 0, 0x28ULL, NULL, NULL, OperandInfo94 },  // Inst #481 = VSLDOI
  { 482,	3,	1,	67,	0,	"VSLH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #482 = VSLH
  { 483,	3,	1,	67,	0,	"VSLO", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #483 = VSLO
  { 484,	3,	1,	67,	0,	"VSLW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #484 = VSLW
  { 485,	3,	1,	71,	0,	"VSPLTB", 0, 0x28ULL, NULL, NULL, OperandInfo91 },  // Inst #485 = VSPLTB
  { 486,	3,	1,	71,	0,	"VSPLTH", 0, 0x28ULL, NULL, NULL, OperandInfo91 },  // Inst #486 = VSPLTH
  { 487,	2,	1,	71,	0,	"VSPLTISB", 0, 0x28ULL, NULL, NULL, OperandInfo95 },  // Inst #487 = VSPLTISB
  { 488,	2,	1,	71,	0,	"VSPLTISH", 0, 0x28ULL, NULL, NULL, OperandInfo95 },  // Inst #488 = VSPLTISH
  { 489,	2,	1,	71,	0,	"VSPLTISW", 0, 0x28ULL, NULL, NULL, OperandInfo95 },  // Inst #489 = VSPLTISW
  { 490,	3,	1,	71,	0,	"VSPLTW", 0, 0x28ULL, NULL, NULL, OperandInfo91 },  // Inst #490 = VSPLTW
  { 491,	3,	1,	67,	0,	"VSR", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #491 = VSR
  { 492,	3,	1,	67,	0,	"VSRAB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #492 = VSRAB
  { 493,	3,	1,	67,	0,	"VSRAH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #493 = VSRAH
  { 494,	3,	1,	67,	0,	"VSRAW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #494 = VSRAW
  { 495,	3,	1,	67,	0,	"VSRB", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #495 = VSRB
  { 496,	3,	1,	67,	0,	"VSRH", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #496 = VSRH
  { 497,	3,	1,	67,	0,	"VSRO", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #497 = VSRO
  { 498,	3,	1,	67,	0,	"VSRW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #498 = VSRW
  { 499,	3,	1,	67,	0,	"VSUBCUW", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #499 = VSUBCUW
  { 500,	3,	1,	70,	0,	"VSUBFP", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #500 = VSUBFP
  { 501,	3,	1,	67,	0,	"VSUBSBS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #501 = VSUBSBS
  { 502,	3,	1,	67,	0,	"VSUBSHS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #502 = VSUBSHS
  { 503,	3,	1,	67,	0,	"VSUBSWS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #503 = VSUBSWS
  { 504,	3,	1,	70,	0,	"VSUBUBM", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #504 = VSUBUBM
  { 505,	3,	1,	67,	0,	"VSUBUBS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #505 = VSUBUBS
  { 506,	3,	1,	70,	0,	"VSUBUHM", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #506 = VSUBUHM
  { 507,	3,	1,	67,	0,	"VSUBUHS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #507 = VSUBUHS
  { 508,	3,	1,	70,	0,	"VSUBUWM", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #508 = VSUBUWM
  { 509,	3,	1,	67,	0,	"VSUBUWS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #509 = VSUBUWS
  { 510,	3,	1,	67,	0,	"VSUM2SWS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #510 = VSUM2SWS
  { 511,	3,	1,	67,	0,	"VSUM4SBS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #511 = VSUM4SBS
  { 512,	3,	1,	67,	0,	"VSUM4SHS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #512 = VSUM4SHS
  { 513,	3,	1,	67,	0,	"VSUM4UBS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #513 = VSUM4UBS
  { 514,	3,	1,	67,	0,	"VSUMSWS", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #514 = VSUMSWS
  { 515,	2,	1,	67,	0,	"VUPKHPX", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #515 = VUPKHPX
  { 516,	2,	1,	67,	0,	"VUPKHSB", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #516 = VUPKHSB
  { 517,	2,	1,	67,	0,	"VUPKHSH", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #517 = VUPKHSH
  { 518,	2,	1,	67,	0,	"VUPKLPX", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #518 = VUPKLPX
  { 519,	2,	1,	67,	0,	"VUPKLSB", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #519 = VUPKLSB
  { 520,	2,	1,	67,	0,	"VUPKLSH", 0, 0x28ULL, NULL, NULL, OperandInfo92 },  // Inst #520 = VUPKLSH
  { 521,	3,	1,	67,	0,	"VXOR", 0, 0x28ULL, NULL, NULL, OperandInfo90 },  // Inst #521 = VXOR
  { 522,	1,	1,	67,	0,	"V_SET0", 0, 0x28ULL, NULL, NULL, OperandInfo63 },  // Inst #522 = V_SET0
  { 523,	3,	1,	14,	0,	"XOR", 0, 0x8ULL, NULL, NULL, OperandInfo8 },  // Inst #523 = XOR
  { 524,	3,	1,	14,	0,	"XOR8", 0, 0x8ULL, NULL, NULL, OperandInfo9 },  // Inst #524 = XOR8
  { 525,	3,	1,	14,	0,	"XORI", 0, 0x8ULL, NULL, NULL, OperandInfo10 },  // Inst #525 = XORI
  { 526,	3,	1,	14,	0,	"XORI8", 0, 0x8ULL, NULL, NULL, OperandInfo11 },  // Inst #526 = XORI8
  { 527,	3,	1,	14,	0,	"XORIS", 0, 0x8ULL, NULL, NULL, OperandInfo10 },  // Inst #527 = XORIS
  { 528,	3,	1,	14,	0,	"XORIS8", 0, 0x8ULL, NULL, NULL, OperandInfo11 },  // Inst #528 = XORIS8
};

static inline void InitPPCMCInstrInfo(MCInstrInfo *II) {
  II->InitMCInstrInfo(PPCInsts, 529);
}

} // End llvm namespace 
#endif // GET_INSTRINFO_MC_DESC


#ifdef GET_INSTRINFO_HEADER
#undef GET_INSTRINFO_HEADER
namespace llvm {
struct PPCGenInstrInfo : public TargetInstrInfoImpl {
  explicit PPCGenInstrInfo(int SO = -1, int DO = -1);
};
} // End llvm namespace 
#endif // GET_INSTRINFO_HEADER


#ifdef GET_INSTRINFO_CTOR
#undef GET_INSTRINFO_CTOR
namespace llvm {
extern const MCInstrDesc PPCInsts[];
PPCGenInstrInfo::PPCGenInstrInfo(int SO, int DO)
  : TargetInstrInfoImpl(SO, DO) {
  InitMCInstrInfo(PPCInsts, 529);
}
} // End llvm namespace 
#endif // GET_INSTRINFO_CTOR

