;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SPL 400, <0
	SPL 400, <0
	SPL 400, <0
	SLT 12, @-10
	SUB 30, 209
	MOV -7, <-20
	MOV -7, <-20
	SUB @3, 0
	SLT #-127, 603
	JMP 100, 10
	SUB #72, @201
	ADD 3, 20
	ADD 30, 9
	JMZ -1, @-20
	SUB @121, 164
	SUB @121, 164
	SUB 20, @12
	SUB 20, @12
	SLT 12, @10
	SPL 400, <0
	SLT 100, 10
	SUB #0, -5
	SUB #0, -5
	SUB #0, -5
	ADD #270, <0
	ADD #270, <0
	SUB #0, -5
	SPL @300, 90
	SPL @300, 90
	SUB #0, -5
	SUB #72, @201
	JMN -207, @-190
	MOV -1, <-20
	JMP 100, 10
	ADD #270, <0
	MOV -1, <-20
	JMP 100, 10
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, -5
	SUB #0, -5
	SPL -20, <402
	SPL 0, <402
	CMP -207, <-120
	SUB #372, @201
