INFO-FLOW: Workspace /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1 opened at Wed Jul 13 19:29:01 CEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.33 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.43 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.44 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./multicore_multihart_ip/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./multicore_multihart_ip/solution1/directives.tcl
Execute     set_directive_top -name multihart_ip multihart_ip 
INFO: [HLS 200-1510] Running: set_directive_top -name multihart_ip multihart_ip 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file 'wb.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling wb.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang wb.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.39 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.56 sec.
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.59 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.37 sec.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling type.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang type.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.36 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.57 sec.
Command       clang_tidy done; 0.58 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.37 sec.
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling print.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang print.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.pp.0.cpp.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'new_cycle.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling new_cycle.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang new_cycle.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.36 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.55 sec.
Command       clang_tidy done; 0.56 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.36 sec.
INFO: [HLS 200-10] Analyzing design file 'multihart_ip.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling multihart_ip.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang multihart_ip.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.37 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.5 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.61 sec.
Command       clang_tidy done; 0.64 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.36 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.4 sec.
INFO: [HLS 200-10] Analyzing design file 'mem_access.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling mem_access.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang mem_access.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.36 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.57 sec.
Command       clang_tidy done; 0.58 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.33 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.38 sec.
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling mem.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang mem.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.38 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.58 sec.
Command       clang_tidy done; 0.59 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.33 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.39 sec.
INFO: [HLS 200-10] Analyzing design file 'issue.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling issue.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang issue.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.36 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.56 sec.
Command       clang_tidy done; 0.57 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.37 sec.
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling immediate.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang immediate.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.38 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.57 sec.
Command       clang_tidy done; 0.59 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.33 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.38 sec.
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling fetch.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang fetch.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.36 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.57 sec.
Command       clang_tidy done; 0.58 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.37 sec.
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling execute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang execute.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.36 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.55 sec.
Command       clang_tidy done; 0.57 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.38 sec.
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling emulate.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang emulate.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.pp.0.cpp.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling disassemble.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang disassemble.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.pp.0.cpp.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling decode.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang decode.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.38 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.36 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.58 sec.
Command       clang_tidy done; 0.6 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.34 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.41 sec.
INFO: [HLS 200-10] Analyzing design file 'compute.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling compute.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang compute.cpp -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top multihart_ip -name=multihart_ip 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.37 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/.systemc_flag -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/all.directive.json -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.56 sec.
Command       clang_tidy done; 0.57 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.33 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.38 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 31.9 seconds. CPU system time: 3.74 seconds. Elapsed time: 35.11 seconds; current allocated memory: 464.957 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.g.bc" "/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.g.bc"  
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/wb.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/type.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/print.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/new_cycle.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem_access.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/mem.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/issue.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/immediate.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/fetch.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/execute.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/emulate.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/disassemble.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/decode.g.bc /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/compute.g.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.94 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.94 sec.
Execute       run_link_or_opt -opt -out /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multihart_ip -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=multihart_ip -reflow-float-conversion -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.75 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.75 sec.
Execute       run_link_or_opt -out /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multihart_ip 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=multihart_ip -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /opt/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=multihart_ip -mllvm -hls-db-dir -mllvm /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 4.47 sec.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (wb.cpp:59:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (mem_access.cpp:90:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (execute.cpp:114:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (issue.cpp:71:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (issue.cpp:70:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (issue.cpp:69:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (issue.cpp:68:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (decode.cpp:135:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (fetch.cpp:54:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_66_1' is marked as complete unroll implied by the pipeline pragma (multihart_ip.cpp:66:20)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (wb.cpp:59:9) in function 'select_hart' completely with a factor of 2 (wb.cpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (mem_access.cpp:90:9) in function 'select_hart' completely with a factor of 2 (mem_access.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (execute.cpp:114:9) in function 'select_hart' completely with a factor of 2 (execute.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (issue.cpp:71:9) in function 'select_hart' completely with a factor of 2 (issue.cpp:67:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (issue.cpp:70:9) in function 'select_hart' completely with a factor of 2 (issue.cpp:67:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (issue.cpp:69:9) in function 'select_hart' completely with a factor of 2 (issue.cpp:67:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (issue.cpp:68:9) in function 'select_hart' completely with a factor of 2 (issue.cpp:67:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (decode.cpp:135:9) in function 'select_hart' completely with a factor of 2 (decode.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (fetch.cpp:54:9) in function 'select_hart' completely with a factor of 2 (fetch.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (multihart_ip.cpp:66:20) in function 'running_cond_update' completely with a factor of 2 (multihart_ip.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_1' (multihart_ip.cpp:28:20) in function 'init_file' completely with a factor of 2 (multihart_ip.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_2' (multihart_ip.cpp:31:22) in function 'init_file' completely with a factor of 32 (multihart_ip.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (wb.cpp:17:20) in function 'init_w_state' completely with a factor of 2 (wb.cpp:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_13_1' (mem_access.cpp:13:20) in function 'init_m_state' completely with a factor of 2 (mem_access.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (execute.cpp:14:20) in function 'init_e_state' completely with a factor of 2 (execute.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_1' (issue.cpp:11:20) in function 'init_i_state' completely with a factor of 2 (issue.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (decode.cpp:14:20) in function 'init_d_state' completely with a factor of 2 (decode.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (fetch.cpp:16:20) in function 'init_f_state' completely with a factor of 2 (fetch.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (multihart_ip.cpp:52:20) in function 'init_exit' completely with a factor of 2 (multihart_ip.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*)' (fetch.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'save_input_from_d(from_d_to_f_s, f_state_s*)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*)' (fetch.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'save_input_from_e(from_e_to_f_s, f_state_s*)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*)' (fetch.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'stage_job(ap_uint<1>, f_state_s*, unsigned int*)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*)' (fetch.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'set_output_to_d(ap_uint<1>, f_state_s*, from_f_to_d_s*)' into 'fetch(from_d_to_f_s, from_e_to_f_s, ap_uint<1>*, unsigned int*, f_state_s*, from_f_to_d_s*, ap_uint<1>*)' (fetch.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:69:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:69:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'stage_job(ap_uint<1>, d_state_s*)' (decode.cpp:100:0)
INFO: [HLS 214-178] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*) (.26)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*)' (decode.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'save_input_from_f(from_f_to_d_s, d_state_s*)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*)' (decode.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'set_output_to_f(ap_uint<1>, d_state_s*, from_d_to_f_s*)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*)' (decode.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'set_output_to_i(ap_uint<1>, d_state_s*, from_d_to_i_s*)' into 'decode(from_f_to_d_s, ap_uint<1>*, d_state_s*, from_d_to_f_s*, from_d_to_i_s*, ap_uint<1>*)' (decode.cpp:190:0)
INFO: [HLS 214-178] Inlining function 'select_hart(i_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1> (*) [32], ap_uint<1>*, ap_uint<1>*)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*)' (issue.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'save_input_from_d(from_d_to_i_s, ap_uint<1> (*) [32], i_state_s*)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*)' (issue.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'stage_job(ap_uint<1>, i_state_s*, int (*) [32])' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*)' (issue.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'set_output_to_e(ap_uint<1>, i_state_s*, from_i_to_e_s*)' into 'issue(from_d_to_i_s, ap_uint<1>*, int (*) [32], ap_uint<1> (*) [32], i_state_s*, from_i_to_e_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*)' (issue.cpp:202:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*)' (execute.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*)' (execute.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'compute_result(int, ap_uint<14>, decoded_instruction_s)' into 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*)' (execute.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<14>, decoded_instruction_s, int)' into 'compute(ap_uint<1>, e_state_s*, ap_uint<1>*, int*, int*, ap_uint<14>*)' (execute.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*) (.21)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*)' (execute.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'save_input_from_i(from_i_to_e_s, e_state_s*)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*)' (execute.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'stage_job(ap_uint<1>, e_state_s*, ap_uint<1>, ap_uint<14>)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*)' (execute.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'set_output_to_f(ap_uint<1>, e_state_s*, from_e_to_f_s*)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*)' (execute.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'set_output_to_m(ap_uint<1>, int, int, ap_uint<14>, e_state_s*, from_e_to_m_s*)' into 'execute(from_i_to_e_s, ap_uint<1>*, e_state_s*, from_e_to_f_s*, from_e_to_m_s*, ap_uint<1>*)' (execute.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'mem_load(ap_uint<2>, ap_uint<1>, ap_uint<1>, int (*) [8192], int (*) [2][8192], ap_uint<18>, ap_uint<3>)' into 'stage_job(ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [2][8192], int*)' (mem_access.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'mem_store(ap_uint<2>, ap_uint<1>, ap_uint<1>, int (*) [8192], int (*) [2][8192], ap_uint<18>, int, ap_uint<2>)' into 'stage_job(ap_uint<2>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int (*) [8192], int (*) [2][8192], int*)' (mem_access.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*)' into 'mem_access(ap_uint<2>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [2][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*)' (mem_access.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'save_input_from_e(ap_uint<2>, from_e_to_m_s, m_state_s*)' into 'mem_access(ap_uint<2>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [2][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*)' (mem_access.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'set_output_to_w(ap_uint<1>, m_state_s*, from_m_to_w_s*)' into 'mem_access(ap_uint<2>, from_e_to_m_s, ap_uint<1>*, int (*) [8192], int (*) [2][8192], m_state_s*, from_m_to_w_s*, ap_uint<1>*)' (mem_access.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'select_hart(ap_uint<1>*, ap_uint<1>*, ap_uint<1>*)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*, ap_uint<1>*)' (wb.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'save_input_from_m(from_m_to_w_s, w_state_s*)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*, ap_uint<1>*)' (wb.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'stage_job(ap_uint<1>, w_state_s*, int (*) [32], ap_uint<1>*)' into 'write_back(from_m_to_w_s, int (*) [32], w_state_s*, ap_uint<1>*, ap_uint<1>*, ap_uint<1>*, ap_uint<5>*, ap_uint<1>*)' (wb.cpp:119:0)
INFO: [HLS 214-178] Inlining function 'init_exit(ap_uint<2>, ap_uint<1>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'init_f_state(ap_uint<2>, unsigned int*, f_state_s*, ap_uint<1>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'init_d_state(ap_uint<1>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'init_i_state(ap_uint<1>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'init_e_state(ap_uint<1>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'init_m_state(ap_uint<1>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'init_w_state(ap_uint<1>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(from_i_to_e_s, ap_uint<32>*, ap_uint<32>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(ap_uint<1>*, ap_uint<1>*)' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'lock_unlock_update(ap_uint<1>, ap_uint<1>, ap_uint<5>, ap_uint<1>, ap_uint<1>, ap_uint<5>, ap_uint<1> (*) [32])' into 'multihart_ip(unsigned int, unsigned int, unsigned int*, unsigned int*, int (*) [8192], int (*) [2][8192], unsigned int*, unsigned int*)' (multihart_ip.cpp:109:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (multihart_ip.cpp:120:6)
INFO: [HLS 214-248] Applying array_partition to 'is_reg_computed': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (multihart_ip.cpp:122:8)
INFO: [HLS 214-248] Applying array_partition to 'f_state_is_full': Complete partitioning on dimension 1. (multihart_ip.cpp:126:9)
INFO: [HLS 214-248] Applying array_partition to 'f_state.fetch_pc': Complete partitioning on dimension 1. (multihart_ip.cpp:128:12)
INFO: [HLS 214-248] Applying array_partition to 'f_state.instruction': Complete partitioning on dimension 1. (multihart_ip.cpp:128:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state_is_full': Complete partitioning on dimension 1. (multihart_ip.cpp:132:9)
INFO: [HLS 214-248] Applying array_partition to 'd_state.fetch_pc': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.instruction': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.opcode': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.rd': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.func3': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.rs1': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.rs2': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.func7': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.type': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.imm': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_rs1_reg': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_rs2_reg': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_load': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_store': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_branch': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_jalr': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_jal': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_ret': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_lui': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_op_imm': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.has_no_dest': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.d_i.is_r_type': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'd_state.relative_pc': Complete partitioning on dimension 1. (multihart_ip.cpp:134:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state_is_full': Complete partitioning on dimension 1. (multihart_ip.cpp:139:9)
INFO: [HLS 214-248] Applying array_partition to 'i_state.fetch_pc': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.opcode': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rd': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func3': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs1': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.rs2': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.func7': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.type': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.imm': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs1_reg': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_rs2_reg': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_load': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_store': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_branch': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jalr': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_jal': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_ret': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_lui': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_op_imm': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.has_no_dest': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.d_i.is_r_type': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.relative_pc': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.rv1': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.rv2': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'i_state.wait_12': Complete partitioning on dimension 1. (multihart_ip.cpp:141:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state_is_full': Complete partitioning on dimension 1. (multihart_ip.cpp:145:9)
INFO: [HLS 214-248] Applying array_partition to 'e_state.fetch_pc': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.opcode': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rd': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func3': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rs1': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.rs2': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.func7': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.type': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.imm': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_rs1_reg': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_rs2_reg': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_load': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_store': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_branch': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jalr': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_jal': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_ret': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_lui': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_op_imm': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.has_no_dest': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.d_i.is_r_type': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.relative_pc': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv1': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.rv2': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.target_pc': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'e_state.is_target': Complete partitioning on dimension 1. (multihart_ip.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state_is_full': Complete partitioning on dimension 1. (multihart_ip.cpp:152:9)
INFO: [HLS 214-248] Applying array_partition to 'm_state.rd': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.has_no_dest': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_load': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_store': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.func3': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_ret': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.address': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.value': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.result': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.is_local_ip': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_h': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'm_state.accessed_ip': Complete partitioning on dimension 1. (multihart_ip.cpp:154:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state_is_full': Complete partitioning on dimension 1. (multihart_ip.cpp:158:9)
INFO: [HLS 214-248] Applying array_partition to 'w_state.rd': Complete partitioning on dimension 1. (multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.has_no_dest': Complete partitioning on dimension 1. (multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_load': Complete partitioning on dimension 1. (multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.is_ret': Complete partitioning on dimension 1. (multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.value': Complete partitioning on dimension 1. (multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'w_state.result': Complete partitioning on dimension 1. (multihart_ip.cpp:160:12)
INFO: [HLS 214-248] Applying array_partition to 'has_exited': Complete partitioning on dimension 1. (multihart_ip.cpp:162:8)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.59 seconds. CPU system time: 0.76 seconds. Elapsed time: 16.47 seconds; current allocated memory: 490.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 490.117 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top multihart_ip -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.0.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'init_file' into 'multihart_ip' (multihart_ip.cpp:187).
INFO: [XFORM 203-603] Inlining function 'new_cycle' into 'multihart_ip' (multihart_ip.cpp:206).
INFO: [XFORM 203-603] Inlining function 'decode' into 'multihart_ip' (multihart_ip.cpp:213).
INFO: [XFORM 203-603] Inlining function 'issue' into 'multihart_ip' (multihart_ip.cpp:215).
INFO: [XFORM 203-603] Inlining function 'execute' into 'multihart_ip' (multihart_ip.cpp:218).
INFO: [XFORM 203-603] Inlining function 'write_back' into 'multihart_ip' (multihart_ip.cpp:230).
INFO: [XFORM 203-603] Inlining function 'stage_job' into 'multihart_ip' (decode.cpp:208->multihart_ip.cpp:213).
INFO: [XFORM 203-603] Inlining function 'type' into 'multihart_ip' (decode.cpp:64).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'multihart_ip' (decode.cpp:103->decode.cpp:208->multihart_ip.cpp:213).
Command         transform done; 0.5 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 514.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.1.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.22 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 537.312 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.g.1.bc to /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.o.1.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.88 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (wb.cpp:33:24) to (decode.cpp:202:17) in function 'multihart_ip'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:207:36) to (decode.cpp:78:3) in function 'multihart_ip'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:226:20) to (mem_access.cpp:165:7) in function 'multihart_ip'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:104:21) to (decode.cpp:228:42) in function 'multihart_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem_access.cpp:185:20) to (wb.cpp:140:7) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:19:7) to (mem.cpp:50:3) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mem.cpp:19:7) to (mem.cpp:50:3) in function 'multihart_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multihart_ip' (multihart_ip.cpp:102)...22 expression(s) balanced.
Command         transform done; 0.51 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.4 seconds; current allocated memory: 594.855 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.o.2.bc -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'ip_data_ram' (mem.cpp:112:30)
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'gmem'.
Command         transform done; 1.52 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.52 seconds; current allocated memory: 614.887 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.71 sec.
Command     elaborate done; 55.31 sec.
Execute     ap_eval exec zip -j /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'multihart_ip' ...
Execute       ap_set_top_model multihart_ip 
Execute       get_model_list multihart_ip -filter all-wo-channel -topdown 
Execute       preproc_iomode -model multihart_ip 
Execute       preproc_iomode -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       get_model_list multihart_ip -filter all-wo-channel 
INFO-FLOW: Model list for configure: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Configuring Module : multihart_ip_Pipeline_VITIS_LOOP_197_1 ...
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       apply_spec_resource_limit multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO-FLOW: Configuring Module : multihart_ip ...
Execute       set_default_model multihart_ip 
Execute       apply_spec_resource_limit multihart_ip 
INFO-FLOW: Model list for preprocess: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Preprocessing Module: multihart_ip_Pipeline_VITIS_LOOP_197_1 ...
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       cdfg_preprocess -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Command       cdfg_preprocess done; 0.54 sec.
Execute       rtl_gen_preprocess multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO-FLOW: Preprocessing Module: multihart_ip ...
Execute       set_default_model multihart_ip 
Execute       cdfg_preprocess -model multihart_ip 
Execute       rtl_gen_preprocess multihart_ip 
INFO-FLOW: Model list for synthesis: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       schedule -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 13, loop 'VITIS_LOOP_197_1'
WARNING: [HLS 200-871] Estimated clock period (17.144ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' consists of the following:	'alloca' operation ('c.V') [185]  (0 ns)
	'load' operation ('c_V_10_load_1') on local variable 'c.V' [1149]  (0 ns)
	'xor' operation ('selected_hart') [1716]  (0.978 ns)
	'and' operation ('c.V', mem_access.cpp:91) [1717]  (0 ns)
	'or' operation ('is_selected.V', mem_access.cpp:110) [1721]  (0.978 ns)
	'select' operation ('accessing_hart.V', mem_access.cpp:163->multihart_ip.cpp:227) [1783]  (0.993 ns)
	'mux' operation ('ip.V', mem_access.cpp:167->multihart_ip.cpp:227) [1866]  (1.59 ns)
	'add' operation ('add_ln24', mem.cpp:24) [2177]  (0 ns)
	'add' operation ('add_ln24_1', mem.cpp:24) [2180]  (5.31 ns)
	'getelementptr' operation ('gmem_addr', mem.cpp:24) [2183]  (0 ns)
	bus request operation ('w_1_req', mem.cpp:24) on port 'gmem' (mem.cpp:24) [2184]  (7.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 16.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.93 seconds; current allocated memory: 688.793 MB.
Execute       syn_report -verbosereport -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.56 sec.
Execute       db_write -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.sched.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling multihart_ip_Pipeline_VITIS_LOOP_197_1.
Execute       set_default_model multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       bind -model multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.76 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.49 seconds; current allocated memory: 698.855 MB.
Execute       syn_report -verbosereport -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.76 sec.
Execute       db_write -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.bind.adb -f 
Command       db_write done; 0.18 sec.
INFO-FLOW: Finish binding multihart_ip_Pipeline_VITIS_LOOP_197_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model multihart_ip 
Execute       schedule -model multihart_ip 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (16.838ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'multihart_ip' consists of the following:	'call' operation ('_ln947') to 'multihart_ip_Pipeline_VITIS_LOOP_197_1' [61]  (16.8 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.97 seconds; current allocated memory: 698.855 MB.
Execute       syn_report -verbosereport -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.sched.adb -f 
INFO-FLOW: Finish scheduling multihart_ip.
Execute       set_default_model multihart_ip 
Execute       bind -model multihart_ip 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.5 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 698.855 MB.
Execute       syn_report -verbosereport -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.41 sec.
Execute       db_write -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.bind.adb -f 
INFO-FLOW: Finish binding multihart_ip.
Execute       get_model_list multihart_ip -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       rtl_gen_preprocess multihart_ip 
INFO-FLOW: Model list for RTL generation: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model multihart_ip_Pipeline_VITIS_LOOP_197_1 -top_prefix multihart_ip_ -sub_prefix multihart_ip_ -mg_file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multihart_ip_Pipeline_VITIS_LOOP_197_1' pipeline 'VITIS_LOOP_197_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_14_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_1_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_20_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_3_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_5_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_7_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip_Pipeline_VITIS_LOOP_197_1'.
Command       create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0 seconds. Elapsed time: 1.88 seconds; current allocated memory: 698.855 MB.
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl multihart_ip_Pipeline_VITIS_LOOP_197_1 -style xilinx -f -lang vhdl -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/vhdl/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       gen_rtl multihart_ip_Pipeline_VITIS_LOOP_197_1 -style xilinx -f -lang vlog -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/verilog/multihart_ip_multihart_ip_Pipeline_VITIS_LOOP_197_1 
Execute       syn_report -csynth -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/report/multihart_ip_Pipeline_VITIS_LOOP_197_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.36 sec.
Execute       syn_report -rtlxml -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/report/multihart_ip_Pipeline_VITIS_LOOP_197_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.69 sec.
Execute       syn_report -verbosereport -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.49 sec.
Execute       db_write -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -f -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.adb 
Command       db_write done; 0.9 sec.
Execute       db_write -model multihart_ip_Pipeline_VITIS_LOOP_197_1 -bindview -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.12 sec.
Execute       gen_tb_info multihart_ip_Pipeline_VITIS_LOOP_197_1 -p /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multihart_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model multihart_ip -top_prefix  -sub_prefix multihart_ip_ -mg_file /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_num' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/running_hart_set' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/start_pc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/ip_data_ram' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/data_ram' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multihart_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multihart_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'ip_num', 'running_hart_set', 'start_pc', 'data_ram', 'nb_instruction', 'nb_cycle', 'ip_code_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'multihart_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.13 seconds; current allocated memory: 744.383 MB.
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       gen_rtl multihart_ip -istop -style xilinx -f -lang vhdl -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/vhdl/multihart_ip 
Execute       gen_rtl multihart_ip -istop -style xilinx -f -lang vlog -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/verilog/multihart_ip 
Execute       syn_report -csynth -model multihart_ip -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/report/multihart_ip_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model multihart_ip -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/report/multihart_ip_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model multihart_ip -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.53 sec.
Execute       db_write -model multihart_ip -f -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.adb 
Execute       db_write -model multihart_ip -bindview -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info multihart_ip -p /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip 
Execute       export_constraint_db -f -tool general -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.constraint.tcl 
Execute       syn_report -designview -model multihart_ip -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.design.xml 
Command       syn_report done; 1.36 sec.
Execute       syn_report -csynthDesign -model multihart_ip -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model multihart_ip -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model multihart_ip -o /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks multihart_ip 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain multihart_ip 
INFO-FLOW: Model list for RTL component generation: multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Handling components in module [multihart_ip_Pipeline_VITIS_LOOP_197_1] ... 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
INFO-FLOW: Found component multihart_ip_mux_21_1_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_1_1_1
INFO-FLOW: Found component multihart_ip_mux_21_2_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_2_1_1
INFO-FLOW: Found component multihart_ip_mux_21_18_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_18_1_1
INFO-FLOW: Found component multihart_ip_mux_21_3_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_3_1_1
INFO-FLOW: Found component multihart_ip_mux_21_5_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_5_1_1
INFO-FLOW: Found component multihart_ip_mux_325_1_1_1.
INFO-FLOW: Append model multihart_ip_mux_325_1_1_1
INFO-FLOW: Found component multihart_ip_mux_21_20_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_20_1_1
INFO-FLOW: Found component multihart_ip_mux_21_14_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_14_1_1
INFO-FLOW: Found component multihart_ip_mux_21_32_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_32_1_1
INFO-FLOW: Found component multihart_ip_mux_21_7_1_1.
INFO-FLOW: Append model multihart_ip_mux_21_7_1_1
INFO-FLOW: Found component multihart_ip_mux_325_32_1_1.
INFO-FLOW: Append model multihart_ip_mux_325_32_1_1
INFO-FLOW: Found component multihart_ip_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model multihart_ip_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [multihart_ip] ... 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.tcl 
INFO-FLOW: Found component multihart_ip_gmem_m_axi.
INFO-FLOW: Append model multihart_ip_gmem_m_axi
INFO-FLOW: Found component multihart_ip_control_s_axi.
INFO-FLOW: Append model multihart_ip_control_s_axi
INFO-FLOW: Append model multihart_ip_Pipeline_VITIS_LOOP_197_1
INFO-FLOW: Append model multihart_ip
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: multihart_ip_mux_21_1_1_1 multihart_ip_mux_21_2_1_1 multihart_ip_mux_21_18_1_1 multihart_ip_mux_21_3_1_1 multihart_ip_mux_21_5_1_1 multihart_ip_mux_325_1_1_1 multihart_ip_mux_21_20_1_1 multihart_ip_mux_21_14_1_1 multihart_ip_mux_21_32_1_1 multihart_ip_mux_21_7_1_1 multihart_ip_mux_325_32_1_1 multihart_ip_flow_control_loop_pipe_sequential_init multihart_ip_gmem_m_axi multihart_ip_control_s_axi multihart_ip_Pipeline_VITIS_LOOP_197_1 multihart_ip
INFO-FLOW: Generating /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model multihart_ip_mux_21_1_1_1
INFO-FLOW: To file: write model multihart_ip_mux_21_2_1_1
INFO-FLOW: To file: write model multihart_ip_mux_21_18_1_1
INFO-FLOW: To file: write model multihart_ip_mux_21_3_1_1
INFO-FLOW: To file: write model multihart_ip_mux_21_5_1_1
INFO-FLOW: To file: write model multihart_ip_mux_325_1_1_1
INFO-FLOW: To file: write model multihart_ip_mux_21_20_1_1
INFO-FLOW: To file: write model multihart_ip_mux_21_14_1_1
INFO-FLOW: To file: write model multihart_ip_mux_21_32_1_1
INFO-FLOW: To file: write model multihart_ip_mux_21_7_1_1
INFO-FLOW: To file: write model multihart_ip_mux_325_32_1_1
INFO-FLOW: To file: write model multihart_ip_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model multihart_ip_gmem_m_axi
INFO-FLOW: To file: write model multihart_ip_control_s_axi
INFO-FLOW: To file: write model multihart_ip_Pipeline_VITIS_LOOP_197_1
INFO-FLOW: To file: write model multihart_ip
INFO-FLOW: Generating /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/vhdl' dstVlogDir='/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/vlog' tclDir='/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db' modelList='multihart_ip_mux_21_1_1_1
multihart_ip_mux_21_2_1_1
multihart_ip_mux_21_18_1_1
multihart_ip_mux_21_3_1_1
multihart_ip_mux_21_5_1_1
multihart_ip_mux_325_1_1_1
multihart_ip_mux_21_20_1_1
multihart_ip_mux_21_14_1_1
multihart_ip_mux_21_32_1_1
multihart_ip_mux_21_7_1_1
multihart_ip_mux_325_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' expOnly='0'
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.24 seconds; current allocated memory: 748.703 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='multihart_ip_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='multihart_ip_mux_21_1_1_1
multihart_ip_mux_21_2_1_1
multihart_ip_mux_21_18_1_1
multihart_ip_mux_21_3_1_1
multihart_ip_mux_21_5_1_1
multihart_ip_mux_325_1_1_1
multihart_ip_mux_21_20_1_1
multihart_ip_mux_21_14_1_1
multihart_ip_mux_21_32_1_1
multihart_ip_mux_21_7_1_1
multihart_ip_mux_325_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.tbgen.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.constraint.tcl 
Execute       sc_get_clocks multihart_ip 
Execute       source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE multihart_ip LOOP {} BUNDLEDNAME control DSP 0 BRAM 32 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE multihart_ip LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST multihart_ip MODULE2INSTS {multihart_ip multihart_ip multihart_ip_Pipeline_VITIS_LOOP_197_1 grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169} INST2MODULE {multihart_ip multihart_ip grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169 multihart_ip_Pipeline_VITIS_LOOP_197_1} INSTDATA {multihart_ip {DEPTH 1 CHILDREN grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169} grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_169 {DEPTH 2 CHILDREN {}}} MODULEDATA {multihart_ip_Pipeline_VITIS_LOOP_197_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nbi_V_3_fu_4329_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE nbi_V_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nbc_V_3_fu_4335_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE nbc_V_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME d_state_relative_pc_V_fu_11596_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE d_state_relative_pc_V LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_19_fu_12406_p2 SOURCE compute.cpp:46 VARIABLE result_19 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_22_fu_12411_p2 SOURCE compute.cpp:48 VARIABLE result_22 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME npc4_fu_5896_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE npc4 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_41_fu_9309_p2 SOURCE compute.cpp:93 VARIABLE result_41 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_9315_p2 SOURCE compute.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME result_42_fu_5906_p2 SOURCE compute.cpp:102 VARIABLE result_42 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_b_target_pc_V_fu_5952_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE j_b_target_pc_V LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME absolute_hart_V_fu_3373_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE absolute_hart_V LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1587_3_fu_13663_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1587 VARIABLE add_ln1587_3 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_1_fu_3772_p2 SOURCE mem.cpp:108 VARIABLE add_ln108_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1587_2_fu_13699_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1587 VARIABLE add_ln1587_2 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2418_p2 SOURCE mem.cpp:95 VARIABLE add_ln95_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1587_1_fu_13805_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1587 VARIABLE add_ln1587_1 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_3897_p2 SOURCE mem.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1587_fu_13841_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1587 VARIABLE add_ln1587 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_2418_p2 SOURCE mem.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_197_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} multihart_ip {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME reg_file_fu_241_p2 SOURCE /opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:261 VARIABLE reg_file LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 32 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 754.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for multihart_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for multihart_ip.
Execute       syn_report -model multihart_ip -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 58.33 MHz
Command     autosyn done; 33.15 sec.
Command   csynth_design done; 88.51 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 84.12 seconds. CPU system time: 4.71 seconds. Elapsed time: 88.51 seconds; current allocated memory: -742.664 MB.
Command ap_source done; 90.11 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1 opened at Wed Jul 13 19:30:57 CEST 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.39 sec.
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.49 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 1.49 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./multicore_multihart_ip/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./multicore_multihart_ip/solution1/directives.tcl
Execute     set_directive_top -name multihart_ip multihart_ip 
INFO: [HLS 200-1510] Running: set_directive_top -name multihart_ip multihart_ip 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=multihart_ip xml_exists=0
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to multihart_ip
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=16 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='multihart_ip_mux_21_1_1_1
multihart_ip_mux_21_2_1_1
multihart_ip_mux_21_18_1_1
multihart_ip_mux_21_3_1_1
multihart_ip_mux_21_5_1_1
multihart_ip_mux_325_1_1_1
multihart_ip_mux_21_20_1_1
multihart_ip_mux_21_14_1_1
multihart_ip_mux_21_32_1_1
multihart_ip_mux_21_7_1_1
multihart_ip_mux_325_32_1_1
multihart_ip_flow_control_loop_pipe_sequential_init
multihart_ip_gmem_m_axi
multihart_ip_control_s_axi
multihart_ip_Pipeline_VITIS_LOOP_197_1
multihart_ip
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip_Pipeline_VITIS_LOOP_197_1.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.constraint.tcl 
Execute     sc_get_clocks multihart_ip 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to multihart_ip
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.compgen.dataonly.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=multihart_ip
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.rtl_wrap.cfg.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.constraint.tcl 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/multihart_ip.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/.autopilot/db/global.setting.tcl 
Execute     source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /opt/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/goossens/book-2022.1/new_book_ip/multicore_multihart_ip/multicore_multihart_ip/solution1/impl/ip/pack.sh
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s multicore_multihart_ip/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file multicore_multihart_ip/solution1/impl/export.zip
Command   export_design done; 19.56 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 11.72 seconds. CPU system time: 0.78 seconds. Elapsed time: 19.56 seconds; current allocated memory: -1024.809 MB.
Command ap_source done; 21.19 sec.
Execute cleanup_all 
