============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 13 2024  11:16:18 am
  Module:                 proj_top
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6518 ps) Late External Delay Assertion at pin out_wait
          Group: reg2out
     Startpoint: (R) u_fm_waddr_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) out_wait
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-    1432                  
             Slack:=    6518                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_33_1 

#---------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge       Cell        Fanout Trans Delay Arrival 
#                                                                    (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  u_fm_waddr_reg[6]/CK -       -      R     (arrival)             9     0     0       0 
  u_fm_waddr_reg[6]/QN -       CK->QN F     DFFRPQN_X2M_A9TL      4   160   318     318 
  g192255/Y            -       A->Y   R     INV_X6M_A9TL         14   123   122     440 
  g317400/Y            -       C->Y   R     AND4_X0P5M_A9TL       1   123   201     641 
  g317384/Y            -       D->Y   R     AND4_X0P5M_A9TL       1   140   218     859 
  g317374/Y            -       A->Y   F     NAND3_X2M_A9TL        9   258   193    1052 
  g317368/Y            -       AN->Y  F     NAND2B_X2M_A9TL       6   179   262    1315 
  g125451/Y            -       A->Y   R     INV_X1M_A9TL          1   109   118    1432 
  out_wait             -       -      R     (port)                -     -     0    1432 
#---------------------------------------------------------------------------------------

