# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
# File: D:\code-file\FPGA_PRJ\auto_buy_fpga\prj\output_files\AUTO_Buy.tcl
# Generated on: Sat May 06 10:32:48 2023

package require ::quartus::project

set_location_assignment PIN_E1 -to clk
set_location_assignment PIN_E15 -to key[0]
set_location_assignment PIN_E16 -to key[1]
set_location_assignment PIN_M16 -to key[2]
set_location_assignment PIN_A4 -to sel[0]
set_location_assignment PIN_B4 -to sel[1]
set_location_assignment PIN_A3 -to sel[2]
set_location_assignment PIN_B3 -to sel[3]
set_location_assignment PIN_A2 -to sel[4]
set_location_assignment PIN_B1 -to sel[5]
set_location_assignment PIN_B7 -to seg[0]
set_location_assignment PIN_A8 -to seg[1]
set_location_assignment PIN_A6 -to seg[2]
set_location_assignment PIN_B5 -to seg[3]
set_location_assignment PIN_B6 -to seg[4]
set_location_assignment PIN_A7 -to seg[5]
set_location_assignment PIN_B8 -to seg[6]
set_location_assignment PIN_A5 -to seg[7]
set_location_assignment PIN_M15 -to rst_n
set_location_assignment PIN_D16 -to led[3]
set_location_assignment PIN_G15 -to led[0]
set_location_assignment PIN_F16 -to led[1]
set_location_assignment PIN_F15 -to led[2]
