<def f='llvm/llvm/include/llvm/Support/MathExtras.h' l='600' ll='605' type='uint32_t llvm::FloatToBits(float Float)'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='1739' u='c' c='_ZN4llvm5APInt11floatToBitsEf'/>
<doc f='llvm/llvm/include/llvm/Support/MathExtras.h' l='597'>/// This function takes a float and returns the bit equivalent 32-bit integer.
/// Note that copying floats around changes the bits of NaNs on some hosts,
/// notably x86, so this routine cannot be used if these bits are needed.</doc>
<use f='llvm/llvm/include/llvm/Support/EndianStream.h' l='34' u='c' c='_ZN4llvm7support6endian5writeERNS_11raw_ostreamET_NS0_10endiannessE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='723' u='c' c='_ZL17getInlineImmVal32j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='725' u='c' c='_ZL17getInlineImmVal32j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='727' u='c' c='_ZL17getInlineImmVal32j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='729' u='c' c='_ZL17getInlineImmVal32j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='731' u='c' c='_ZL17getInlineImmVal32j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='733' u='c' c='_ZL17getInlineImmVal32j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='735' u='c' c='_ZL17getInlineImmVal32j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='737' u='c' c='_ZL17getInlineImmVal32j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='523' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='525' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='527' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='529' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='531' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='533' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='535' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='537' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='539' u='c' c='_ZN4llvm17AMDGPUInstPrinter16printImmediate32EjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='670' u='c' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='144' u='c' c='_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='147' u='c' c='_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='150' u='c' c='_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='153' u='c' c='_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='156' u='c' c='_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='159' u='c' c='_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='162' u='c' c='_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='165' u='c' c='_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='985' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='986' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='987' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='988' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='989' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='990' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='991' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='992' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='993' u='c' c='_ZN4llvm6AMDGPU20isInlinableLiteral32Eib'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3639' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser17expandLoadImmRealERN4llvm6MCInstEbbbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2164' u='c' c='_ZN4llvm3PPC14get_VSPLTI_eltEPNS_6SDNodeEjRNS_12SelectionDAGE'/>
<use f='llvm/llvm/unittests/Support/MathExtrasTest.cpp' l='233' u='c' c='_ZN12_GLOBAL__N_125MathExtras_FloatBits_Test8TestBodyEv'/>
