#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-F9DG68B

# Mon Jun 14 18:19:47 2021

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-F9DG68B

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-F9DG68B

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3lf.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP_Top.v" (library work)
@I::"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v" (library work)
@N: CG334 :"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":42:13:42:25|Read directive translate_off.
@N: CG333 :"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":44:13:44:24|Read directive translate_on.
@I:"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/cpu0/2.0.0/rtl\cpu0.v" (library work)
@I:"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v" (library work)
@I:"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v" (library work)
@I:"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v" (library work)
@I:"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v" (library work)
@I:"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v" (library work)
@I:"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v" (library work)
@W: CG289 :"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":1315:42:1315:54|Specified digits overflow the number's size
@W: CG289 :"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":1318:42:1318:54|Specified digits overflow the number's size
@I::"D:\docs\FPGA\WS2812_IP\rtl\WS2812_IP.v" (library work)
Verilog syntax check successful!
File D:\docs\FPGA\WS2812_IP\rtl\WS2812_IP.v changed - recompiling
Selecting top level module HelloWorld_Top
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3lf.v":494:7:494:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3lf.v":1759:7:1759:10|Synthesizing module OSCH in library work.
Running optimization stage 1 on OSCH .......
@N: CG364 :"D:\docs\FPGA\WS2812_IP\rtl\WS2812_IP.v":1:7:1:19|Synthesizing module WS2812_module in library work.
@W: CG133 :"D:\docs\FPGA\WS2812_IP\rtl\WS2812_IP.v":31:11:31:21|Object clk_counter is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on WS2812_module .......
@N: CL134 :"D:\docs\FPGA\WS2812_IP\rtl\WS2812_IP.v":51:0:51:5|Found RAM led_colour, depth=3, width=24
@N: CL134 :"D:\docs\FPGA\WS2812_IP\rtl\WS2812_IP.v":51:0:51:5|Found RAM led_colour, depth=3, width=24
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S0_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S0_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S0_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S1_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S1_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S1_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S2_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S2_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S2_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S3_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S3_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S3_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S4_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S4_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S4_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S5_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S5_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S5_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S6_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S6_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S6_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S7_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S7_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S7_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S8_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S8_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S8_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S9_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S9_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S9_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S10_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S10_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S10_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S11_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S11_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S11_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S12_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S12_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S12_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S13_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S13_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S13_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S14_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S14_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S14_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S15_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S15_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S15_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S16_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S16_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S16_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S17_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S17_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S17_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S18_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S18_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S18_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S19_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S19_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S19_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S20_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S20_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S20_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S21_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S21_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S21_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S22_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S22_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S22_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S23_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S23_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S23_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S24_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S24_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S24_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S25_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S25_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S25_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S26_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S26_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S26_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S27_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S27_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S27_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S28_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S28_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S28_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S29_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S29_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S29_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S30_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S30_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S30_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S31_BASE_ADDR on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S31_ADDR_RANGE on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":10163:36:10163:62|Type of parameter S31_M_PRIO_IDX on the instance lscc_ahbl_interconnect_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":4728:7:4728:40|Synthesizing module ahbl0_ipgen_lscc_ahbl_interconnect in library work.

	F=32'b00000000000000000000000000001000
	TOTAL_MASTER_CNT=32'b00000000000000000000000000000001
	TOTAL_SLAVE_CNT=32'b00000000000000000000000000000010
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	M_PRIO_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000100000
	OUTREG_EN=32'b00000000000000000000000000000000
	FAMILY=64'b0100110101100001011000110110100001011000010011110011001101001100
	S0_FRAGMENT_EN=32'b00000000000000000000000000000001
	S0_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S0_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
	S0_M_PRIO_IDX=1'b1
	S0_ARBITER_SCHEME=3'b000
	S0_MAX_BURST_SIZE=9'b000000000
	S1_FRAGMENT_EN=32'b00000000000000000000000000000001
	S1_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
	S1_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000
	S1_M_PRIO_IDX=1'b1
	S1_ARBITER_SCHEME=3'b000
	S1_MAX_BURST_SIZE=9'b000000000
	S2_FRAGMENT_EN=32'b00000000000000000000000000000001
	S2_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
	S2_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S2_M_PRIO_IDX=1'b1
	S2_ARBITER_SCHEME=3'b000
	S2_MAX_BURST_SIZE=9'b000000000
	S3_FRAGMENT_EN=32'b00000000000000000000000000000001
	S3_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000
	S3_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S3_M_PRIO_IDX=1'b1
	S3_ARBITER_SCHEME=3'b000
	S3_MAX_BURST_SIZE=9'b000000000
	S4_FRAGMENT_EN=32'b00000000000000000000000000000001
	S4_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
	S4_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S4_M_PRIO_IDX=1'b1
	S4_ARBITER_SCHEME=3'b000
	S4_MAX_BURST_SIZE=9'b000000000
	S5_FRAGMENT_EN=32'b00000000000000000000000000000001
	S5_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000
	S5_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S5_M_PRIO_IDX=1'b1
	S5_ARBITER_SCHEME=3'b000
	S5_MAX_BURST_SIZE=9'b000000000
	S6_FRAGMENT_EN=32'b00000000000000000000000000000001
	S6_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000
	S6_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S6_M_PRIO_IDX=1'b1
	S6_ARBITER_SCHEME=3'b000
	S6_MAX_BURST_SIZE=9'b000000000
	S7_FRAGMENT_EN=32'b00000000000000000000000000000001
	S7_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000
	S7_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S7_M_PRIO_IDX=1'b1
	S7_ARBITER_SCHEME=3'b000
	S7_MAX_BURST_SIZE=9'b000000000
	S8_FRAGMENT_EN=32'b00000000000000000000000000000001
	S8_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
	S8_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S8_M_PRIO_IDX=1'b1
	S8_ARBITER_SCHEME=3'b000
	S8_MAX_BURST_SIZE=9'b000000000
	S9_FRAGMENT_EN=32'b00000000000000000000000000000001
	S9_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000000000000
	S9_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S9_M_PRIO_IDX=1'b1
	S9_ARBITER_SCHEME=3'b000
	S9_MAX_BURST_SIZE=9'b000000000
	S10_FRAGMENT_EN=32'b00000000000000000000000000000001
	S10_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000
	S10_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S10_M_PRIO_IDX=1'b1
	S10_ARBITER_SCHEME=3'b000
	S10_MAX_BURST_SIZE=9'b000000000
	S11_FRAGMENT_EN=32'b00000000000000000000000000000001
	S11_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110000000000000
	S11_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S11_M_PRIO_IDX=1'b1
	S11_ARBITER_SCHEME=3'b000
	S11_MAX_BURST_SIZE=9'b000000000
	S12_FRAGMENT_EN=32'b00000000000000000000000000000001
	S12_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000
	S12_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S12_M_PRIO_IDX=1'b1
	S12_ARBITER_SCHEME=3'b000
	S12_MAX_BURST_SIZE=9'b000000000
	S13_FRAGMENT_EN=32'b00000000000000000000000000000001
	S13_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011010000000000000
	S13_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S13_M_PRIO_IDX=1'b1
	S13_ARBITER_SCHEME=3'b000
	S13_MAX_BURST_SIZE=9'b000000000
	S14_FRAGMENT_EN=32'b00000000000000000000000000000001
	S14_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000
	S14_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S14_M_PRIO_IDX=1'b1
	S14_ARBITER_SCHEME=3'b000
	S14_MAX_BURST_SIZE=9'b000000000
	S15_FRAGMENT_EN=32'b00000000000000000000000000000001
	S15_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000
	S15_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S15_M_PRIO_IDX=1'b1
	S15_ARBITER_SCHEME=3'b000
	S15_MAX_BURST_SIZE=9'b000000000
	S16_FRAGMENT_EN=32'b00000000000000000000000000000001
	S16_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
	S16_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S16_M_PRIO_IDX=1'b1
	S16_ARBITER_SCHEME=3'b000
	S16_MAX_BURST_SIZE=9'b000000000
	S17_FRAGMENT_EN=32'b00000000000000000000000000000001
	S17_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000
	S17_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S17_M_PRIO_IDX=1'b1
	S17_ARBITER_SCHEME=3'b000
	S17_MAX_BURST_SIZE=9'b000000000
	S18_FRAGMENT_EN=32'b00000000000000000000000000000001
	S18_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000
	S18_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S18_M_PRIO_IDX=1'b1
	S18_ARBITER_SCHEME=3'b000
	S18_MAX_BURST_SIZE=9'b000000000
	S19_FRAGMENT_EN=32'b00000000000000000000000000000001
	S19_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110000000000000
	S19_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S19_M_PRIO_IDX=1'b1
	S19_ARBITER_SCHEME=3'b000
	S19_MAX_BURST_SIZE=9'b000000000
	S20_FRAGMENT_EN=32'b00000000000000000000000000000001
	S20_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000
	S20_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S20_M_PRIO_IDX=1'b1
	S20_ARBITER_SCHEME=3'b000
	S20_MAX_BURST_SIZE=9'b000000000
	S21_FRAGMENT_EN=32'b00000000000000000000000000000001
	S21_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010000000000000
	S21_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S21_M_PRIO_IDX=1'b1
	S21_ARBITER_SCHEME=3'b000
	S21_MAX_BURST_SIZE=9'b000000000
	S22_FRAGMENT_EN=32'b00000000000000000000000000000001
	S22_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100000000000000
	S22_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S22_M_PRIO_IDX=1'b1
	S22_ARBITER_SCHEME=3'b000
	S22_MAX_BURST_SIZE=9'b000000000
	S23_FRAGMENT_EN=32'b00000000000000000000000000000001
	S23_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101110000000000000
	S23_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S23_M_PRIO_IDX=1'b1
	S23_ARBITER_SCHEME=3'b000
	S23_MAX_BURST_SIZE=9'b000000000
	S24_FRAGMENT_EN=32'b00000000000000000000000000000001
	S24_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000
	S24_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S24_M_PRIO_IDX=1'b1
	S24_ARBITER_SCHEME=3'b000
	S24_MAX_BURST_SIZE=9'b000000000
	S25_FRAGMENT_EN=32'b00000000000000000000000000000001
	S25_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000000
	S25_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S25_M_PRIO_IDX=1'b1
	S25_ARBITER_SCHEME=3'b000
	S25_MAX_BURST_SIZE=9'b000000000
	S26_FRAGMENT_EN=32'b00000000000000000000000000000001
	S26_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000
	S26_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S26_M_PRIO_IDX=1'b1
	S26_ARBITER_SCHEME=3'b000
	S26_MAX_BURST_SIZE=9'b000000000
	S27_FRAGMENT_EN=32'b00000000000000000000000000000001
	S27_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000000000000
	S27_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S27_M_PRIO_IDX=1'b1
	S27_ARBITER_SCHEME=3'b000
	S27_MAX_BURST_SIZE=9'b000000000
	S28_FRAGMENT_EN=32'b00000000000000000000000000000001
	S28_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000
	S28_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S28_M_PRIO_IDX=1'b1
	S28_ARBITER_SCHEME=3'b000
	S28_MAX_BURST_SIZE=9'b000000000
	S29_FRAGMENT_EN=32'b00000000000000000000000000000001
	S29_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000
	S29_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S29_M_PRIO_IDX=1'b1
	S29_ARBITER_SCHEME=3'b000
	S29_MAX_BURST_SIZE=9'b000000000
	S30_FRAGMENT_EN=32'b00000000000000000000000000000001
	S30_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000
	S30_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S30_M_PRIO_IDX=1'b1
	S30_ARBITER_SCHEME=3'b000
	S30_MAX_BURST_SIZE=9'b000000000
	S31_FRAGMENT_EN=32'b00000000000000000000000000000001
	S31_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000
	S31_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S31_M_PRIO_IDX=1'b1
	S31_ARBITER_SCHEME=3'b000
	S31_MAX_BURST_SIZE=9'b000000000
	M0_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M0_CONNECT_EN=32'b11111111111111111111111111111111
	M1_CONNECT_EN=32'b11111111111111111111111111111111
	M2_CONNECT_EN=32'b11111111111111111111111111111111
	M3_CONNECT_EN=32'b11111111111111111111111111111111
	M4_CONNECT_EN=32'b11111111111111111111111111111111
	M5_CONNECT_EN=32'b11111111111111111111111111111111
	M6_CONNECT_EN=32'b11111111111111111111111111111111
	M7_CONNECT_EN=32'b11111111111111111111111111111111
	M8_CONNECT_EN=32'b11111111111111111111111111111111
	M9_CONNECT_EN=32'b11111111111111111111111111111111
	M10_CONNECT_EN=32'b11111111111111111111111111111111
	M11_CONNECT_EN=32'b11111111111111111111111111111111
	M12_CONNECT_EN=32'b11111111111111111111111111111111
	M13_CONNECT_EN=32'b11111111111111111111111111111111
	M14_CONNECT_EN=32'b11111111111111111111111111111111
	M15_CONNECT_EN=32'b11111111111111111111111111111111
	M16_CONNECT_EN=32'b11111111111111111111111111111111
	M17_CONNECT_EN=32'b11111111111111111111111111111111
	M18_CONNECT_EN=32'b11111111111111111111111111111111
	M19_CONNECT_EN=32'b11111111111111111111111111111111
	M20_CONNECT_EN=32'b11111111111111111111111111111111
	M21_CONNECT_EN=32'b11111111111111111111111111111111
	M22_CONNECT_EN=32'b11111111111111111111111111111111
	M23_CONNECT_EN=32'b11111111111111111111111111111111
	M24_CONNECT_EN=32'b11111111111111111111111111111111
	M25_CONNECT_EN=32'b11111111111111111111111111111111
	M26_CONNECT_EN=32'b11111111111111111111111111111111
	M27_CONNECT_EN=32'b11111111111111111111111111111111
	M28_CONNECT_EN=32'b11111111111111111111111111111111
	M29_CONNECT_EN=32'b11111111111111111111111111111111
	M30_CONNECT_EN=32'b11111111111111111111111111111111
	M31_CONNECT_EN=32'b11111111111111111111111111111111
   Generated name = ahbl0_ipgen_lscc_ahbl_interconnect_Z1
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":7394:75:7394:89|Type of parameter S0_BASE_ADDR on the instance u_lscc_ahbl_bus is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":7394:75:7394:89|Type of parameter S0_ADDR_RANGE on the instance u_lscc_ahbl_bus is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":7394:75:7394:89|Type of parameter S1_BASE_ADDR on the instance u_lscc_ahbl_bus is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":7394:75:7394:89|Type of parameter S1_ADDR_RANGE on the instance u_lscc_ahbl_bus is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 

Only the first 100 messages of id 'CG1283' are reported. To see all messages use 'report_messages -log D:\docs\FPGA\SOC_IP\impl1\synlog\SOC_IP_impl1_compiler.srr -id CG1283' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1283} -count unlimited' in the Tcl shell.
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":2175:7:2175:35|Synthesizing module ahbl0_ipgen_lscc_ahbl_decoder in library work.

	F=32'b00000000000000000000000000001000
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	TOTAL_SLAVE_CNT=32'b00000000000000000000000000000010
	S0_FRAGMENT_EN=32'b00000000000000000000000000000001
	M_CONNECT_EN=32'b11111111111111111111111111111111
	S0_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S0_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
	S1_FRAGMENT_EN=32'b00000000000000000000000000000001
	S1_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
	S1_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000
	S2_FRAGMENT_EN=32'b00000000000000000000000000000001
	S2_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
	S2_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S3_FRAGMENT_EN=32'b00000000000000000000000000000001
	S3_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000
	S3_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S4_FRAGMENT_EN=32'b00000000000000000000000000000001
	S4_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
	S4_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S5_FRAGMENT_EN=32'b00000000000000000000000000000001
	S5_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000
	S5_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S6_FRAGMENT_EN=32'b00000000000000000000000000000001
	S6_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000
	S6_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S7_FRAGMENT_EN=32'b00000000000000000000000000000001
	S7_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000
	S7_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S8_FRAGMENT_EN=32'b00000000000000000000000000000001
	S8_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
	S8_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S9_FRAGMENT_EN=32'b00000000000000000000000000000001
	S9_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000000000000
	S9_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S10_FRAGMENT_EN=32'b00000000000000000000000000000001
	S10_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000
	S10_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S11_FRAGMENT_EN=32'b00000000000000000000000000000001
	S11_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110000000000000
	S11_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S12_FRAGMENT_EN=32'b00000000000000000000000000000001
	S12_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000
	S12_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S13_FRAGMENT_EN=32'b00000000000000000000000000000001
	S13_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011010000000000000
	S13_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S14_FRAGMENT_EN=32'b00000000000000000000000000000001
	S14_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000
	S14_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S15_FRAGMENT_EN=32'b00000000000000000000000000000001
	S15_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000
	S15_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S16_FRAGMENT_EN=32'b00000000000000000000000000000001
	S16_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
	S16_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S17_FRAGMENT_EN=32'b00000000000000000000000000000001
	S17_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000
	S17_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S18_FRAGMENT_EN=32'b00000000000000000000000000000001
	S18_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000
	S18_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S19_FRAGMENT_EN=32'b00000000000000000000000000000001
	S19_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110000000000000
	S19_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S20_FRAGMENT_EN=32'b00000000000000000000000000000001
	S20_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000
	S20_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S21_FRAGMENT_EN=32'b00000000000000000000000000000001
	S21_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010000000000000
	S21_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S22_FRAGMENT_EN=32'b00000000000000000000000000000001
	S22_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100000000000000
	S22_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S23_FRAGMENT_EN=32'b00000000000000000000000000000001
	S23_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101110000000000000
	S23_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S24_FRAGMENT_EN=32'b00000000000000000000000000000001
	S24_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000
	S24_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S25_FRAGMENT_EN=32'b00000000000000000000000000000001
	S25_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000000
	S25_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S26_FRAGMENT_EN=32'b00000000000000000000000000000001
	S26_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000
	S26_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S27_FRAGMENT_EN=32'b00000000000000000000000000000001
	S27_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000000000000
	S27_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S28_FRAGMENT_EN=32'b00000000000000000000000000000001
	S28_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000
	S28_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S29_FRAGMENT_EN=32'b00000000000000000000000000000001
	S29_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000
	S29_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S30_FRAGMENT_EN=32'b00000000000000000000000000000001
	S30_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000
	S30_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S31_FRAGMENT_EN=32'b00000000000000000000000000000001
	S31_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000
	S31_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	N=32'b00000000000000000000000000000010
	FRAGMENT_EN=64'b0000000000000000000000000000000100000000000000000000000000000001
	BASE_ADDR=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ADDR_RANGE=512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
   Generated name = ahbl0_ipgen_lscc_ahbl_decoder_Z2
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":2883:7:2883:40|Synthesizing module ahbl0_ipgen_lscc_ahbl_decoder_prim in library work.

	F=32'b00000000000000000000000000001000
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	FRAGMENT_EN=32'b00000000000000000000000000000001
	BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
   Generated name = ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_Z3
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":2953:7:2953:40|Synthesizing module ahbl0_ipgen_lscc_ahbl_decoder_comp in library work.

	FULL_DECODE_EN=32'b00000000000000000000000000000001
	BASE_ADDR=32'b00000000000000000000000000000000
	ADDR_RANGE=32'b00000000000000000100000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	MAX_ADDR=32'b00000000000000000011111111111111
	RANGE_WIDTH=32'b00000000000000000000000000001110
   Generated name = ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_0_16384_32s_16383_14s
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_0_16384_32s_16383_14s .......
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_Z3 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":2883:7:2883:40|Synthesizing module ahbl0_ipgen_lscc_ahbl_decoder_prim in library work.

	F=32'b00000000000000000000000000001000
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	FRAGMENT_EN=32'b00000000000000000000000000000001
	BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
	ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000
   Generated name = ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_Z4
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":2953:7:2953:40|Synthesizing module ahbl0_ipgen_lscc_ahbl_decoder_comp in library work.

	FULL_DECODE_EN=32'b00000000000000000000000000000001
	BASE_ADDR=32'b00000000000000001000000000000000
	ADDR_RANGE=32'b00000000000000000000110000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	MAX_ADDR=32'b00000000000000001000101111111111
	RANGE_WIDTH=32'b00000000000000000000000000001100
   Generated name = ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_32768_3072_32s_35839_12s
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_32768_3072_32s_35839_12s .......
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_Z4 .......
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_decoder_Z2 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":3856:7:3856:39|Synthesizing module ahbl0_ipgen_lscc_ahbl_multiplexor in library work.

	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	TOTAL_SLAVE_CNT=32'b00000000000000000000000000000010
	OUTREG_EN=32'b00000000000000000000000000000000
   Generated name = ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_2s_0s
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":3919:34:3919:43|Object hsel_dec_Q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":3932:9:3932:17|Removing wire hreadyout, as there is no assignment to it.
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_2s_0s .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":3056:7:3056:39|Synthesizing module ahbl0_ipgen_lscc_ahbl_default_slv in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
	ST_WIDTH=32'b00000000000000000000000000000010
	ST_RDY=32'b00000000000000000000000000000000
	ST_ERR0=32'b00000000000000000000000000000001
	ST_ERR1=32'b00000000000000000000000000000010
	IDLE=2'b00
	BUSY=2'b01
	NSEQ=2'b10
	SEQ=2'b11
   Generated name = ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":747:7:747:31|Synthesizing module ahbl0_ipgen_lscc_ahbl_bus in library work.

	F=32'b00000000000000000000000000001000
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000100000
	TOTAL_SLAVE_CNT=32'b00000000000000000000000000000010
	OUTREG_EN=32'b00000000000000000000000000000000
	M_CONNECT_EN=32'b11111111111111111111111111111111
	S0_FRAGMENT_EN=32'b00000000000000000000000000000001
	S0_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	S0_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
	S1_FRAGMENT_EN=32'b00000000000000000000000000000001
	S1_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
	S1_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000
	S2_FRAGMENT_EN=32'b00000000000000000000000000000001
	S2_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
	S2_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S3_FRAGMENT_EN=32'b00000000000000000000000000000001
	S3_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000
	S3_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S4_FRAGMENT_EN=32'b00000000000000000000000000000001
	S4_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
	S4_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S5_FRAGMENT_EN=32'b00000000000000000000000000000001
	S5_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000
	S5_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S6_FRAGMENT_EN=32'b00000000000000000000000000000001
	S6_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000
	S6_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S7_FRAGMENT_EN=32'b00000000000000000000000000000001
	S7_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000
	S7_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S8_FRAGMENT_EN=32'b00000000000000000000000000000001
	S8_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
	S8_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S9_FRAGMENT_EN=32'b00000000000000000000000000000001
	S9_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000000000000
	S9_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S10_FRAGMENT_EN=32'b00000000000000000000000000000001
	S10_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000
	S10_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S11_FRAGMENT_EN=32'b00000000000000000000000000000001
	S11_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010110000000000000
	S11_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S12_FRAGMENT_EN=32'b00000000000000000000000000000001
	S12_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000
	S12_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S13_FRAGMENT_EN=32'b00000000000000000000000000000001
	S13_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011010000000000000
	S13_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S14_FRAGMENT_EN=32'b00000000000000000000000000000001
	S14_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000
	S14_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S15_FRAGMENT_EN=32'b00000000000000000000000000000001
	S15_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000
	S15_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S16_FRAGMENT_EN=32'b00000000000000000000000000000001
	S16_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
	S16_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S17_FRAGMENT_EN=32'b00000000000000000000000000000001
	S17_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000
	S17_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S18_FRAGMENT_EN=32'b00000000000000000000000000000001
	S18_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000
	S18_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S19_FRAGMENT_EN=32'b00000000000000000000000000000001
	S19_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110000000000000
	S19_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S20_FRAGMENT_EN=32'b00000000000000000000000000000001
	S20_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000000000000
	S20_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S21_FRAGMENT_EN=32'b00000000000000000000000000000001
	S21_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010000000000000
	S21_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S22_FRAGMENT_EN=32'b00000000000000000000000000000001
	S22_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101100000000000000
	S22_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S23_FRAGMENT_EN=32'b00000000000000000000000000000001
	S23_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101110000000000000
	S23_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S24_FRAGMENT_EN=32'b00000000000000000000000000000001
	S24_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000
	S24_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S25_FRAGMENT_EN=32'b00000000000000000000000000000001
	S25_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000000
	S25_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S26_FRAGMENT_EN=32'b00000000000000000000000000000001
	S26_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110100000000000000
	S26_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S27_FRAGMENT_EN=32'b00000000000000000000000000000001
	S27_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110000000000000
	S27_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S28_FRAGMENT_EN=32'b00000000000000000000000000000001
	S28_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000
	S28_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S29_FRAGMENT_EN=32'b00000000000000000000000000000001
	S29_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111010000000000000
	S29_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S30_FRAGMENT_EN=32'b00000000000000000000000000000001
	S30_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000
	S30_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	S31_FRAGMENT_EN=32'b00000000000000000000000000000001
	S31_BASE_ADDR=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000
	S31_ADDR_RANGE=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
	IDLE=2'b00
   Generated name = ahbl0_ipgen_lscc_ahbl_bus_Z5
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_bus_Z5 .......
Running optimization stage 1 on ahbl0_ipgen_lscc_ahbl_interconnect_Z1 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":7827:7:7827:11|Synthesizing module ahbl0 in library work.

	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	M0_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M0_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M1_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M2_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M3_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M4_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M5_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M6_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M7_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M8_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M9_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M10_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M11_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M12_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M13_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M14_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M15_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M16_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M17_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M18_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M19_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M20_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M21_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M22_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M23_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M24_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M25_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M26_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M27_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M28_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M29_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M30_S31_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S0_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S1_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S2_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S3_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S4_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S5_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S6_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S7_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S8_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S9_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S10_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S11_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S12_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S13_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S14_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S15_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S16_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S17_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S18_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S19_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S20_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S21_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S22_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S23_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S24_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S25_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S26_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S27_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S28_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S29_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S30_CONNECT_EN=32'b00000000000000000000000000000001
	M31_S31_CONNECT_EN=32'b00000000000000000000000000000001
	S0_FRAGMENT_EN=32'b00000000000000000000000000000001
	S0_BASE_ADDR=32'b00000000000000000000000000000000
	S0_ADDR_RANGE=32'b00000000000000000100000000000000
	S1_FRAGMENT_EN=32'b00000000000000000000000000000001
	S1_BASE_ADDR=32'b00000000000000001000000000000000
	S1_ADDR_RANGE=32'b00000000000000000000110000000000
   Generated name = ahbl0_Z6
Running optimization stage 1 on ahbl0_Z6 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":36:7:36:35|Synthesizing module ahbl2apb0_ipgen_lscc_ahbl2apb in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_CLK_EN=32'b00000000000000000000000000000000
	FAMILY=64'b0100110101100001011000110110100001011000010011110011001101001100
	ST_W=32'b00000000000000000000000000001001
	ST_IDLE=9'b000000001
	ST_READ=9'b000000010
	ST_WWAIT=9'b000000100
	ST_WRITE=9'b000001000
	ST_WRITEP=9'b000010000
	ST_RENABLE=9'b000100000
	ST_WENABLE=9'b001000000
	ST_WENABLEP=9'b010000000
	ST_ERROR=9'b100000000
	IDLE=2'b00
	BUSY=2'b01
	NSEQ=2'b10
	SEQ=2'b11
	ST_APB_W=32'b00000000000000000000000000000011
	ST_APB_IDLE=3'b001
	ST_APB_SETUP=3'b010
	ST_APB_ACCESS=3'b100
   Generated name = ahbl2apb0_ipgen_lscc_ahbl2apb_Z7
Running optimization stage 1 on ahbl2apb0_ipgen_lscc_ahbl2apb_Z7 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":529:7:529:15|Synthesizing module ahbl2apb0 in library work.

	ADDR_WIDTH=32'b00000000000000000000000000100000
   Generated name = ahbl2apb0_32s
Running optimization stage 1 on ahbl2apb0_32s .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":3275:7:3275:38|Synthesizing module apb0_ipgen_lscc_apb_interconnect in library work.

	K=32'b00000000000000000000000000100000
	F=32'b00000000000000000000000000000001
	TOTAL_MASTER_CNT=32'b00000000000000000000000000000001
	TOTAL_SLAVE_CNT=32'b00000000000000000000000000000011
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	M_PRIO_WIDTH=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000100000
	OUTREG_EN=32'b00000000000000000000000000000000
	FAMILY=72'b010011010110000101100011011010000101100001001111001100110100110001000110
	S_M_PRIO_IDX=1'b1
	S_ARBITER_SCHEME=3'b000
	S0_BASE_ADDR=32'b00000000000000001000010000000000
	S0_ADDR_RANGE=32'b00000000000000000000010000000000
	S1_BASE_ADDR=32'b00000000000000001000000000000000
	S1_ADDR_RANGE=32'b00000000000000000000010000000000
	S2_BASE_ADDR=32'b00000000000000001000100000000000
	S2_ADDR_RANGE=32'b00000000000000000000010000000000
	S3_BASE_ADDR=32'b00000000000000000000110000000000
	S3_ADDR_RANGE=32'b00000000000000000000010000000000
	S4_BASE_ADDR=32'b00000000000000000001000000000000
	S4_ADDR_RANGE=32'b00000000000000000000010000000000
	S5_BASE_ADDR=32'b00000000000000000001010000000000
	S5_ADDR_RANGE=32'b00000000000000000000010000000000
	S6_BASE_ADDR=32'b00000000000000000001100000000000
	S6_ADDR_RANGE=32'b00000000000000000000010000000000
	S7_BASE_ADDR=32'b00000000000000000001110000000000
	S7_ADDR_RANGE=32'b00000000000000000000010000000000
	S8_BASE_ADDR=32'b00000000000000000010000000000000
	S8_ADDR_RANGE=32'b00000000000000000000010000000000
	S9_BASE_ADDR=32'b00000000000000000010010000000000
	S9_ADDR_RANGE=32'b00000000000000000000010000000000
	S10_BASE_ADDR=32'b00000000000000000010100000000000
	S10_ADDR_RANGE=32'b00000000000000000000010000000000
	S11_BASE_ADDR=32'b00000000000000000010110000000000
	S11_ADDR_RANGE=32'b00000000000000000000010000000000
	S12_BASE_ADDR=32'b00000000000000000011000000000000
	S12_ADDR_RANGE=32'b00000000000000000000010000000000
	S13_BASE_ADDR=32'b00000000000000000011010000000000
	S13_ADDR_RANGE=32'b00000000000000000000010000000000
	S14_BASE_ADDR=32'b00000000000000000011100000000000
	S14_ADDR_RANGE=32'b00000000000000000000010000000000
	S15_BASE_ADDR=32'b00000000000000000011110000000000
	S15_ADDR_RANGE=32'b00000000000000000000010000000000
	S16_BASE_ADDR=32'b00000000000000000100000000000000
	S16_ADDR_RANGE=32'b00000000000000000000010000000000
	S17_BASE_ADDR=32'b00000000000000000100010000000000
	S17_ADDR_RANGE=32'b00000000000000000000010000000000
	S18_BASE_ADDR=32'b00000000000000000100100000000000
	S18_ADDR_RANGE=32'b00000000000000000000010000000000
	S19_BASE_ADDR=32'b00000000000000000100110000000000
	S19_ADDR_RANGE=32'b00000000000000000000010000000000
	S20_BASE_ADDR=32'b00000000000000000101000000000000
	S20_ADDR_RANGE=32'b00000000000000000000010000000000
	S21_BASE_ADDR=32'b00000000000000000101010000000000
	S21_ADDR_RANGE=32'b00000000000000000000010000000000
	S22_BASE_ADDR=32'b00000000000000000101100000000000
	S22_ADDR_RANGE=32'b00000000000000000000010000000000
	S23_BASE_ADDR=32'b00000000000000000101110000000000
	S23_ADDR_RANGE=32'b00000000000000000000010000000000
	S24_BASE_ADDR=32'b00000000000000000110000000000000
	S24_ADDR_RANGE=32'b00000000000000000000010000000000
	S25_BASE_ADDR=32'b00000000000000000110010000000000
	S25_ADDR_RANGE=32'b00000000000000000000010000000000
	S26_BASE_ADDR=32'b00000000000000000110100000000000
	S26_ADDR_RANGE=32'b00000000000000000000010000000000
	S27_BASE_ADDR=32'b00000000000000000110110000000000
	S27_ADDR_RANGE=32'b00000000000000000000010000000000
	S28_BASE_ADDR=32'b00000000000000000111000000000000
	S28_ADDR_RANGE=32'b00000000000000000000010000000000
	S29_BASE_ADDR=32'b00000000000000000111010000000000
	S29_ADDR_RANGE=32'b00000000000000000000010000000000
	S30_BASE_ADDR=32'b00000000000000000111100000000000
	S30_ADDR_RANGE=32'b00000000000000000000010000000000
	S31_BASE_ADDR=32'b00000000000000000111110000000000
	S31_ADDR_RANGE=32'b00000000000000000000010000000000
   Generated name = apb0_ipgen_lscc_apb_interconnect_Z8
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":1724:7:1724:33|Synthesizing module apb0_ipgen_lscc_apb_decoder in library work.

	K=32'b00000000000000000000000000100000
	F=32'b00000000000000000000000000000001
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	TOTAL_SLAVE_CNT=32'b00000000000000000000000000000011
	S0_FRAGMENT_EN=4'b0001
	S0_BASE_ADDR=32'b00000000000000001000010000000000
	S0_ADDR_RANGE=32'b00000000000000000000010000000000
	S1_FRAGMENT_EN=4'b0001
	S1_BASE_ADDR=32'b00000000000000001000000000000000
	S1_ADDR_RANGE=32'b00000000000000000000010000000000
	S2_FRAGMENT_EN=4'b0001
	S2_BASE_ADDR=32'b00000000000000001000100000000000
	S2_ADDR_RANGE=32'b00000000000000000000010000000000
	S3_FRAGMENT_EN=4'b0001
	S3_BASE_ADDR=32'b00000000000000000000110000000000
	S3_ADDR_RANGE=32'b00000000000000000000010000000000
	S4_FRAGMENT_EN=4'b0001
	S4_BASE_ADDR=32'b00000000000000000001000000000000
	S4_ADDR_RANGE=32'b00000000000000000000010000000000
	S5_FRAGMENT_EN=4'b0001
	S5_BASE_ADDR=32'b00000000000000000001010000000000
	S5_ADDR_RANGE=32'b00000000000000000000010000000000
	S6_FRAGMENT_EN=4'b0001
	S6_BASE_ADDR=32'b00000000000000000001100000000000
	S6_ADDR_RANGE=32'b00000000000000000000010000000000
	S7_FRAGMENT_EN=4'b0001
	S7_BASE_ADDR=32'b00000000000000000001110000000000
	S7_ADDR_RANGE=32'b00000000000000000000010000000000
	S8_FRAGMENT_EN=4'b0001
	S8_BASE_ADDR=32'b00000000000000000010000000000000
	S8_ADDR_RANGE=32'b00000000000000000000010000000000
	S9_FRAGMENT_EN=4'b0001
	S9_BASE_ADDR=32'b00000000000000000010010000000000
	S9_ADDR_RANGE=32'b00000000000000000000010000000000
	S10_FRAGMENT_EN=4'b0001
	S10_BASE_ADDR=32'b00000000000000000010100000000000
	S10_ADDR_RANGE=32'b00000000000000000000010000000000
	S11_FRAGMENT_EN=4'b0001
	S11_BASE_ADDR=32'b00000000000000000010110000000000
	S11_ADDR_RANGE=32'b00000000000000000000010000000000
	S12_FRAGMENT_EN=4'b0001
	S12_BASE_ADDR=32'b00000000000000000011000000000000
	S12_ADDR_RANGE=32'b00000000000000000000010000000000
	S13_FRAGMENT_EN=4'b0001
	S13_BASE_ADDR=32'b00000000000000000011010000000000
	S13_ADDR_RANGE=32'b00000000000000000000010000000000
	S14_FRAGMENT_EN=4'b0001
	S14_BASE_ADDR=32'b00000000000000000011100000000000
	S14_ADDR_RANGE=32'b00000000000000000000010000000000
	S15_FRAGMENT_EN=4'b0001
	S15_BASE_ADDR=32'b00000000000000000011110000000000
	S15_ADDR_RANGE=32'b00000000000000000000010000000000
	S16_FRAGMENT_EN=4'b0001
	S16_BASE_ADDR=32'b00000000000000000100000000000000
	S16_ADDR_RANGE=32'b00000000000000000000010000000000
	S17_FRAGMENT_EN=4'b0001
	S17_BASE_ADDR=32'b00000000000000000100010000000000
	S17_ADDR_RANGE=32'b00000000000000000000010000000000
	S18_FRAGMENT_EN=4'b0001
	S18_BASE_ADDR=32'b00000000000000000100100000000000
	S18_ADDR_RANGE=32'b00000000000000000000010000000000
	S19_FRAGMENT_EN=4'b0001
	S19_BASE_ADDR=32'b00000000000000000100110000000000
	S19_ADDR_RANGE=32'b00000000000000000000010000000000
	S20_FRAGMENT_EN=4'b0001
	S20_BASE_ADDR=32'b00000000000000000101000000000000
	S20_ADDR_RANGE=32'b00000000000000000000010000000000
	S21_FRAGMENT_EN=4'b0001
	S21_BASE_ADDR=32'b00000000000000000101010000000000
	S21_ADDR_RANGE=32'b00000000000000000000010000000000
	S22_FRAGMENT_EN=4'b0001
	S22_BASE_ADDR=32'b00000000000000000101100000000000
	S22_ADDR_RANGE=32'b00000000000000000000010000000000
	S23_FRAGMENT_EN=4'b0001
	S23_BASE_ADDR=32'b00000000000000000101110000000000
	S23_ADDR_RANGE=32'b00000000000000000000010000000000
	S24_FRAGMENT_EN=4'b0001
	S24_BASE_ADDR=32'b00000000000000000110000000000000
	S24_ADDR_RANGE=32'b00000000000000000000010000000000
	S25_FRAGMENT_EN=4'b0001
	S25_BASE_ADDR=32'b00000000000000000110010000000000
	S25_ADDR_RANGE=32'b00000000000000000000010000000000
	S26_FRAGMENT_EN=4'b0001
	S26_BASE_ADDR=32'b00000000000000000110100000000000
	S26_ADDR_RANGE=32'b00000000000000000000010000000000
	S27_FRAGMENT_EN=4'b0001
	S27_BASE_ADDR=32'b00000000000000000110110000000000
	S27_ADDR_RANGE=32'b00000000000000000000010000000000
	S28_FRAGMENT_EN=4'b0001
	S28_BASE_ADDR=32'b00000000000000000111000000000000
	S28_ADDR_RANGE=32'b00000000000000000000010000000000
	S29_FRAGMENT_EN=4'b0001
	S29_BASE_ADDR=32'b00000000000000000111010000000000
	S29_ADDR_RANGE=32'b00000000000000000000010000000000
	S30_FRAGMENT_EN=4'b0001
	S30_BASE_ADDR=32'b00000000000000000111100000000000
	S30_ADDR_RANGE=32'b00000000000000000000010000000000
	S31_FRAGMENT_EN=4'b0001
	S31_BASE_ADDR=32'b00000000000000000111110000000000
	S31_ADDR_RANGE=32'b00000000000000000000010000000000
	N=32'b00000000000000000000000000000011
	FRAGMENT_EN=12'b000100010001
	BASE_ADDR=96'b000000000000000010001000000000000000000000000000100000000000000000000000000000001000010000000000
	ADDR_RANGE=96'b000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000
   Generated name = apb0_ipgen_lscc_apb_decoder_Z9
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":2422:7:2422:38|Synthesizing module apb0_ipgen_lscc_apb_decoder_prim in library work.

	K=32'b00000000000000000000000000100000
	F=32'b00000000000000000000000000000001
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	FRAGMENT_EN=4'b0001
	BASE_ADDR=32'b00000000000000001000010000000000
	ADDR_RANGE=32'b00000000000000000000010000000000
   Generated name = apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_33792_1024
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":2492:7:2492:38|Synthesizing module apb0_ipgen_lscc_apb_decoder_comp in library work.

	K=32'b00000000000000000000000000100000
	BASE_ADDR=32'b00000000000000001000010000000000
	ADDR_RANGE=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	MAX_ADDR=32'b00000000000000001000011111111111
	RANGE_WIDTH=32'b00000000000000000000000000001010
   Generated name = apb0_ipgen_lscc_apb_decoder_comp_32s_33792_1024_32s_1s_34815_10s
Running optimization stage 1 on apb0_ipgen_lscc_apb_decoder_comp_32s_33792_1024_32s_1s_34815_10s .......
Running optimization stage 1 on apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_33792_1024 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":2422:7:2422:38|Synthesizing module apb0_ipgen_lscc_apb_decoder_prim in library work.

	K=32'b00000000000000000000000000100000
	F=32'b00000000000000000000000000000001
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	FRAGMENT_EN=4'b0001
	BASE_ADDR=32'b00000000000000001000000000000000
	ADDR_RANGE=32'b00000000000000000000010000000000
   Generated name = apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_32768_1024
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":2492:7:2492:38|Synthesizing module apb0_ipgen_lscc_apb_decoder_comp in library work.

	K=32'b00000000000000000000000000100000
	BASE_ADDR=32'b00000000000000001000000000000000
	ADDR_RANGE=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	MAX_ADDR=32'b00000000000000001000001111111111
	RANGE_WIDTH=32'b00000000000000000000000000001010
   Generated name = apb0_ipgen_lscc_apb_decoder_comp_32s_32768_1024_32s_1s_33791_10s
Running optimization stage 1 on apb0_ipgen_lscc_apb_decoder_comp_32s_32768_1024_32s_1s_33791_10s .......
Running optimization stage 1 on apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_32768_1024 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":2422:7:2422:38|Synthesizing module apb0_ipgen_lscc_apb_decoder_prim in library work.

	K=32'b00000000000000000000000000100000
	F=32'b00000000000000000000000000000001
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	FRAGMENT_EN=4'b0001
	BASE_ADDR=32'b00000000000000001000100000000000
	ADDR_RANGE=32'b00000000000000000000010000000000
   Generated name = apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_34816_1024
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":2492:7:2492:38|Synthesizing module apb0_ipgen_lscc_apb_decoder_comp in library work.

	K=32'b00000000000000000000000000100000
	BASE_ADDR=32'b00000000000000001000100000000000
	ADDR_RANGE=32'b00000000000000000000010000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	MAX_ADDR=32'b00000000000000001000101111111111
	RANGE_WIDTH=32'b00000000000000000000000000001010
   Generated name = apb0_ipgen_lscc_apb_decoder_comp_32s_34816_1024_32s_1s_35839_10s
Running optimization stage 1 on apb0_ipgen_lscc_apb_decoder_comp_32s_34816_1024_32s_1s_35839_10s .......
Running optimization stage 1 on apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_34816_1024 .......
Running optimization stage 1 on apb0_ipgen_lscc_apb_decoder_Z9 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":2794:7:2794:37|Synthesizing module apb0_ipgen_lscc_apb_multiplexor in library work.

	K=32'b00000000000000000000000000100000
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000000100000
	TOTAL_SLAVE_CNT=32'b00000000000000000000000000000011
	OUTREG_EN=32'b00000000000000000000000000000000
   Generated name = apb0_ipgen_lscc_apb_multiplexor_32s_32s_32s_3s_0s
Running optimization stage 1 on apb0_ipgen_lscc_apb_multiplexor_32s_32s_32s_3s_0s .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":1077:7:1077:29|Synthesizing module apb0_ipgen_lscc_apb_bus in library work.

	K=32'b00000000000000000000000000100000
	F=32'b00000000000000000000000000000001
	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000100000
	TOTAL_SLAVE_CNT=32'b00000000000000000000000000000011
	SHARED_PORT=32'b00000000000000000000000000000000
	OUTREG_EN=32'b00000000000000000000000000000000
	S0_BASE_ADDR=32'b00000000000000001000010000000000
	S0_ADDR_RANGE=32'b00000000000000000000010000000000
	S1_BASE_ADDR=32'b00000000000000001000000000000000
	S1_ADDR_RANGE=32'b00000000000000000000010000000000
	S2_BASE_ADDR=32'b00000000000000001000100000000000
	S2_ADDR_RANGE=32'b00000000000000000000010000000000
	S3_BASE_ADDR=32'b00000000000000000000110000000000
	S3_ADDR_RANGE=32'b00000000000000000000010000000000
	S4_BASE_ADDR=32'b00000000000000000001000000000000
	S4_ADDR_RANGE=32'b00000000000000000000010000000000
	S5_BASE_ADDR=32'b00000000000000000001010000000000
	S5_ADDR_RANGE=32'b00000000000000000000010000000000
	S6_BASE_ADDR=32'b00000000000000000001100000000000
	S6_ADDR_RANGE=32'b00000000000000000000010000000000
	S7_BASE_ADDR=32'b00000000000000000001110000000000
	S7_ADDR_RANGE=32'b00000000000000000000010000000000
	S8_BASE_ADDR=32'b00000000000000000010000000000000
	S8_ADDR_RANGE=32'b00000000000000000000010000000000
	S9_BASE_ADDR=32'b00000000000000000010010000000000
	S9_ADDR_RANGE=32'b00000000000000000000010000000000
	S10_BASE_ADDR=32'b00000000000000000010100000000000
	S10_ADDR_RANGE=32'b00000000000000000000010000000000
	S11_BASE_ADDR=32'b00000000000000000010110000000000
	S11_ADDR_RANGE=32'b00000000000000000000010000000000
	S12_BASE_ADDR=32'b00000000000000000011000000000000
	S12_ADDR_RANGE=32'b00000000000000000000010000000000
	S13_BASE_ADDR=32'b00000000000000000011010000000000
	S13_ADDR_RANGE=32'b00000000000000000000010000000000
	S14_BASE_ADDR=32'b00000000000000000011100000000000
	S14_ADDR_RANGE=32'b00000000000000000000010000000000
	S15_BASE_ADDR=32'b00000000000000000011110000000000
	S15_ADDR_RANGE=32'b00000000000000000000010000000000
	S16_BASE_ADDR=32'b00000000000000000100000000000000
	S16_ADDR_RANGE=32'b00000000000000000000010000000000
	S17_BASE_ADDR=32'b00000000000000000100010000000000
	S17_ADDR_RANGE=32'b00000000000000000000010000000000
	S18_BASE_ADDR=32'b00000000000000000100100000000000
	S18_ADDR_RANGE=32'b00000000000000000000010000000000
	S19_BASE_ADDR=32'b00000000000000000100110000000000
	S19_ADDR_RANGE=32'b00000000000000000000010000000000
	S20_BASE_ADDR=32'b00000000000000000101000000000000
	S20_ADDR_RANGE=32'b00000000000000000000010000000000
	S21_BASE_ADDR=32'b00000000000000000101010000000000
	S21_ADDR_RANGE=32'b00000000000000000000010000000000
	S22_BASE_ADDR=32'b00000000000000000101100000000000
	S22_ADDR_RANGE=32'b00000000000000000000010000000000
	S23_BASE_ADDR=32'b00000000000000000101110000000000
	S23_ADDR_RANGE=32'b00000000000000000000010000000000
	S24_BASE_ADDR=32'b00000000000000000110000000000000
	S24_ADDR_RANGE=32'b00000000000000000000010000000000
	S25_BASE_ADDR=32'b00000000000000000110010000000000
	S25_ADDR_RANGE=32'b00000000000000000000010000000000
	S26_BASE_ADDR=32'b00000000000000000110100000000000
	S26_ADDR_RANGE=32'b00000000000000000000010000000000
	S27_BASE_ADDR=32'b00000000000000000110110000000000
	S27_ADDR_RANGE=32'b00000000000000000000010000000000
	S28_BASE_ADDR=32'b00000000000000000111000000000000
	S28_ADDR_RANGE=32'b00000000000000000000010000000000
	S29_BASE_ADDR=32'b00000000000000000111010000000000
	S29_ADDR_RANGE=32'b00000000000000000000010000000000
	S30_BASE_ADDR=32'b00000000000000000111100000000000
	S30_ADDR_RANGE=32'b00000000000000000000010000000000
	S31_BASE_ADDR=32'b00000000000000000111110000000000
	S31_ADDR_RANGE=32'b00000000000000000000010000000000
	S0_FRAGMENT_EN=4'b0001
	S1_FRAGMENT_EN=4'b0001
	S2_FRAGMENT_EN=4'b0001
	S3_FRAGMENT_EN=4'b0001
	S4_FRAGMENT_EN=4'b0001
	S5_FRAGMENT_EN=4'b0001
	S6_FRAGMENT_EN=4'b0001
	S7_FRAGMENT_EN=4'b0001
	S8_FRAGMENT_EN=4'b0001
	S9_FRAGMENT_EN=4'b0001
	S10_FRAGMENT_EN=4'b0001
	S11_FRAGMENT_EN=4'b0001
	S12_FRAGMENT_EN=4'b0001
	S13_FRAGMENT_EN=4'b0001
	S14_FRAGMENT_EN=4'b0001
	S15_FRAGMENT_EN=4'b0001
	S16_FRAGMENT_EN=4'b0001
	S17_FRAGMENT_EN=4'b0001
	S18_FRAGMENT_EN=4'b0001
	S19_FRAGMENT_EN=4'b0001
	S20_FRAGMENT_EN=4'b0001
	S21_FRAGMENT_EN=4'b0001
	S22_FRAGMENT_EN=4'b0001
	S23_FRAGMENT_EN=4'b0001
	S24_FRAGMENT_EN=4'b0001
	S25_FRAGMENT_EN=4'b0001
	S26_FRAGMENT_EN=4'b0001
	S27_FRAGMENT_EN=4'b0001
	S28_FRAGMENT_EN=4'b0001
	S29_FRAGMENT_EN=4'b0001
	S30_FRAGMENT_EN=4'b0001
	S31_FRAGMENT_EN=4'b0001
   Generated name = apb0_ipgen_lscc_apb_bus_Z10
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":1218:30:1218:50|Removing wire apb_prdata_def_mstr_w, as there is no assignment to it.
Running optimization stage 1 on apb0_ipgen_lscc_apb_bus_Z10 .......
Running optimization stage 1 on apb0_ipgen_lscc_apb_interconnect_Z8 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/apb0/1.0.6/rtl\apb0.v":11:7:11:10|Synthesizing module apb0 in library work.

	M_ADDR_WIDTH=32'b00000000000000000000000000100000
	FULL_DECODE_EN=32'b00000000000000000000000000000001
	S0_BASE_ADDR=32'b00000000000000001000010000000000
	S0_ADDR_RANGE=32'b00000000000000000000010000000000
	S1_BASE_ADDR=32'b00000000000000001000000000000000
	S1_ADDR_RANGE=32'b00000000000000000000010000000000
	S2_BASE_ADDR=32'b00000000000000001000100000000000
	S2_ADDR_RANGE=32'b00000000000000000000010000000000
   Generated name = apb0_32s_1s_33792_1024_32768_1024_34816_1024
Running optimization stage 1 on apb0_32s_1s_33792_1024_32768_1024_34816_1024 .......
Running optimization stage 1 on cpu0_ipgen_lscc_cpu_ahbl_mux_4294901760 .......
Running optimization stage 1 on cpu0_ipgen_pic_3s_0_4_8_12 .......
Running optimization stage 1 on cpu0_ipgen_timer_32 .......
Running optimization stage 1 on cpu0_ipgen_d_ff_plain_rst_t_1s_0_0_0 .......
Running optimization stage 1 on cpu0_ipgen_d_ff_plain_rst_we_t_1s_0_0_0 .......
Running optimization stage 1 on cpu0_ipgen_d_ff_plain_rst_we_t_2s_0_0_0 .......
Running optimization stage 1 on jtagconn16 .......
Running optimization stage 1 on DCCA .......
Running optimization stage 1 on cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s .......
Running optimization stage 1 on cpu0_ipgen_BufferCC_1_ .......
Running optimization stage 1 on cpu0_ipgen_FlowCCByToggle .......
Running optimization stage 1 on cpu0_ipgen_JtagBridge .......
Running optimization stage 1 on cpu0_ipgen_SystemDebugger .......
Running optimization stage 1 on cpu0_ipgen_vex_debug_0s_MachXO3LF_14s .......
Running optimization stage 1 on cpu0_ipgen_StreamFifoLowLatency_Dbg_IC .......
Opening data file VexRiscv.v_toplevel_RegFilePlugin_regFile.bin from directory D:\docs\FPGA\SOC_IP
Running optimization stage 1 on cpu0_ipgen_Riscv_Dbg_IC .......
Running optimization stage 1 on cpu0_ipgen_riscvsmall_Z11 .......
Running optimization stage 1 on cpu0_0s_0s_4294967295_0_4294967295_0_4294901760_Z12 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":431:7:431:27|Synthesizing module gpio0_ipgen_lscc_gpio in library work.

	FAMILY=64'b0100110101100001011000110110100001011000010011110011001101001100
	OFFSET_WIDTH=32'b00000000000000000000000000000100
	DIRECTION_DEF_VAL=96'b001100110011001000100111011010000011000000110000001100000011000000110000001100000100011001000110
	IO_LINES_COUNT=32'b00000000000000000000000000001000
	INT_TYPE=32'b00000000000000000000000000000000
	INT_METHOD=32'b00000000000000000000000000000000
	INT_ENABLE=32'b00000000000000000000000000000000
	OUT_RESET_VAL=96'b001100110011001000100111011010000011000000110000001100000011000000110000001100000011000000110000
	EXTERNAL_BUF=32'b00000000000000000000000000000000
	IF_USER_INTF=24'b010000010101000001000010
	ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = gpio0_ipgen_lscc_gpio_Z13
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":664:7:664:32|Synthesizing module gpio0_ipgen_lscc_gpio_lmmi in library work.

	FAMILY=64'b0100110101100001011000110110100001011000010011110011001101001100
	OFFSET_WIDTH=32'b00000000000000000000000000000100
	DIRECTION_DEF_VAL=96'b001100110011001000100111011010000011000000110000001100000011000000110000001100000100011001000110
	IO_LINES_COUNT=32'b00000000000000000000000000001000
	INT_TYPE=32'b00000000000000000000000000000000
	INT_METHOD=32'b00000000000000000000000000000000
	INT_ENABLE=32'b00000000000000000000000000000000
	OUT_RESET_VAL=96'b001100110011001000100111011010000011000000110000001100000011000000110000001100000011000000110000
	EXTERNAL_BUF=32'b00000000000000000000000000000000
	IF_USER_INTF=24'b010000010101000001000010
	DIRECTION_DEF_VAL_BITVEC=32'b00000000000000000000000011111111
	OUT_RESET_VAL_BITVEC=32'b00000000000000000000000000000000
	RD_DATA_REG_ADDR=4'b0000
	WR_DATA_REG_ADDR=4'b0001
	SET_DATA_REG_ADDR=4'b0010
	CLEAR_DATA_REG_ADDR=4'b0011
	DIRECTION_REG_ADDR=4'b0100
	INT_TYPE_REG_ADDR=4'b0101
	INT_METHOD_REG_ADDR=4'b0110
	INT_STATUS_REG_ADDR=4'b0111
	INT_ENABLE_REG_ADDR=4'b1000
	INT_SET_REG_ADDR=4'b1001
   Generated name = gpio0_ipgen_lscc_gpio_lmmi_Z14
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3lf.v":82:7:82:8|Synthesizing module BB in library work.
Running optimization stage 1 on BB .......
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":696:36:696:41|Removing wire gpio_o, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Removing wire gpio_en_o, as there is no assignment to it.
Running optimization stage 1 on gpio0_ipgen_lscc_gpio_lmmi_Z14 .......
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":696:36:696:41|*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL118 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":943:20:943:21|Latch generated from always block for signal lmmi_rdata_r[7:0]; possible missing assignment in an if or case statement.
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":57:7:57:31|Synthesizing module gpio0_ipgen_lscc_apb2lmmi in library work.

	DATA_WIDTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000110
	REG_OUTPUT=32'b00000000000000000000000000000001
	ST_BUS_IDLE=4'b0001
	ST_BUS_REQ=4'b0010
	ST_BUS_DAT=4'b0100
	ST_BUS_WAIT=4'b1000
	SM_WIDTH=32'b00000000000000000000000000000100
   Generated name = gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s
Running optimization stage 1 on gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s .......
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Removing wire lmmi_rdata_o, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":454:11:454:28|Removing wire lmmi_rdata_valid_o, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":455:11:455:22|Removing wire lmmi_ready_o, as there is no assignment to it.
Running optimization stage 1 on gpio0_ipgen_lscc_gpio_Z13 .......
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":454:11:454:28|*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":455:11:455:22|*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":1111:7:1111:11|Synthesizing module gpio0 in library work.
Running optimization stage 1 on gpio0 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1435:7:1435:28|Synthesizing module sysmem0_ipgen_lscc_mem in library work.

	ADDR_DEPTH=32'b00000000000000000001000000000000
	DATA_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH=32'b00000000000000000000000000001100
	ECC_ENABLE=32'b00000000000000000000000000000000
	MEMORY_TYPE=24'b010001010100001001010010
	MEM_REGMODE_A=24'b011100100110010101100111
	MEM_REGMODE_B=24'b011100100110010101100111
	RESET_MODE_S0=32'b01110011011110010110111001100011
	RESET_MODE_S1=32'b01110011011110010110111001100011
	BYTE_ENABLE_S0=32'b00000000000000000000000000000001
	BYTE_ENABLE_S1=32'b00000000000000000000000000000001
	ACCESS_TYPE_S0=24'b010100100010111101010111
	ACCESS_TYPE_S1=24'b010100100010111101010111
	UNALIGNED_ACCESS_ENABLE=1'b0
	INIT_FILE=32'b01101110011011110110111001100101
	INIT_FILE_FORMAT=32'b01101110011011110110111001100101
	FAMILY=72'b010011010110000101100011011010000101100001001111001100110100110001000110
	BYTE_WIDTH=32'b00000000000000000000000000000100
	MEM_SIZE=56'b00110011001100100010110000110100001100000011100100110110
	MEM_ID=40'b0011000100101110001100000010111000110010
	INIT_VALUE_00=8'b00110000
	INIT_VALUE_01=8'b00110000
	INIT_VALUE_02=8'b00110000
	INIT_VALUE_03=8'b00110000
	INIT_VALUE_04=8'b00110000
	INIT_VALUE_05=8'b00110000
	INIT_VALUE_06=8'b00110000
	INIT_VALUE_07=8'b00110000
	INIT_VALUE_08=8'b00110000
	INIT_VALUE_09=8'b00110000
	INIT_VALUE_0A=8'b00110000
	INIT_VALUE_0B=8'b00110000
	INIT_VALUE_0C=8'b00110000
	INIT_VALUE_0D=8'b00110000
	INIT_VALUE_0E=8'b00110000
	INIT_VALUE_0F=8'b00110000
	INIT_VALUE_10=8'b00110000
	INIT_VALUE_11=8'b00110000
	INIT_VALUE_12=8'b00110000
	INIT_VALUE_13=8'b00110000
	INIT_VALUE_14=8'b00110000
	INIT_VALUE_15=8'b00110000
	INIT_VALUE_16=8'b00110000
	INIT_VALUE_17=8'b00110000
	INIT_VALUE_18=8'b00110000
	INIT_VALUE_19=8'b00110000
	INIT_VALUE_1A=8'b00110000
	INIT_VALUE_1B=8'b00110000
	INIT_VALUE_1C=8'b00110000
	INIT_VALUE_1D=8'b00110000
	INIT_VALUE_1E=8'b00110000
	INIT_VALUE_1F=8'b00110000
	INIT_VALUE_20=8'b00110000
	INIT_VALUE_21=8'b00110000
	INIT_VALUE_22=8'b00110000
	INIT_VALUE_23=8'b00110000
	INIT_VALUE_24=8'b00110000
	INIT_VALUE_25=8'b00110000
	INIT_VALUE_26=8'b00110000
	INIT_VALUE_27=8'b00110000
	INIT_VALUE_28=8'b00110000
	INIT_VALUE_29=8'b00110000
	INIT_VALUE_2A=8'b00110000
	INIT_VALUE_2B=8'b00110000
	INIT_VALUE_2C=8'b00110000
	INIT_VALUE_2D=8'b00110000
	INIT_VALUE_2E=8'b00110000
	INIT_VALUE_2F=8'b00110000
	INIT_VALUE_30=8'b00110000
	INIT_VALUE_31=8'b00110000
	INIT_VALUE_32=8'b00110000
	INIT_VALUE_33=8'b00110000
	INIT_VALUE_34=8'b00110000
	INIT_VALUE_35=8'b00110000
	INIT_VALUE_36=8'b00110000
	INIT_VALUE_37=8'b00110000
	INIT_VALUE_38=8'b00110000
	INIT_VALUE_39=8'b00110000
	INIT_VALUE_3A=8'b00110000
	INIT_VALUE_3B=8'b00110000
	INIT_VALUE_3C=8'b00110000
	INIT_VALUE_3D=8'b00110000
	INIT_VALUE_3E=8'b00110000
	INIT_VALUE_3F=8'b00110000
	INIT_VALUE_40=8'b00110000
	INIT_VALUE_41=8'b00110000
	INIT_VALUE_42=8'b00110000
	INIT_VALUE_43=8'b00110000
	INIT_VALUE_44=8'b00110000
	INIT_VALUE_45=8'b00110000
	INIT_VALUE_46=8'b00110000
	INIT_VALUE_47=8'b00110000
	INIT_VALUE_48=8'b00110000
	INIT_VALUE_49=8'b00110000
	INIT_VALUE_4A=8'b00110000
	INIT_VALUE_4B=8'b00110000
	INIT_VALUE_4C=8'b00110000
	INIT_VALUE_4D=8'b00110000
	INIT_VALUE_4E=8'b00110000
	INIT_VALUE_4F=8'b00110000
	INIT_VALUE_50=8'b00110000
	INIT_VALUE_51=8'b00110000
	INIT_VALUE_52=8'b00110000
	INIT_VALUE_53=8'b00110000
	INIT_VALUE_54=8'b00110000
	INIT_VALUE_55=8'b00110000
	INIT_VALUE_56=8'b00110000
	INIT_VALUE_57=8'b00110000
	INIT_VALUE_58=8'b00110000
	INIT_VALUE_59=8'b00110000
	INIT_VALUE_5A=8'b00110000
	INIT_VALUE_5B=8'b00110000
	INIT_VALUE_5C=8'b00110000
	INIT_VALUE_5D=8'b00110000
	INIT_VALUE_5E=8'b00110000
	INIT_VALUE_5F=8'b00110000
	INIT_VALUE_60=8'b00110000
	INIT_VALUE_61=8'b00110000
	INIT_VALUE_62=8'b00110000
	INIT_VALUE_63=8'b00110000
	INIT_VALUE_64=8'b00110000
	INIT_VALUE_65=8'b00110000
	INIT_VALUE_66=8'b00110000
	INIT_VALUE_67=8'b00110000
	INIT_VALUE_68=8'b00110000
	INIT_VALUE_69=8'b00110000
	INIT_VALUE_6A=8'b00110000
	INIT_VALUE_6B=8'b00110000
	INIT_VALUE_6C=8'b00110000
	INIT_VALUE_6D=8'b00110000
	INIT_VALUE_6E=8'b00110000
	INIT_VALUE_6F=8'b00110000
	INIT_VALUE_70=8'b00110000
	INIT_VALUE_71=8'b00110000
	INIT_VALUE_72=8'b00110000
	INIT_VALUE_73=8'b00110000
	INIT_VALUE_74=8'b00110000
	INIT_VALUE_75=8'b00110000
	INIT_VALUE_76=8'b00110000
	INIT_VALUE_77=8'b00110000
	INIT_VALUE_78=8'b00110000
	INIT_VALUE_79=8'b00110000
	INIT_VALUE_7A=8'b00110000
	INIT_VALUE_7B=8'b00110000
	INIT_VALUE_7C=8'b00110000
	INIT_VALUE_7D=8'b00110000
	INIT_VALUE_7E=8'b00110000
	INIT_VALUE_7F=8'b00110000
	MEM_RESETMODE_A=32'b01110011011110010110111001100011
	MEM_RESETMODE_B=32'b01110011011110010110111001100011
	MEM_OPTIMIZATION=40'b0111001101110000011001010110010101100100
	DEVICE=72'b010011010110000101100011011010000101100001001111001100110100110001000110
	PORT_TYPE=24'b000000000110010001110000
	PDP_REGMODE=24'b011100100110010101100111
   Generated name = sysmem0_ipgen_lscc_mem_Z15
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v":391:7:391:24|Synthesizing module pmi_ram_dp_true_be in library work.

	pmi_addr_depth_a=32'b00000000000000000001000000000000
	pmi_addr_width_a=32'b00000000000000000000000000001100
	pmi_data_width_a=32'b00000000000000000000000000100000
	pmi_addr_depth_b=32'b00000000000000000001000000000000
	pmi_addr_width_b=32'b00000000000000000000000000001100
	pmi_data_width_b=32'b00000000000000000000000000100000
	pmi_regmode_a=24'b011100100110010101100111
	pmi_regmode_b=24'b011100100110010101100111
	pmi_gsr=56'b01100100011010010111001101100001011000100110110001100101
	pmi_resetmode=32'b01110011011110010110111001100011
	pmi_optimization=40'b0111001101110000011001010110010101100100
	pmi_init_file=32'b01101110011011110110111001100101
	pmi_init_file_format=32'b01101110011011110110111001100101
	pmi_write_mode_a=48'b011011100110111101110010011011010110000101101100
	pmi_write_mode_b=48'b011011100110111101110010011011010110000101101100
	pmi_byte_size=32'b00000000000000000000000000001000
	pmi_family=72'b010011010110000101100011011010000101100001001111001100110100110001000110
	module_type=144'b011100000110110101101001010111110111001001100001011011010101111101100100011100000101111101110100011100100111010101100101010111110110001001100101
   Generated name = pmi_ram_dp_true_be_Z16
Running optimization stage 1 on pmi_ram_dp_true_be_Z16 .......
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1600:22:1600:34|Removing wire mem_error_a_o, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1612:22:1612:34|Removing wire mem_error_b_o, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1625:9:1625:16|Removing wire sp_clock, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1626:9:1626:16|Removing wire sp_reset, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1627:9:1627:13|Removing wire sp_we, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1628:9:1628:18|Removing wire sp_clocken, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1629:30:1629:36|Removing wire sp_data, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1630:30:1630:39|Removing wire sp_address, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1631:30:1631:33|Removing wire sp_q, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1632:30:1632:38|Removing wire sp_byteen, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1633:9:1633:17|Removing wire pdp_wr_en, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1634:9:1634:17|Removing wire pdp_reset, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1635:9:1635:14|Removing wire pdp_we, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1636:9:1636:19|Removing wire pdp_wrclock, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1637:9:1637:21|Removing wire pdp_wrclocken, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1638:9:1638:19|Removing wire pdp_rdclock, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1639:9:1639:21|Removing wire pdp_rdclocken, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1640:30:1640:37|Removing wire pdp_data, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1641:30:1641:42|Removing wire pdp_wraddress, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1642:30:1642:42|Removing wire pdp_rdaddress, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1643:30:1643:34|Removing wire pdp_q, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1644:30:1644:39|Removing wire pdp_byteen, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1645:15:1645:25|Removing wire pdp_err_det, as there is no assignment to it.
Running optimization stage 1 on sysmem0_ipgen_lscc_mem_Z15 .......
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1600:22:1600:34|*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1612:22:1612:34|*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":320:7:320:40|Synthesizing module sysmem0_ipgen_lscc_ahblmem_arbiter in library work.

	PORT_TYPE_S0=24'b010100100010111101010111
	PORT_TYPE_S1=24'b010100100010111101010111
	ADDR_WIDTH=32'b00000000000000000000000000001100
	RESET_MODE=40'b0000000001110011011110010110111001100011
	ARBITER_EN=32'b00000000000000000000000000000000
	DUAL_WRITE=32'b00000000000000000000000000000000
   Generated name = sysmem0_ipgen_lscc_ahblmem_arbiter_R/W_R/W_12_sync_0s_0s
Running optimization stage 1 on sysmem0_ipgen_lscc_ahblmem_arbiter_R/W_R/W_12_sync_0s_0s .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":4792:7:4792:32|Synthesizing module sysmem0_ipgen_lscc_sys_mem in library work.

	ADDR_DEPTH=32'b00000000000000000001000000000000
	DATA_WIDTH=32'b00000000000000000000000000100000
	MEMORY_TYPE=24'b010001010100001001010010
	PORT_COUNT=32'b00000000000000000000000000000010
	ECC_ENABLE=32'b00000000000000000000000000000000
	REGMODE_S0=24'b011100100110010101100111
	REGMODE_S1=24'b011100100110010101100111
	RESET_MODE_S0=32'b01110011011110010110111001100011
	RESET_MODE_S1=32'b01110011011110010110111001100011
	BYTE_ENABLE_S0=32'b00000000000000000000000000000001
	BYTE_ENABLE_S1=32'b00000000000000000000000000000001
	S0_START_ADDR=32'b00000000000000000000000000000000
	S1_START_ADDR=32'b00000000000000000000000000000000
	S0_END_ADDR=32'b00000000000000000011111111111111
	S1_END_ADDR=32'b00000000000000000011111111111111
	ACCESS_TYPE_S0=24'b010100100010111101010111
	ACCESS_TYPE_S1=24'b010100100010111101010111
	UNALIGNED_ACCESS_EN_S0=32'b00000000000000000000000000000000
	UNALIGNED_ACCESS_EN_S1=32'b00000000000000000000000000000000
	SHIFT_DIRECTION_S0=32'b01101110011011110110111001100101
	SHIFT_DIRECTION_S1=32'b01101110011011110110111001100101
	INIT_FILE=32'b01101110011011110110111001100101
	INIT_FILE_FORMAT=32'b01101110011011110110111001100101
	FAMILY=72'b010011010110000101100011011010000101100001001111001100110100110001000110
	ARBITER_EN=32'b00000000000000000000000000000000
	MEM_SIZE=56'b00110011001100100010110000110100001100000011100100110110
	MEM_ID=40'b0011000100101110001100000010111000110010
	FIFO_STREAMER_EN=32'b00000000000000000000000000000000
	FIFO_START_ADDR=32'b00000000000000000000000000000000
	FIFO_CLK_BYPASS=32'b00000000000000000000000000000000
	INIT_VALUE_00=8'b00110000
	INIT_VALUE_01=8'b00110000
	INIT_VALUE_02=8'b00110000
	INIT_VALUE_03=8'b00110000
	INIT_VALUE_04=8'b00110000
	INIT_VALUE_05=8'b00110000
	INIT_VALUE_06=8'b00110000
	INIT_VALUE_07=8'b00110000
	INIT_VALUE_08=8'b00110000
	INIT_VALUE_09=8'b00110000
	INIT_VALUE_0A=8'b00110000
	INIT_VALUE_0B=8'b00110000
	INIT_VALUE_0C=8'b00110000
	INIT_VALUE_0D=8'b00110000
	INIT_VALUE_0E=8'b00110000
	INIT_VALUE_0F=8'b00110000
	INIT_VALUE_10=8'b00110000
	INIT_VALUE_11=8'b00110000
	INIT_VALUE_12=8'b00110000
	INIT_VALUE_13=8'b00110000
	INIT_VALUE_14=8'b00110000
	INIT_VALUE_15=8'b00110000
	INIT_VALUE_16=8'b00110000
	INIT_VALUE_17=8'b00110000
	INIT_VALUE_18=8'b00110000
	INIT_VALUE_19=8'b00110000
	INIT_VALUE_1A=8'b00110000
	INIT_VALUE_1B=8'b00110000
	INIT_VALUE_1C=8'b00110000
	INIT_VALUE_1D=8'b00110000
	INIT_VALUE_1E=8'b00110000
	INIT_VALUE_1F=8'b00110000
	INIT_VALUE_20=8'b00110000
	INIT_VALUE_21=8'b00110000
	INIT_VALUE_22=8'b00110000
	INIT_VALUE_23=8'b00110000
	INIT_VALUE_24=8'b00110000
	INIT_VALUE_25=8'b00110000
	INIT_VALUE_26=8'b00110000
	INIT_VALUE_27=8'b00110000
	INIT_VALUE_28=8'b00110000
	INIT_VALUE_29=8'b00110000
	INIT_VALUE_2A=8'b00110000
	INIT_VALUE_2B=8'b00110000
	INIT_VALUE_2C=8'b00110000
	INIT_VALUE_2D=8'b00110000
	INIT_VALUE_2E=8'b00110000
	INIT_VALUE_2F=8'b00110000
	INIT_VALUE_30=8'b00110000
	INIT_VALUE_31=8'b00110000
	INIT_VALUE_32=8'b00110000
	INIT_VALUE_33=8'b00110000
	INIT_VALUE_34=8'b00110000
	INIT_VALUE_35=8'b00110000
	INIT_VALUE_36=8'b00110000
	INIT_VALUE_37=8'b00110000
	INIT_VALUE_38=8'b00110000
	INIT_VALUE_39=8'b00110000
	INIT_VALUE_3A=8'b00110000
	INIT_VALUE_3B=8'b00110000
	INIT_VALUE_3C=8'b00110000
	INIT_VALUE_3D=8'b00110000
	INIT_VALUE_3E=8'b00110000
	INIT_VALUE_3F=8'b00110000
	INIT_VALUE_40=8'b00110000
	INIT_VALUE_41=8'b00110000
	INIT_VALUE_42=8'b00110000
	INIT_VALUE_43=8'b00110000
	INIT_VALUE_44=8'b00110000
	INIT_VALUE_45=8'b00110000
	INIT_VALUE_46=8'b00110000
	INIT_VALUE_47=8'b00110000
	INIT_VALUE_48=8'b00110000
	INIT_VALUE_49=8'b00110000
	INIT_VALUE_4A=8'b00110000
	INIT_VALUE_4B=8'b00110000
	INIT_VALUE_4C=8'b00110000
	INIT_VALUE_4D=8'b00110000
	INIT_VALUE_4E=8'b00110000
	INIT_VALUE_4F=8'b00110000
	INIT_VALUE_50=8'b00110000
	INIT_VALUE_51=8'b00110000
	INIT_VALUE_52=8'b00110000
	INIT_VALUE_53=8'b00110000
	INIT_VALUE_54=8'b00110000
	INIT_VALUE_55=8'b00110000
	INIT_VALUE_56=8'b00110000
	INIT_VALUE_57=8'b00110000
	INIT_VALUE_58=8'b00110000
	INIT_VALUE_59=8'b00110000
	INIT_VALUE_5A=8'b00110000
	INIT_VALUE_5B=8'b00110000
	INIT_VALUE_5C=8'b00110000
	INIT_VALUE_5D=8'b00110000
	INIT_VALUE_5E=8'b00110000
	INIT_VALUE_5F=8'b00110000
	INIT_VALUE_60=8'b00110000
	INIT_VALUE_61=8'b00110000
	INIT_VALUE_62=8'b00110000
	INIT_VALUE_63=8'b00110000
	INIT_VALUE_64=8'b00110000
	INIT_VALUE_65=8'b00110000
	INIT_VALUE_66=8'b00110000
	INIT_VALUE_67=8'b00110000
	INIT_VALUE_68=8'b00110000
	INIT_VALUE_69=8'b00110000
	INIT_VALUE_6A=8'b00110000
	INIT_VALUE_6B=8'b00110000
	INIT_VALUE_6C=8'b00110000
	INIT_VALUE_6D=8'b00110000
	INIT_VALUE_6E=8'b00110000
	INIT_VALUE_6F=8'b00110000
	INIT_VALUE_70=8'b00110000
	INIT_VALUE_71=8'b00110000
	INIT_VALUE_72=8'b00110000
	INIT_VALUE_73=8'b00110000
	INIT_VALUE_74=8'b00110000
	INIT_VALUE_75=8'b00110000
	INIT_VALUE_76=8'b00110000
	INIT_VALUE_77=8'b00110000
	INIT_VALUE_78=8'b00110000
	INIT_VALUE_79=8'b00110000
	INIT_VALUE_7A=8'b00110000
	INIT_VALUE_7B=8'b00110000
	INIT_VALUE_7C=8'b00110000
	INIT_VALUE_7D=8'b00110000
	INIT_VALUE_7E=8'b00110000
	INIT_VALUE_7F=8'b00110000
	ADDR_WIDTH=32'b00000000000000000000000000001100
	BYTE_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH_S0_TAKE=32'b00000000000000000000000000001110
	ADDR_WIDTH_S1_TAKE=32'b00000000000000000000000000001110
	T_FAMILY=72'b010011010110000101100011011010000101100001001111001100110100110001000110
	T_BYTE_S0_EN=32'b00000000000000000000000000000001
	T_BYTE_S1_EN=32'b00000000000000000000000000000001
	T_ACCESS_TYPE_S1=24'b010100100010111101010111
   Generated name = sysmem0_ipgen_lscc_sys_mem_Z17
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":446:7:446:38|Synthesizing module sysmem0_ipgen_lscc_ahblmem_slave in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
	ADDR_DEPTH=32'b00000000000000000001000000000000
	ADDR_WIDTH=32'b00000000000000000000000000001100
	REG_MODE=24'b011100100110010101100111
	BYTE_ENABLE=32'b00000000000000000000000000000001
	START_ADDR=32'b00000000000000000000000000000000
	END_ADDR=32'b00000000000000000011111111111111
	PORT_TYPE=24'b010100100010111101010111
	RESET_MODE=32'b01110011011110010110111001100011
	BYTE_WIDTH=32'b00000000000000000000000000000100
	UNALIGNED_EN=32'b00000000000000000000000000000000
	UNALIGNED_DIR=32'b01101110011011110110111001100101
	MEMORY_TYPE=24'b010001010100001001010010
	ERR_STATE_SIZE=32'b00000000000000000000000000000011
	ERR_NORMAL_MODE=3'b001
	ERR_T1=3'b010
	ERR_T2=3'b100
	STATE_SIZE=32'b00000000000000000000000000001100
	SM_IDLE=12'b000000000001
	SM_WRITE_NSEQ=12'b000000000010
	SM_WRITE_SEQ=12'b000000000100
	SM_READ_NSEQ=12'b000000001000
	SM_READ_SEQ=12'b000000010000
	SM_READ_NSEQ_WAIT=12'b000000100000
	SM_READ_NSEQ_RESULT=12'b000001000000
	SM_READ_SEQ_INIT=12'b000010000000
	SM_READ_SEQ_BURST=12'b000100000000
	SM_WRITE_TO_READ=12'b001000000000
	SM_BUSY=12'b010000000000
	SM_ERROR=12'b100000000000
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
	IDLE=2'b00
	BUSY=2'b01
	NSEQ=2'b10
	SEQ=2'b11
	X32_WORD=3'b010
	X16_HALFWORD=3'b001
	X8_BYTE=3'b000
	HDATA_SIZE_DEF=3'b010
	BYTE_EN_POL=1'b1
	BYTE_EN_NEG=1'b0
	MEM_END_ADDR_LIMIT=32'b00000000000000000000000000010000
   Generated name = sysmem0_ipgen_lscc_ahblmem_slave_Z18
Running optimization stage 1 on sysmem0_ipgen_lscc_ahblmem_slave_Z18 .......
@W: CL169 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1004:20:1004:25|Pruning unused register genblk3.genblk1.ahbl_hsel_p2_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1004:20:1004:25|Pruning unused register genblk3.genblk1.ahbl_htrans_p2_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":984:12:984:17|Pruning unused register genblk3.ahbl_hsel_p_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":984:12:984:17|Pruning unused register genblk3.ahbl_htrans_p_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":984:12:984:17|Pruning unused register genblk3.ahbl_haddr_p_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1047:12:1047:17|Pruning unused bits 31 to 14 of genblk3.wr_addr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5002:11:5002:21|Removing wire fifo_full_o, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5047:30:5047:45|Removing wire mem_fifo_wdata_w, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5048:9:5048:25|Removing wire mem_fifo_clk_en_w, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5049:30:5049:44|Removing wire mem_fifo_addr_w, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5050:30:5050:47|Removing wire mem_fifo_byte_en_w, as there is no assignment to it.
Running optimization stage 1 on sysmem0_ipgen_lscc_sys_mem_Z17 .......
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5002:11:5002:21|*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":11:7:11:13|Synthesizing module sysmem0 in library work.

	MEM_ID=40'b0011000100101110001100000010111000110010
   Generated name = sysmem0_1.0.2
Running optimization stage 1 on sysmem0_1.0.2 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":478:7:478:35|Synthesizing module uart0_ipgen_lscc_uart_intface in library work.

	CLK_IN_MHZ=72'b001100110011100000101110001100000011000000110000001100000011000000110000
	BAUD_RATE=32'b00000000000000011100001000000000
	CLK_DIVISOR=32'b00000000000000000000000101001001
	UART_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	FIFO=32'b00000000000000000000000000000000
	LCR_DATA_BITS=32'b00000000000000000000000000001000
	LCR_STOP_BITS=32'b00000000000000000000000000000001
	LCR_PARITY_ENABLE=32'b00000000000000000000000000000000
	LCR_PARITY_ODD=32'b00000000000000000000000000000000
	LCR_PARITY_STICK=32'b00000000000000000000000000000000
	LCR_SET_BREAK=32'b00000000000000000000000000000000
	STDOUT_SIM=32'b00000000000000000000000000000000
	STDOUT_SIMFAST=32'b00000000000000000000000000000000
	LCR_PARITY_EVEN=32'b00000000000000000000000000000001
	A_RBR=4'b0000
	A_THR=4'b0000
	A_IER=4'b0001
	A_IIR=4'b0010
	A_LCR=4'b0011
	A_LSR=4'b0101
	A_DIV=3'b100
	idle=3'b000
	int0=3'b001
	int1=3'b010
	int2=3'b011
	int3=3'b100
   Generated name = uart0_ipgen_lscc_uart_intface_Z19
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":542:11:542:24|Removing wire fifo_empty_thr, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":543:11:543:23|Removing wire fifo_full_thr, as there is no assignment to it.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":548:8:548:13|Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":601:37:601:44|Removing wire thr_fifo, as there is no assignment to it.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":626:8:626:26|Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":629:8:629:13|Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":630:8:630:13|Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":631:8:631:13|Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":645:9:645:28|Removing wire fifo_almost_full_thr, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":646:9:646:29|Removing wire fifo_almost_empty_thr, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":647:15:647:26|Removing wire fifo_din_thr, as there is no assignment to it.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":648:8:648:18|Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":649:8:649:20|Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":650:9:650:25|Removing wire fifo_wr_pulse_thr, as there is no assignment to it.
Running optimization stage 1 on uart0_ipgen_lscc_uart_intface_Z19 .......
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":542:11:542:24|*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":543:11:543:23|*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1354:7:1354:34|Synthesizing module uart0_ipgen_lscc_uart_rxcver in library work.

	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	FIFO=32'b00000000000000000000000000000000
	ST_W=32'b00000000000000000000000000000101
	idle=5'b00001
	shift=5'b00010
	parity=5'b00100
	stop=5'b01000
	idle1=5'b10000
	lat_family=64'b0100110101100001011000110110100001011000010011110011001101000100
   Generated name = uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1389:17:1389:24|Removing wire rbr_fifo, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1396:11:1396:20|Removing wire fifo_empty, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1397:11:1397:26|Removing wire fifo_almost_full, as there is no assignment to it.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1405:14:1405:18|Object count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1418:8:1418:15|Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1420:15:1420:28|Removing wire rbr_fifo_error, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1432:9:1432:17|Removing wire fifo_full, as there is no assignment to it.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1435:9:1435:25|Removing wire fifo_almost_empty, as there is no assignment to it.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1436:15:1436:22|Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1437:8:1437:14|Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1438:8:1438:16|Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1439:9:1439:21|Removing wire fifo_wr_pulse, as there is no assignment to it.
Running optimization stage 1 on uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D .......
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1389:17:1389:24|*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1396:11:1396:20|*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1397:11:1397:26|*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1998:7:1998:34|Synthesizing module uart0_ipgen_lscc_uart_txmitt in library work.

	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	FIFO=32'b00000000000000000000000000000000
	ST_W=32'b00000000000000000000000000000111
	start=7'b0000001
	shift=7'b0000010
	parity=7'b0000100
	stop_1bit=7'b0001000
	stop_2bit=7'b0010000
	stop_halfbit=7'b0100000
	start1=7'b1000000
   Generated name = uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2040:8:2040:20|Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2045:8:2045:16|Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2046:8:2046:16|Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2048:14:2048:20|Object count_v is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2049:8:2049:17|Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2050:8:2050:19|Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2051:8:2051:16|Object last_word is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2572:7:2572:27|Synthesizing module uart0_ipgen_lscc_uart in library work.

	APB_ENABLE=32'b00000000000000000000000000000001
	SYS_CLOCK_FREQ=72'b001100110011100000101110001100000011000000110000001100000011000000110000
	BAUD_RATE=32'b00000000000000011100001000000000
	CLK_DIVISOR=32'b00000000000000000000000101001001
	UART_WB_ADR_WIDTH=32'b00000000000000000000000000000100
	UART_WB_DAT_WIDTH=32'b00000000000000000000000000001000
	FIFO=32'b00000000000000000000000000000000
	LCR_DATA_BITS=32'b00000000000000000000000000001000
	LCR_STOP_BITS=32'b00000000000000000000000000000001
	LCR_PARITY_ENABLE=32'b00000000000000000000000000000000
	LCR_PARITY_ODD=32'b00000000000000000000000000000000
	LCR_PARITY_STICK=32'b00000000000000000000000000000000
	LCR_SET_BREAK=32'b00000000000000000000000000000000
	STDOUT_SIM=32'b00000000000000000000000000000000
	STDOUT_SIMFAST=32'b00000000000000000000000000000000
	MODEM_ENA=32'b00000000000000000000000000000000
   Generated name = uart0_ipgen_lscc_uart_Z20
Running optimization stage 1 on uart0_ipgen_lscc_uart_Z20 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":11:7:11:11|Synthesizing module uart0 in library work.
Running optimization stage 1 on uart0 .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP.v":66:7:66:12|Synthesizing module SOC_IP in library work.
Running optimization stage 1 on SOC_IP .......
@N: CG364 :"D:\docs\FPGA\SOC_IP\SOC_IP\SOC_IP_Top.v":43:7:43:20|Synthesizing module HelloWorld_Top in library work.
Running optimization stage 1 on HelloWorld_Top .......
Running optimization stage 2 on HelloWorld_Top .......
Running optimization stage 2 on SOC_IP .......
Running optimization stage 2 on uart0 .......
Running optimization stage 2 on uart0_ipgen_lscc_uart_Z20 .......
@W: CL246 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2598:16:2598:26|Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2599:17:2599:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2613:10:2613:14|Input DCD_N is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2614:10:2614:14|Input CTS_N is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2615:10:2615:14|Input DSR_N is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2616:10:2616:13|Input RI_N is unused.
Running optimization stage 2 on uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64 .......
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2253:16:2253:21|Trying to extract state machine for register nfifo_fsm.tx_state.
Extracted state machine for register nfifo_fsm.tx_state
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2027:10:2027:23|Input fifo_empty_thr is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2028:10:2028:22|Input fifo_full_thr is unused.
Running optimization stage 2 on uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D .......
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1590:4:1590:9|Trying to extract state machine for register cs_state.
Extracted state machine for register cs_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Running optimization stage 2 on uart0_ipgen_lscc_uart_intface_Z19 .......
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1070:16:1070:21|Trying to extract state machine for register nfifo_int.cs_state.
Extracted state machine for register nfifo_int.cs_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":520:38:520:45|Input rbr_fifo is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":541:10:541:19|Input fifo_empty is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":544:10:544:15|Input thr_rd is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":545:10:545:25|Input fifo_almost_full is unused.
Running optimization stage 2 on sysmem0_1.0.2 .......
Running optimization stage 2 on sysmem0_ipgen_lscc_ahblmem_slave_Z18 .......
@W: CL177 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1047:12:1047:17|Sharing sequential element genblk3.wr_addr_r. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1085:12:1085:17|Sharing sequential element genblk3.ahbl_hreadyout_r. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Trying to extract state machine for register genblk3.bridge_sm_r.
Extracted state machine for register genblk3.bridge_sm_r
State machine has 9 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
@W: CL249 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Initial value is not supported on state machine genblk3.bridge_sm_r
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1072:12:1072:17|Trying to extract state machine for register genblk3.err_sm_r.
Extracted state machine for register genblk3.err_sm_r
State machine has 3 reachable states with original encodings of:
   001
   010
   100
@W: CL249 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1072:12:1072:17|Initial value is not supported on state machine genblk3.err_sm_r
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":469:10:469:25|Input ahbl_hmastlock_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":470:16:470:27|Input ahbl_hprot_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":481:10:481:20|Input mem_error_i is unused.
Running optimization stage 2 on sysmem0_ipgen_lscc_sys_mem_Z17 .......
@W: CL246 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":4963:17:4963:31|Input port bits 31 to 14 of ahbl_s0_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":4981:17:4981:31|Input port bits 31 to 14 of ahbl_s1_haddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":4997:10:4997:19|Input fifo_clk_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":4998:10:4998:21|Input fifo_wr_en_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":4999:16:4999:29|Input fifo_wr_data_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5000:10:5000:28|Input fifo_interface_en_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5001:10:5001:27|Input fifo_address_rst_i is unused.
Running optimization stage 2 on sysmem0_ipgen_lscc_ahblmem_arbiter_R/W_R/W_12_sync_0s_0s .......
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":328:10:328:14|Input clk_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":329:10:329:14|Input rst_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":333:31:333:39|Input addr_s0_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":341:31:341:39|Input addr_s1_i is unused.
Running optimization stage 2 on pmi_ram_dp_true_be_Z16 .......
Running optimization stage 2 on sysmem0_ipgen_lscc_mem_Z15 .......
Running optimization stage 2 on gpio0 .......
Running optimization stage 2 on gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s .......
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":244:16:244:21|Trying to extract state machine for register genblk1.bus_sm_cs.
Extracted state machine for register genblk1.bus_sm_cs
State machine has 4 reachable states with original encodings of:
   0001
   0010
   0100
   1000
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":77:10:77:22|Input apb_penable_i is unused.
Running optimization stage 2 on BB .......
Running optimization stage 2 on gpio0_ipgen_lscc_gpio_lmmi_Z14 .......
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":695:35:695:40|Input gpio_i is unused.
Running optimization stage 2 on gpio0_ipgen_lscc_gpio_Z13 .......
@W: CL246 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":465:17:465:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":452:35:452:46|Input lmmi_wdata_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":456:10:456:22|Input lmmi_wr_rdn_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":457:33:457:45|Input lmmi_offset_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":458:10:458:23|Input lmmi_request_i is unused.
Running optimization stage 2 on cpu0_0s_0s_4294967295_0_4294967295_0_4294901760_Z12 .......
Running optimization stage 2 on cpu0_ipgen_Riscv_Dbg_IC .......
Extracted state machine for register _zz_145_
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on cpu0_ipgen_StreamFifoLowLatency_Dbg_IC .......
Running optimization stage 2 on cpu0_ipgen_vex_debug_0s_MachXO3LF_14s .......
Running optimization stage 2 on cpu0_ipgen_SystemDebugger .......
Running optimization stage 2 on cpu0_ipgen_JtagBridge .......
Running optimization stage 2 on cpu0_ipgen_FlowCCByToggle .......
Running optimization stage 2 on cpu0_ipgen_BufferCC_1_ .......
Running optimization stage 2 on DCCA .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s .......
Running optimization stage 2 on cpu0_ipgen_d_ff_plain_rst_we_t_2s_0_0_0 .......
Running optimization stage 2 on cpu0_ipgen_d_ff_plain_rst_we_t_1s_0_0_0 .......
Running optimization stage 2 on cpu0_ipgen_d_ff_plain_rst_t_1s_0_0_0 .......
Running optimization stage 2 on cpu0_ipgen_timer_32 .......
Running optimization stage 2 on cpu0_ipgen_pic_3s_0_4_8_12 .......
Running optimization stage 2 on cpu0_ipgen_lscc_cpu_ahbl_mux_4294901760 .......
Running optimization stage 2 on cpu0_ipgen_riscvsmall_Z11 .......
Running optimization stage 2 on apb0_32s_1s_33792_1024_32768_1024_34816_1024 .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_bus_Z10 .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_multiplexor_32s_32s_32s_3s_0s .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_decoder_comp_32s_34816_1024_32s_1s_35839_10s .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_34816_1024 .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_decoder_comp_32s_32768_1024_32s_1s_33791_10s .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_32768_1024 .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_decoder_comp_32s_33792_1024_32s_1s_34815_10s .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_decoder_prim_32s_1s_32s_1s_1_33792_1024 .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_decoder_Z9 .......
Running optimization stage 2 on apb0_ipgen_lscc_apb_interconnect_Z8 .......
Running optimization stage 2 on ahbl2apb0_32s .......
Running optimization stage 2 on ahbl2apb0_ipgen_lscc_ahbl2apb_Z7 .......
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":334:4:334:9|Trying to extract state machine for register buff_valid_r.
Extracted state machine for register buff_valid_r
State machine has 3 reachable states with original encodings of:
   00
   01
   11
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":210:4:210:9|Trying to extract state machine for register cs_ahbl_sm.
Extracted state machine for register cs_ahbl_sm
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@W: CL247 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":62:16:62:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused

@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":50:10:50:15|Input pclk_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":51:10:51:18|Input presetn_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":58:16:58:28|Input ahbl_hburst_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":59:16:59:27|Input ahbl_hsize_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":60:10:60:25|Input ahbl_hmastlock_i is unused.
@N: CL159 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":61:16:61:27|Input ahbl_hprot_i is unused.
Running optimization stage 2 on ahbl0_Z6 .......
Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_bus_Z5 .......
Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3 .......
@N: CL201 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":3136:4:3136:9|Trying to extract state machine for register cs_sm.
Extracted state machine for register cs_sm
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"D:\docs\FPGA\SOC_IP\SOC_IP\./lib/latticesemi.com/module/ahbl0/1.1.4/rtl\ahbl0.v":3066:16:3066:28|Input port bit 0 of ahbl_htrans_i[1:0] is unused

Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_multiplexor_32s_32s_2s_0s .......
Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_32768_3072_32s_35839_12s .......
Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_Z4 .......
Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_decoder_comp_1s_0_16384_32s_16383_14s .......
Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_decoder_prim_8s_32s_1s_1_Z3 .......
Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_decoder_Z2 .......
Running optimization stage 2 on ahbl0_ipgen_lscc_ahbl_interconnect_Z1 .......
Running optimization stage 2 on WS2812_module .......
@N: CL201 :"D:\docs\FPGA\WS2812_IP\rtl\WS2812_IP.v":132:0:132:5|Trying to extract state machine for register SM_Led.
Extracted state machine for register SM_Led
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"D:\docs\FPGA\WS2812_IP\rtl\WS2812_IP.v":51:0:51:5|Trying to extract state machine for register SM_APB.
Extracted state machine for register SM_APB
State machine has 2 reachable states with original encodings of:
   00
   01
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on GSR .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\docs\FPGA\SOC_IP\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 188MB peak: 225MB)

Process took 0h:00m:15s realtime, 0h:00m:15s cputime

Process completed successfully.
# Mon Jun 14 18:20:04 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-F9DG68B

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File D:\docs\FPGA\SOC_IP\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 14 18:20:05 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\docs\FPGA\SOC_IP\impl1\synwork\SOC_IP_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:15s; Memory used current: 29MB peak: 29MB)

Process took 0h:00m:17s realtime, 0h:00m:15s cputime

Process completed successfully.
# Mon Jun 14 18:20:05 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-F9DG68B

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File D:\docs\FPGA\SOC_IP\impl1\synwork\SOC_IP_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 14 18:20:07 2021

###########################################################]
# Mon Jun 14 18:20:07 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-F9DG68B

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1_scck.rpt 
See clock summary report "D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 155MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 155MB peak: 157MB)

@N: FX493 |Applying initial value "0" on instance inputArea_target.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0000" on instance jtag_tap_fsm_state[3:0].
@N: FX493 |Applying initial value "010" on instance genblk3\.ahbl_hsize_p_r[2:0].
@N: FX493 |Applying initial value "00000000000000" on instance genblk3\.rd_prev_r[13:0].
@N: FX493 |Applying initial value "0" on instance genblk3\.ahbl_hresp_r.
@N: FX493 |Applying initial value "1" on instance genblk3\.ahbl_hreadyout_ext_r.
@W: BN132 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2491:16:2491:21|Removing sequential instance HelloWorld_inst.uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance HelloWorld_inst.uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Tristate driver gpio_en_o_1 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_en_o_1 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Tristate driver gpio_en_o_2 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_en_o_2 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Tristate driver gpio_en_o_3 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_en_o_3 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Tristate driver gpio_en_o_4 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_en_o_4 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Tristate driver gpio_en_o_5 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_en_o_5 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Tristate driver gpio_en_o_6 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_en_o_6 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Tristate driver gpio_en_o_7 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_en_o_7 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":697:36:697:44|Tristate driver gpio_en_o_8 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_en_o_8 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":696:36:696:41|Tristate driver gpio_o_1 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_o_1 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":696:36:696:41|Tristate driver gpio_o_2 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) on net gpio_o_2 (in view: work.gpio0_ipgen_lscc_gpio_lmmi_Z14(verilog)) has its enable tied to GND.
@W: MO129 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":984:12:984:17|Sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.bridge_s0.genblk3.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":984:12:984:17|Sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.bridge_s0.genblk3.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":984:12:984:17|Sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s0.bridge_s0.genblk3.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":984:12:984:17|Sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.bridge_s1.genblk3.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@N: BN115 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":5381:37:5381:45|Removing instance u_arbiter (in view: work.sysmem0_ipgen_lscc_sys_mem_Z17(verilog)) of type view:work.sysmem0_ipgen_lscc_ahblmem_arbiter_R\/W_R\/W_12_sync_0s_0s(verilog) because it does not drive other instances.
Encoding state machine SM_Led[4:0] (in view: work.WS2812_module(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine SM_APB[1:0] (in view: work.WS2812_module(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"d:\docs\fpga\ws2812_ip\rtl\ws2812_ip.v":51:0:51:5|There are no possible illegal states for state machine SM_APB[1:0] (in view: work.WS2812_module(verilog)); safe FSM implementation is not required.
Encoding state machine cs_sm[2:0] (in view: work.ahbl0_ipgen_lscc_ahbl_default_slv_32s_2s_0s_1s_2s_0_1_2_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine cs_ahbl_sm[8:0] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine buff_valid_r[2:0] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   11 -> 10
Encoding state machine _zz_145_[4:0] (in view: work.cpu0_ipgen_Riscv_Dbg_IC(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine genblk1\.bus_sm_cs[3:0] (in view: work.gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s(verilog))
original code -> new code
   0001 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":244:16:244:21|There are no possible illegal states for state machine genblk1\.bus_sm_cs[3:0] (in view: work.gpio0_ipgen_lscc_apb2lmmi_8s_6s_1s_1_2_4_8_4s(verilog)); safe FSM implementation is not required.
Encoding state machine genblk3\.err_sm_r[2:0] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine genblk3\.bridge_sm_r[8:0] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog))
original code -> new code
   000000000001 -> 000000001
   000000000010 -> 000000010
   000000000100 -> 000000100
   000000100000 -> 000001000
   000001000000 -> 000010000
   000010000000 -> 000100000
   000100000000 -> 001000000
   001000000000 -> 010000000
   010000000000 -> 100000000
@N: FX493 |Applying initial value "1" on instance genblk3\.bridge_sm_r[0].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[1].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[2].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[3].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[4].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[5].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[6].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[7].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[8].
Encoding state machine genblk3\.err_sm_r[2:0] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_0(verilog))
original code -> new code
   001 -> 00
   010 -> 01
   100 -> 10
Encoding state machine genblk3\.bridge_sm_r[8:0] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_0(verilog))
original code -> new code
   000000000001 -> 000000001
   000000000010 -> 000000010
   000000000100 -> 000000100
   000000100000 -> 000001000
   000001000000 -> 000010000
   000010000000 -> 000100000
   000100000000 -> 001000000
   001000000000 -> 010000000
   010000000000 -> 100000000
@N: FX493 |Applying initial value "1" on instance genblk3\.bridge_sm_r[0].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[1].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[2].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[3].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[4].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[5].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[6].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[7].
@N: FX493 |Applying initial value "0" on instance genblk3\.bridge_sm_r[8].
Encoding state machine nfifo_int\.cs_state[3:0] (in view: work.uart0_ipgen_lscc_uart_intface_Z19(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1070:16:1070:21|There are no possible illegal states for state machine nfifo_int\.cs_state[3:0] (in view: work.uart0_ipgen_lscc_uart_intface_Z19(verilog)); safe FSM implementation is not required.
Encoding state machine cs_state[4:0] (in view: work.uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine nfifo_fsm\.tx_state[6:0] (in view: work.uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64(verilog))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 194MB)

@W: MO197 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing FSM register genblk3\.bridge_sm_r[8] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) because its output is a constant.
@W: MO197 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing FSM register genblk3\.bridge_sm_r[6] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) because its output is a constant.
@W: MO197 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing FSM register genblk3\.bridge_sm_r[5] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) because its output is a constant.
@W: MO197 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing FSM register genblk3\.bridge_sm_r[2] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) because its output is a constant.
@W: MO197 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing FSM register genblk3\.bridge_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) because its output is a constant.
@W: MO197 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1072:12:1072:17|Removing FSM register genblk3\.err_sm_r[0] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) because its output is a constant.
@W: MO197 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing FSM register genblk3\.bridge_sm_r[7] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) because its output is a constant.
@W: MO197 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1072:12:1072:17|Removing FSM register genblk3\.err_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) because its output is a constant.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[2] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[3] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[4] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[5] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[6] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[7] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[8] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[9] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[10] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[11] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[12] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1020:12:1020:17|Removing sequential instance genblk3\.rd_prev_r[13] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance genblk3\.genblk2\.rd_burst_r[13:0] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing sequential instance genblk3\.bridge_sm_r[4] (in view: work.sysmem0_ipgen_lscc_ahblmem_slave_Z18_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MF578 |Incompatible asynchronous control logic preventing generated clock conversion.

Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 196MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 196MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist HelloWorld_Top 

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 196MB)



Clock Summary
******************

          Start                                                                     Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                                     Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                    100.0 MHz     10.000        system       system_clkgroup         8    
                                                                                                                                                          
0 -       HelloWorld_Top|sys_clk                                                    38.0 MHz      26.316        inferred     Inferred_clkgroup_0     1958 
                                                                                                                                                          
0 -       cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            100.0 MHz     10.000        inferred     Inferred_clkgroup_1     83   
                                                                                                                                                          
0 -       cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     9    
==========================================================================================================================================================



Clock Load Summary
***********************

                                                                          Clock     Source                                                                                                            Clock Pin                                                                                                                  Non-clock Pin     Non-clock Pin                                                                                            
Clock                                                                     Load      Pin                                                                                                               Seq Example                                                                                                                Seq Example       Comb Example                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                    8         -                                                                                                                 HelloWorld_inst.gpio0_inst.lscc_gpio_inst.genblk1\.lscc_gpio_lmmi_0.lmmi_rdata_o[0].C                                      -                 -                                                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
HelloWorld_Top|sys_clk                                                    1958      OSCH_inst.OSC(OSCH)                                                                                               HelloWorld_inst.uart0_inst.lscc_uart_inst.u_txmitt.tx_in_shift_s.C                                                         -                 -                                                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            83        HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk2\.TCK_buff.CLKO(DCCA)       HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_bypass.C                               -                 HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.un1_io_jtag_tck.I[0](inv)     
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     9         HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk1\.jtag.jtck(jtagconn16)     HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[1:0].C     -                 HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.ce_delay_reg_CLK.I[0](inv)
============================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT531 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":943:20:943:21|Found signal identified as System clock which controls 8 sequential elements including HelloWorld_inst.gpio0_inst.lscc_gpio_inst.genblk1\.lscc_gpio_lmmi_0.lmmi_rdata_o[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"d:\docs\fpga\ws2812_ip\rtl\ws2812_ip.v":51:0:51:5|Found inferred clock HelloWorld_Top|sys_clk which controls 1958 sequential elements including HelloWorld_inst.WS2812_inst.SM_APB[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 1942 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 8 clock pin(s) of sequential element(s)
0 instances converted, 8 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                      
-------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       OSCH_inst.OSC       OSCH                   1850       HelloWorld_inst.WS2812_inst.SM_APB[0]
@KP:ckid0_3       ENCRYPTED           DCCA                   83         ENCRYPTED                            
@KP:ckid0_4       ENCRYPTED           jtagconn16             9          ENCRYPTED                            
=============================================================================================================
=============================================================================================================================== Gated/Generated Clocks ===============================================================================================================================
Clock Tree ID     Driving Element                                                                                Drive Element Type     Unconverted Fanout     Sample Instance                                                                         Explanation                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_2       HelloWorld_inst.gpio0_inst.lscc_gpio_inst.genblk1\.lscc_gpio_lmmi_0.lmmi_rdata_valid_o.OUT     and                    8                      HelloWorld_inst.gpio0_inst.lscc_gpio_inst.genblk1\.lscc_gpio_lmmi_0.lmmi_rdata_o[7]     Clock source is invalid for GCC
======================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 192MB peak: 196MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 193MB peak: 196MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 194MB peak: 196MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 196MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Mon Jun 14 18:20:12 2021

###########################################################]
# Mon Jun 14 18:20:12 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-F9DG68B

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)

@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":455:11:455:22|Tristate driver lmmi_ready_o (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_ready_o (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":454:11:454:28|Tristate driver lmmi_rdata_valid_o (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_valid_o (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Tristate driver lmmi_rdata_o_1 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_o_1 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Tristate driver lmmi_rdata_o_2 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_o_2 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Tristate driver lmmi_rdata_o_3 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_o_3 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Tristate driver lmmi_rdata_o_4 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_o_4 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Tristate driver lmmi_rdata_o_5 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_o_5 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Tristate driver lmmi_rdata_o_6 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_o_6 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Tristate driver lmmi_rdata_o_7 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_o_7 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.
@N: MO111 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":453:36:453:47|Tristate driver lmmi_rdata_o_8 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) on net lmmi_rdata_o_8 (in view: work.gpio0_ipgen_lscc_gpio_Z13(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 187MB)

@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":244:16:244:21|Removing sequential instance gpio0_inst.lscc_gpio_inst.genblk2\.lscc_apb2lmmi_0.genblk1\.lmmi_offset_o[1] (in view: work.SOC_IP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/gpio0/1.4.1/rtl\gpio0.v":244:16:244:21|Removing sequential instance gpio0_inst.lscc_gpio_inst.genblk2\.lscc_apb2lmmi_0.genblk1\.lmmi_offset_o[0] (in view: work.SOC_IP(verilog)) because it does not drive other instances.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MO231 :"d:\docs\fpga\ws2812_ip\rtl\ws2812_ip.v":132:0:132:5|Found counter in view:work.WS2812_module(verilog) instance led_counter[8:0] 
@N: MO231 :"d:\docs\fpga\ws2812_ip\rtl\ws2812_ip.v":132:0:132:5|Found counter in view:work.WS2812_module(verilog) instance led_bit_counter[8:0] 
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":210:4:210:9|Removing sequential instance apb_paddr_r[9] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":210:4:210:9|Removing sequential instance apb_paddr_r[8] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":210:4:210:9|Removing sequential instance apb_paddr_r[7] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":210:4:210:9|Removing sequential instance apb_paddr_r[6] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":334:4:334:9|Removing sequential instance haddr_r[9] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":334:4:334:9|Removing sequential instance haddr_r[8] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":334:4:334:9|Removing sequential instance haddr_r[7] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":334:4:334:9|Removing sequential instance haddr_r[6] (in view: work.ahbl2apb0_ipgen_lscc_ahbl2apb_Z7(verilog)) because it does not drive other instances.
@N: MO231 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1590:4:1590:9|Found counter in view:work.uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D(verilog) instance databit_recved_num[3:0] 
@N: MO231 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1590:4:1590:9|Found counter in view:work.uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D(verilog) instance counter[15:0] 
@N: MF179 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":1448:31:1448:51|Found 16 by 16 bit equality operator ('==') counter_eq_div_2 (in view: work.uart0_ipgen_lscc_uart_rxcver_8s_0s_5s_1_2_4_8_16_MachXO3D(verilog))
@N: MO231 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2253:16:2253:21|Found counter in view:work.uart0_ipgen_lscc_uart_txmitt_8s_0s_7s_1_2_4_8_16_32_64(verilog) instance nfifo_fsm\.counter[15:0] 

Starting factoring (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:11s; Memory used current: 214MB peak: 214MB)

@W: BN132 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.bridge_s1.genblk3.bridge_sm_r[8] because it is equivalent to instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.bridge_s1.genblk3.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.bridge_s1.genblk3.bridge_sm_r[6] because it is equivalent to instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.bridge_s1.genblk3.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.bridge_s1.genblk3.bridge_sm_r[5] because it is equivalent to instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1.bridge_s1.genblk3.bridge_sm_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1060:12:1060:17|Removing sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.bridge_sm_r[2] (in view: work.SOC_IP(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:15s; Memory used current: 242MB peak: 242MB)

@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[13] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[12] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[11] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[10] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[9] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[8] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[7] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[6] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[5] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[4] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[3] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[2] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[1] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":1034:20:1034:25|Removing sequential instance HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s1\.bridge_s1.genblk3\.genblk2\.rd_burst_r[0] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":334:4:334:9|Removing sequential instance HelloWorld_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.haddr_r[14] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":334:4:334:9|Removing sequential instance HelloWorld_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.haddr_r[13] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":334:4:334:9|Removing sequential instance HelloWorld_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.haddr_r[12] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":210:4:210:9|Removing sequential instance HelloWorld_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.apb_paddr_r[14] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":210:4:210:9|Removing sequential instance HelloWorld_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.apb_paddr_r[13] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/module/ahbl2apb0/1.0.6/rtl\ahbl2apb0.v":210:4:210:9|Removing sequential instance HelloWorld_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.apb_paddr_r[12] (in view: work.HelloWorld_Top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:16s; Memory used current: 242MB peak: 252MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:17s; Memory used current: 243MB peak: 252MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:18s; Memory used current: 243MB peak: 252MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:18s; Memory used current: 243MB peak: 252MB)


Finished preparing to map (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:18s; Memory used current: 243MB peak: 252MB)


Finished technology mapping (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:20s; Memory used current: 278MB peak: 319MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:21s		     1.30ns		3054 /      1809

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:21s; Memory used current: 278MB peak: 319MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"d:\docs\fpga\ws2812_ip\rtl\ws2812_ip.v":51:0:51:5|Generating RAM HelloWorld_inst.WS2812_inst.led_colour_1[23:0]
@N: FO126 :"d:\docs\fpga\ws2812_ip\rtl\ws2812_ip.v":51:0:51:5|Generating RAM HelloWorld_inst.WS2812_inst.led_colour[23:0]

Finished restoring hierarchy (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:23s; Memory used current: 280MB peak: 319MB)


Start Writing Netlists (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:24s; Memory used current: 226MB peak: 319MB)

Writing Analyst data base D:\docs\FPGA\SOC_IP\impl1\synwork\SOC_IP_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:24s; Memory used current: 270MB peak: 319MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\docs\FPGA\SOC_IP\impl1\SOC_IP_impl1.edi
@W: BW268 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":2677:45:2677:53|Ignoring parameter CLK_IN_MHZ with floating-point value in -edn file
@W: BW268 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/uart0/1.2.0/rtl\uart0.v":47:27:47:40|Ignoring parameter SYS_CLOCK_FREQ with floating-point value in -edn file
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:25s; Memory used current: 277MB peak: 319MB)


Start final timing analysis (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:26s; Memory used current: 269MB peak: 319MB)

@W: MT246 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/sysmem0/1.0.2/rtl\sysmem0.v":2834:69:2834:73|Blackbox pmi_ram_dp_true_be_Z16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/cpu0/2.0.0/rtl\cpu0.v":56739:21:56739:28|Blackbox DCCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\docs\fpga\soc_ip\soc_ip\./lib/latticesemi.com/ip/cpu0/2.0.0/rtl\cpu0.v":56494:90:56494:93|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock HelloWorld_Top|sys_clk with period 26.32ns. Please declare a user-defined clock on net sys_clk.
@W: MT420 |Found inferred clock cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK.
@W: MT420 |Found inferred clock cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.bscan_DRCK.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Jun 14 18:20:49 2021
#


Top view:               HelloWorld_Top
Requested Frequency:    38.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.728

                                                                          Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                            Frequency     Frequency     Period        Period        Slack     Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_Top|sys_clk                                                    38.0 MHz      47.7 MHz      26.316        20.976        5.339     inferred     Inferred_clkgroup_0
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock            100.0 MHz     152.8 MHz     10.000        6.543         1.728     inferred     Inferred_clkgroup_1
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     100.0 MHz     164.2 MHz     10.000        6.090         1.955     inferred     Inferred_clkgroup_2
System                                                                    100.0 MHz     137.1 MHz     10.000        7.294         2.706     system       system_clkgroup    
============================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                               Ending                                                                 |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 System                                                                 |  10.000      2.706   |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                 HelloWorld_Top|sys_clk                                                 |  26.316      12.747  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                 cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock  |  10.000      7.927   |  No paths    -      |  10.000      7.927  |  No paths    -    
HelloWorld_Top|sys_clk                                                 System                                                                 |  26.316      6.740   |  No paths    -      |  No paths    -      |  No paths    -    
HelloWorld_Top|sys_clk                                                 HelloWorld_Top|sys_clk                                                 |  26.316      5.339   |  No paths    -      |  No paths    -      |  No paths    -    
HelloWorld_Top|sys_clk                                                 cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock         |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock         System                                                                 |  No paths    -       |  No paths    -      |  No paths    -      |  10.000      9.028
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock         HelloWorld_Top|sys_clk                                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock         cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock         |  10.000      4.829   |  No paths    -      |  5.000       1.728  |  No paths    -    
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock  System                                                                 |  10.000      7.795   |  No paths    -      |  No paths    -      |  No paths    -    
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock  cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock         |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock  cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock  |  10.000      6.955   |  No paths    -      |  5.000       1.955  |  5.000       3.108
=====================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: HelloWorld_Top|sys_clk
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                    Starting                                                                                                   Arrival          
Instance                                                                                                                            Reference                  Type        Pin     Net                                                         Time        Slack
                                                                                                                                    Clock                                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_SRC2_CTRL[1]                                    HelloWorld_Top|sys_clk     FD1P3AX     Q       decode_to_execute_SRC2_CTRL[1]                              1.377       5.339
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_INSTRUCTION[7]                                  HelloWorld_Top|sys_clk     FD1P3AX     Q       decode_to_execute_INSTRUCTION[7]                            1.188       5.529
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_INSTRUCTION[20]                                 HelloWorld_Top|sys_clk     FD1P3AX     Q       decode_to_execute_INSTRUCTION[20]                           1.188       5.529
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_RS2[0]                                          HelloWorld_Top|sys_clk     FD1P3AX     Q       decode_to_execute_RS2[0]                                    1.180       5.537
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_PC[0]                                           HelloWorld_Top|sys_clk     FD1P3AX     Q       decode_to_execute_PC[0]                                     1.148       5.569
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_SRC2_CTRL[0]                                    HelloWorld_Top|sys_clk     FD1P3AX     Q       decode_to_execute_SRC2_CTRL[0]                              1.321       5.713
HelloWorld_inst.ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor.ahbl_hsel_dec_r[0]     HelloWorld_Top|sys_clk     FD1P3DX     Q       ahbl_hsel_dec_r[0]                                          1.324       6.202
HelloWorld_inst.ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor.ahbl_hsel_dec_r[1]     HelloWorld_Top|sys_clk     FD1P3DX     Q       ahbl_hsel_dec_r[1]                                          1.324       6.202
HelloWorld_inst.ahbl2apb0_inst.lscc_ahbl2apb_inst.ahbl_hreadyout_o                                                                  HelloWorld_Top|sys_clk     FD1S3BX     Q       ahbl0_inst_AHBL_M01_interconnect_HREADYOUT_interconnect     1.204       6.322
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_SRC1_CTRL[1]                                    HelloWorld_Top|sys_clk     FD1P3AX     Q       decode_to_execute_SRC1_CTRL[1]                              1.417       6.546
================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                           Starting                                                                                                      Required          
Instance                                                                                                                   Reference                  Type        Pin     Net                                                            Time         Slack
                                                                                                                           Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2]     HelloWorld_Top|sys_clk     FD1S3DX     D       IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_4_i_i[2]     26.404       5.339
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s0\.bridge_s0.genblk3\.ahbl_hreadyout_ext_r                          HelloWorld_Top|sys_clk     FD1S3AY     D       ahbl_hreadyout_ext_r_s                                         26.404       5.572
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s0\.bridge_s0.genblk3\.bridge_sm_r[3]                                HelloWorld_Top|sys_clk     FD1S3AX     D       N_214_i                                                        26.404       5.572
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[1]     HelloWorld_Top|sys_clk     FD1S3DX     D       IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_4_i_i[1]     26.404       6.356
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_pending_value[2]                        HelloWorld_Top|sys_clk     FD1S3DX     D       IBusSimplePlugin_pending_next[2]                               26.778       6.500
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_fetchPc_pcReg[1]                        HelloWorld_Top|sys_clk     FD1P3DX     SP      IBusSimplePlugin_fetchPc_pcReg4                                25.844       6.549
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_fetchPc_pcReg[2]                        HelloWorld_Top|sys_clk     FD1P3DX     SP      IBusSimplePlugin_fetchPc_pcReg4                                25.844       6.549
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_fetchPc_pcReg[3]                        HelloWorld_Top|sys_clk     FD1P3DX     SP      IBusSimplePlugin_fetchPc_pcReg4                                25.844       6.549
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_fetchPc_pcReg[4]                        HelloWorld_Top|sys_clk     FD1P3DX     SP      IBusSimplePlugin_fetchPc_pcReg4                                25.844       6.549
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_fetchPc_pcReg[5]                        HelloWorld_Top|sys_clk     FD1P3DX     SP      IBusSimplePlugin_fetchPc_pcReg4                                25.844       6.549
===========================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      26.316
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         26.404

    - Propagation time:                      21.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.339

    Number of logic level(s):                18
    Starting point:                          HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_SRC2_CTRL[1] / Q
    Ending point:                            HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2] / D
    The start point is clocked by            HelloWorld_Top|sys_clk [rising] (rise=0.000 fall=13.158 period=26.316) on pin CK
    The end   point is clocked by            HelloWorld_Top|sys_clk [rising] (rise=0.000 fall=13.158 period=26.316) on pin CK

Instance / Net                                                                                                                                                          Pin      Pin               Arrival      No. of    
Name                                                                                                                                                       Type         Name     Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_to_execute_SRC2_CTRL[1]                                                           FD1P3AX      Q        Out     1.377     1.377 r      -         
decode_to_execute_SRC2_CTRL[1]                                                                                                                             Net          -        -       -         -            65        
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC._zz_115__3_am[0]                                                                         ORCALUT4     C        In      0.000     1.377 r      -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC._zz_115__3_am[0]                                                                         ORCALUT4     Z        Out     1.017     2.394 r      -         
_zz_115__3_am[0]                                                                                                                                           Net          -        -       -         -            1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC._zz_115__3[0]                                                                            PFUMX        BLUT     In      0.000     2.394 r      -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC._zz_115__3[0]                                                                            PFUMX        Z        Out     0.446     2.840 r      -         
_zz_115_[0]                                                                                                                                                Net          -        -       -         -            7         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC._zz_242_[0]                                                                              ORCALUT4     A        In      0.000     2.840 r      -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC._zz_242_[0]                                                                              ORCALUT4     Z        Out     1.017     3.857 r      -         
_zz_242_[0]                                                                                                                                                Net          -        -       -         -            1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.dBusAhbLite3_HADDR_cry_0_0                                                               CCU2D        A1       In      0.000     3.857 r      -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.dBusAhbLite3_HADDR_cry_0_0                                                               CCU2D        COUT     Out     1.544     5.402 r      -         
dBusAhbLite3_HADDR_cry_0                                                                                                                                   Net          -        -       -         -            1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.dBusAhbLite3_HADDR_cry_1_0                                                               CCU2D        CIN      In      0.000     5.402 r      -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.dBusAhbLite3_HADDR_cry_1_0                                                               CCU2D        S0       Out     1.833     7.235 r      -         
ahbl_m_data_haddr_o[1]                                                                                                                                     Net          -        -       -         -            14        
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.execute_ALIGNEMENT_FAULT                                                                 ORCALUT4     B        In      0.000     7.235 r      -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.execute_ALIGNEMENT_FAULT                                                                 ORCALUT4     Z        Out     1.225     8.460 r      -         
execute_ALIGNEMENT_FAULT                                                                                                                                   Net          -        -       -         -            5         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.dBus_cmd_valid                                                                           ORCALUT4     C        In      0.000     8.460 r      -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.dBus_cmd_valid                                                                           ORCALUT4     Z        Out     1.193     9.652 f      -         
dBus_cmd_valid                                                                                                                                             Net          -        -       -         -            4         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.dBus_cmd_ready                                                                           ORCALUT4     D        In      0.000     9.652 f      -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.dBus_cmd_ready                                                                           ORCALUT4     Z        Out     1.017     10.669 r     -         
dBus_cmd_ready                                                                                                                                             Net          -        -       -         -            1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.execute_arbitration_haltItself4                                                          ORCALUT4     A        In      0.000     10.669 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.execute_arbitration_haltItself4                                                          ORCALUT4     Z        Out     1.153     11.822 f     -         
execute_arbitration_haltItself4                                                                                                                            Net          -        -       -         -            3         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.execute_arbitration_isStuck                                                              ORCALUT4     A        In      0.000     11.822 f     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.execute_arbitration_isStuck                                                              ORCALUT4     Z        Out     1.225     13.047 f     -         
execute_arbitration_isStuck                                                                                                                                Net          -        -       -         -            5         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_arbitration_isStuck_0_o3_0_o3                                                     ORCALUT4     D        In      0.000     13.047 f     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_arbitration_isStuck_0_o3_0_o3                                                     ORCALUT4     Z        Out     1.249     14.296 f     -         
N_68                                                                                                                                                       Net          -        -       -         -            7         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_INSTRUCTION_ANTICIPATED_i_o2[23]                                                  ORCALUT4     C        In      0.000     14.296 f     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.decode_INSTRUCTION_ANTICIPATED_i_o2[23]                                                  ORCALUT4     Z        Out     1.317     15.612 r     -         
N_105                                                                                                                                                      Net          -        -       -         -            18        
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.IBusSimplePlugin_rspJoin_rspBuffer_output_ready     ORCALUT4     D        In      0.000     15.612 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.IBusSimplePlugin_rspJoin_rspBuffer_output_ready     ORCALUT4     Z        Out     1.089     16.701 r     -         
IBusSimplePlugin_rspJoin_rspBuffer_output_ready                                                                                                            Net          -        -       -         -            2         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC._zz_157_                                                                                 ORCALUT4     A        In      0.000     16.701 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC._zz_157_                                                                                 ORCALUT4     Z        Out     1.193     17.894 r     -         
_zz_157_                                                                                                                                                   Net          -        -       -         -            4         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.un2_IBusSimplePlugin_pending_next[0]                ORCALUT4     C        In      0.000     17.894 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.un2_IBusSimplePlugin_pending_next[0]                ORCALUT4     Z        Out     1.089     18.983 f     -         
ANC0                                                                                                                                                       Net          -        -       -         -            2         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.un2_IBusSimplePlugin_pending_next_RNI7DSE2[0]       ORCALUT4     A        In      0.000     18.983 f     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.un2_IBusSimplePlugin_pending_next_RNI7DSE2[0]       ORCALUT4     Z        Out     0.449     19.431 f     -         
CO0                                                                                                                                                        Net          -        -       -         -            2         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_4_i_i_RNO[2]                           ORCALUT4     A        In      0.000     19.431 f     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_4_i_i_RNO[2]                           ORCALUT4     Z        Out     1.017     20.448 f     -         
CO1                                                                                                                                                        Net          -        -       -         -            1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_4_i_i[2]                               ORCALUT4     A        In      0.000     20.448 f     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_4_i_i[2]                               ORCALUT4     Z        Out     0.617     21.065 r     -         
IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_4_i_i[2]                                                                                                 Net          -        -       -         -            1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2]                                     FD1S3DX      D        In      0.000     21.065 r     -         
==========================================================================================================================================================================================================================




====================================
Detailed Report for Clock: cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                            Starting                                                                                                              Arrival          
Instance                                                                                                    Reference                                                          Type        Pin     Net                            Time        Slack
                                                                                                            Clock                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_fsm_state[0]            cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1S3AX     Q       jtag_tap_fsm_state[0]          1.350       1.728
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_fsm_state[2]            cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1S3AX     Q       jtag_tap_fsm_state[2]          1.280       1.799
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_fsm_state[1]            cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1S3AX     Q       jtag_tap_fsm_state[1]          1.268       1.811
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_instruction[0]          cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     Q       jtag_tap_instruction[0]        1.108       1.971
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_instruction[2]          cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3IX     Q       jtag_tap_instruction[2]        1.108       1.971
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_instruction[3]          cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3IX     Q       jtag_tap_instruction[3]        1.108       1.971
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_instruction[1]          cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3IX     Q       jtag_tap_instruction[1]        1.180       2.035
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_idcodeArea_shifter_0[0]     cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     Q       jtag_idcodeArea_shifter[0]     0.972       2.243
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_readArea_shifter[0]         cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3AX     Q       jtag_readArea_shifter[0]       0.972       2.243
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_bypass                  cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3AX     Q       jtag_tap_bypass                1.044       3.188
===================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                             Starting                                                                                                             Required          
Instance                                                                                                     Reference                                                          Type        Pin     Net                           Time         Slack
                                                                                                             Clock                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_tdoUnbufferd_regNext     cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1S3AX     D       N_53                          5.462        1.728
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_fsm_state[1]             cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1S3AX     D       _zz_1__2[1]                   10.462       4.829
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_fsm_state[3]             cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1S3AX     D       N_244_i                       10.089       4.935
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_idcodeArea_shifter[1]        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     PD      jtag_idcodeArea_shifter13     9.197        5.321
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_idcodeArea_shifter[2]        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     PD      jtag_idcodeArea_shifter13     9.197        5.321
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_idcodeArea_shifter[3]        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     PD      jtag_idcodeArea_shifter13     9.197        5.321
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_idcodeArea_shifter[4]        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     PD      jtag_idcodeArea_shifter13     9.197        5.321
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_idcodeArea_shifter[5]        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     PD      jtag_idcodeArea_shifter13     9.197        5.321
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_idcodeArea_shifter[6]        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     PD      jtag_idcodeArea_shifter13     9.197        5.321
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_idcodeArea_shifter[7]        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock     FD1P3JX     PD      jtag_idcodeArea_shifter13     9.197        5.321
====================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.462

    - Propagation time:                      3.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.728

    Number of logic level(s):                3
    Starting point:                          HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_fsm_state[0] / Q
    Ending point:                            HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_tdoUnbufferd_regNext / D
    The start point is clocked by            cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|TCK_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_fsm_state[0]                  FD1S3AX      Q        Out     1.350     1.350 r     -         
jtag_tap_fsm_state[0]                                                                                             Net          -        -       -         -           48        
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_instruction_0_sqmuxa_i_o2     ORCALUT4     A        In      0.000     1.350 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_instruction_0_sqmuxa_i_o2     ORCALUT4     Z        Out     1.153     2.503 r     -         
jtag_tap_instruction_0_sqmuxa_i_o2                                                                                Net          -        -       -         -           3         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_tdoUnbufferd_u_i_m2_0         ORCALUT4     A        In      0.000     2.503 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_tdoUnbufferd_u_i_m2_0         ORCALUT4     Z        Out     1.017     3.520 r     -         
N_51                                                                                                              Net          -        -       -         -           1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_tdoUnbufferd_u_i_m2           PFUMX        BLUT     In      0.000     3.520 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_tdoUnbufferd_u_i_m2           PFUMX        Z        Out     0.214     3.734 r     -         
N_53                                                                                                              Net          -        -       -         -           1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.jtagBridge_1_.jtag_tap_tdoUnbufferd_regNext          FD1S3AX      D        In      0.000     3.734 r     -         
================================================================================================================================================================================




====================================
Detailed Report for Clock: cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                        Starting                                                                                               Arrival          
Instance                                                                                                                Reference                                                                 Type        Pin     Net      Time        Slack
                                                                                                                        Clock                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.shift_delay2_reg.ASYNC_LOW\.Q_reg[0]     cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1S3DX     Q       Q[0]     0.972       1.955
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.jce_delay2_reg.ASYNC_LOW\.Q_reg[0]       cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1S3DX     Q       Q[0]     0.972       1.955
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[0]      cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1P3DX     Q       Q[0]     1.188       2.892
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[1]      cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1P3DX     Q       Q[1]     1.180       2.900
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg2.ASYNC_LOW\.Q_reg[0]             cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1S3DX     Q       Q[0]     0.972       3.108
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.shift_delay_reg.ASYNC_LOW\.Q_reg[0]      cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1S3DX     Q       Q[0]     0.972       3.923
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.jce_delay_reg.ASYNC_LOW\.Q_reg[0]        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1S3DX     Q       Q[0]     0.972       3.923
================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                        Starting                                                                                                      Required          
Instance                                                                                                                Reference                                                                 Type        Pin     Net             Time         Slack
                                                                                                                        Clock                                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TMS_reg.ASYNC_LOW\.Q_reg[0]              cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1P3DX     SP      WE              4.528        1.955
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg.ASYNC_LOW\.Q_reg[0]              cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1P3DX     SP      WE              4.528        1.955
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[0]      cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1P3DX     SP      WE              4.528        3.108
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[1]      cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1P3DX     SP      WE              4.528        3.108
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.shift_delay2_reg.ASYNC_LOW\.Q_reg[0]     cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1S3DX     D       D[0]            4.894        3.923
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.jce_delay2_reg.ASYNC_LOW\.Q_reg[0]       cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1S3DX     D       D[0]            4.894        3.923
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk2\.TCK_buff                        cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     DCCA        CE      TCK_buff_CE     10.000       7.795
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[0]      cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1P3DX     D       D[0]            9.894        8.139
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[1]      cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock     FD1P3DX     D       D[1]            9.894        8.258
========================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.573
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.955

    Number of logic level(s):                2
    Starting point:                          HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.shift_delay2_reg.ASYNC_LOW\.Q_reg[0] / Q
    Ending point:                            HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg.ASYNC_LOW\.Q_reg[0] / SP
    The start point is clocked by            cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            cpu0_ipgen_vex_jtag_bridge_0s_MachXO3LF_14s|bscan_DRCK_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.shift_delay2_reg.ASYNC_LOW\.Q_reg[0]     FD1S3DX      Q        Out     0.972     0.972 r     -         
Q[0]                                                                                                                    Net          -        -       -         -           1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.shift_enable_wire_1                      ORCALUT4     C        In      0.000     0.972 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.shift_enable_wire_1                      ORCALUT4     Z        Out     1.153     2.125 r     -         
shift_enable_wire_1                                                                                                     Net          -        -       -         -           3         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg_WE0                              ORCALUT4     C        In      0.000     2.125 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg_WE0                              ORCALUT4     Z        Out     0.449     2.573 r     -         
TDI_reg_WE0                                                                                                             Net          -        -       -         -           1         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg.ASYNC_LOW\.Q_reg[0]              FD1P3DX      SP       In      0.000     2.573 r     -         
======================================================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                                                 Starting                                                                                                                Arrival           
Instance                                                                                         Reference     Type                       Pin           Net                                                              Time        Slack 
                                                                                                 Clock                                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem      System        pmi_ram_dp_true_be_Z16     QA[1]         cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA_interconnect[1]      0.000       2.706 
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem      System        pmi_ram_dp_true_be_Z16     QA[16]        cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA_interconnect[16]     0.000       3.306 
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem      System        pmi_ram_dp_true_be_Z16     QA[0]         cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA_interconnect[0]      0.000       3.410 
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem      System        pmi_ram_dp_true_be_Z16     QA[17]        cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA_interconnect[17]     0.000       3.755 
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk1\.jtag     System        jtagconn16                 ip_enable     ip_enable                                                        0.000       7.927 
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk1\.jtag     System        jtagconn16                 jce2          jce2                                                             0.000       9.894 
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk1\.jtag     System        jtagconn16                 jshift        jshift                                                           0.000       9.894 
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk1\.jtag     System        jtagconn16                 jtdi          bscan_TDI                                                        0.000       9.894 
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.genblk1\.jtag     System        jtagconn16                 jtck          bscan_DRCK_i                                                     0.000       10.000
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem      System        pmi_ram_dp_true_be_Z16     QA[30]        cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA_interconnect[30]     0.000       12.747
===========================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                       Starting                                                          Required          
Instance                                                                                                               Reference     Type                       Pin          Net         Time         Slack
                                                                                                                       Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem                            System        pmi_ram_dp_true_be_Z16     ClockEnA     N_222_i     10.000       2.706
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[0]     System        FD1P3DX                    SP           WE          9.528        7.927
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TMS_reg.ASYNC_LOW\.Q_reg[0]             System        FD1P3DX                    SP           WE          9.528        7.927
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg.ASYNC_LOW\.Q_reg[0]             System        FD1P3DX                    SP           WE          9.528        7.927
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TCK_counter_reg.ASYNC_LOW\.Q_reg[1]     System        FD1P3DX                    SP           WE          9.528        7.927
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.shift_delay_reg.ASYNC_LOW\.Q_reg[0]     System        FD1S3DX                    D            D[0]        9.894        9.894
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TMS_reg.ASYNC_LOW\.Q_reg[0]             System        FD1P3DX                    D            D[0]        9.894        9.894
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg.ASYNC_LOW\.Q_reg[0]             System        FD1P3DX                    D            D[0]        9.894        9.894
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.jce_delay_reg.ASYNC_LOW\.Q_reg[0]       System        FD1S3DX                    D            D[0]        9.894        9.894
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.vex_debug.vex_jtag_bridge_i.TDI_reg2.ASYNC_LOW\.Q_reg[0]            System        FD1S3DX                    D            D[0]        9.894        9.894
===========================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      7.294
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.706

    Number of logic level(s):                7
    Starting point:                          HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem / QA[1]
    Ending point:                            HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem / ClockEnA
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                                                                                                                                        Pin          Pin               Arrival     No. of    
Name                                                                                                                                                       Type                       Name         Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem                                                                pmi_ram_dp_true_be_Z16     QA[1]        Out     0.000     0.000 r     -         
cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA_interconnect[1]                                                                                                Net                        -            -       -         -           2         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[1]                              ORCALUT4                   A            In      0.000     0.000 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.io_pop_payload_inst[1]                              ORCALUT4                   Z            Out     1.153     1.153 r     -         
IBusSimplePlugin_rspJoin_rspBuffer_c_io_pop_payload_inst[1]                                                                                                Net                        -            -       -         -           3         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.un8_IBusSimplePlugin_decompressor_input_ready                                            ORCALUT4                   D            In      0.000     1.153 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.un8_IBusSimplePlugin_decompressor_input_ready                                            ORCALUT4                   Z            Out     1.089     2.242 f     -         
un8_IBusSimplePlugin_decompressor_input_ready                                                                                                              Net                        -            -       -         -           2         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_decompressor_throw2BytesReg_2                                           ORCALUT4                   C            In      0.000     2.242 f     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_decompressor_throw2BytesReg_2                                           ORCALUT4                   Z            Out     1.089     3.330 f     -         
IBusSimplePlugin_decompressor_throw2BytesReg_2                                                                                                             Net                        -            -       -         -           2         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.IBusSimplePlugin_rspJoin_rspBuffer_output_ready     ORCALUT4                   B            In      0.000     3.330 f     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.IBusSimplePlugin_rspJoin_rspBuffer_output_ready     ORCALUT4                   Z            Out     1.089     4.419 r     -         
IBusSimplePlugin_rspJoin_rspBuffer_output_ready                                                                                                            Net                        -            -       -         -           2         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.IBusSimplePlugin_iBusRsp_stages_1_output_ready      ORCALUT4                   B            In      0.000     4.419 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_rspJoin_rspBuffer_c.IBusSimplePlugin_iBusRsp_stages_1_output_ready      ORCALUT4                   Z            Out     1.233     5.652 r     -         
IBusSimplePlugin_iBusRsp_stages_1_output_ready                                                                                                             Net                        -            -       -         -           6         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_cmd_s2mPipe_valid                                                       ORCALUT4                   C            In      0.000     5.652 r     -         
HelloWorld_inst.cpu0_inst.riscvsmall_inst.genblk7\.i_Riscv_Dbg_IC.IBusSimplePlugin_cmd_s2mPipe_valid                                                       ORCALUT4                   Z            Out     1.193     6.845 r     -         
ahbl_m_instr_htrans_o[1]                                                                                                                                   Net                        -            -       -         -           4         
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s0\.bridge_s0.genblk3\.bridge_sm_r_RNIIT9E[0]                                                        ORCALUT4                   A            In      0.000     6.845 r     -         
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.bridge_s0\.bridge_s0.genblk3\.bridge_sm_r_RNIIT9E[0]                                                        ORCALUT4                   Z            Out     0.449     7.294 r     -         
N_222_i                                                                                                                                                    Net                        -            -       -         -           1         
HelloWorld_inst.sysmem0_inst.lscc_sys_mem_inst.u_lscc_mem0.ecp_5\.dp\.ram_dp_true_be\.u_mem                                                                pmi_ram_dp_true_be_Z16     ClockEnA     In      0.000     7.294 r     -         
===========================================================================================================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:26s; Memory used current: 270MB peak: 319MB)


Finished timing report (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:26s; Memory used current: 270MB peak: 319MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3lf_6900c-6

Register bits: 1842 of 54912 (3%)
Latch bits:      8
PIC Latch:       0
I/O cells:       13
Block Rams : 4 of 240 (1%)


Details:
BB:             8
CCU2D:          197
DCCA:           1
DPR16X4C:       14
FD1P3AX:        813
FD1P3BX:        18
FD1P3DX:        529
FD1P3IX:        54
FD1P3JX:        23
FD1S1AY:        8
FD1S3AX:        107
FD1S3AY:        5
FD1S3BX:        18
FD1S3DX:        229
FD1S3IX:        32
FD1S3JX:        4
GSR:            1
IB:             2
IFS1P3BX:       1
IFS1P3IX:       8
INV:            32
L6MUX21:        1
OB:             3
OFS1P3DX:       1
ORCALUT4:       2986
OSCH:           1
PDPW8KC:        4
PFUMX:          151
PUR:            1
VHI:            29
VLO:            36
jtagconn16:     1
pmi_ram_dp_true_be: 1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:26s; Memory used current: 103MB peak: 319MB)

Process took 0h:00m:36s realtime, 0h:00m:26s cputime
# Mon Jun 14 18:20:49 2021

###########################################################]
