OR-based synchronous clock gating