{
  "module_name": "intel_cdclk.h",
  "hash_id": "653b8f7e8c91ea1d19c4b9eac02aab2c13a7801884b16ced0348168cb7ffd508",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_cdclk.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_CDCLK_H__\n#define __INTEL_CDCLK_H__\n\n#include <linux/types.h>\n\n#include \"intel_display_limits.h\"\n#include \"intel_global_state.h\"\n\nstruct drm_i915_private;\nstruct intel_atomic_state;\nstruct intel_crtc_state;\n\nstruct intel_cdclk_config {\n\tunsigned int cdclk, vco, ref, bypass;\n\tu8 voltage_level;\n};\n\nstruct intel_cdclk_state {\n\tstruct intel_global_state base;\n\n\t \n\tstruct intel_cdclk_config logical;\n\n\t \n\tstruct intel_cdclk_config actual;\n\n\t \n\tint bw_min_cdclk;\n\t \n\tint min_cdclk[I915_MAX_PIPES];\n\t \n\tu8 min_voltage_level[I915_MAX_PIPES];\n\n\t \n\tenum pipe pipe;\n\n\t \n\tint force_min_cdclk;\n\n\t \n\tu8 active_pipes;\n};\n\nint intel_crtc_compute_min_cdclk(const struct intel_crtc_state *crtc_state);\nvoid intel_cdclk_init_hw(struct drm_i915_private *i915);\nvoid intel_cdclk_uninit_hw(struct drm_i915_private *i915);\nvoid intel_init_cdclk_hooks(struct drm_i915_private *dev_priv);\nvoid intel_update_max_cdclk(struct drm_i915_private *dev_priv);\nvoid intel_update_cdclk(struct drm_i915_private *dev_priv);\nu32 intel_read_rawclk(struct drm_i915_private *dev_priv);\nbool intel_cdclk_needs_modeset(const struct intel_cdclk_config *a,\n\t\t\t       const struct intel_cdclk_config *b);\nvoid intel_set_cdclk_pre_plane_update(struct intel_atomic_state *state);\nvoid intel_set_cdclk_post_plane_update(struct intel_atomic_state *state);\nvoid intel_cdclk_dump_config(struct drm_i915_private *i915,\n\t\t\t     const struct intel_cdclk_config *cdclk_config,\n\t\t\t     const char *context);\nint intel_modeset_calc_cdclk(struct intel_atomic_state *state);\nvoid intel_cdclk_get_cdclk(struct drm_i915_private *dev_priv,\n\t\t\t   struct intel_cdclk_config *cdclk_config);\nint intel_cdclk_atomic_check(struct intel_atomic_state *state,\n\t\t\t     bool *need_cdclk_calc);\nstruct intel_cdclk_state *\nintel_atomic_get_cdclk_state(struct intel_atomic_state *state);\n\n#define to_intel_cdclk_state(x) container_of((x), struct intel_cdclk_state, base)\n#define intel_atomic_get_old_cdclk_state(state) \\\n\tto_intel_cdclk_state(intel_atomic_get_old_global_obj_state(state, &to_i915(state->base.dev)->display.cdclk.obj))\n#define intel_atomic_get_new_cdclk_state(state) \\\n\tto_intel_cdclk_state(intel_atomic_get_new_global_obj_state(state, &to_i915(state->base.dev)->display.cdclk.obj))\n\nint intel_cdclk_init(struct drm_i915_private *dev_priv);\nvoid intel_cdclk_debugfs_register(struct drm_i915_private *i915);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}