<stg><name>mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6</name>


<trans_list>

<trans id="128" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv92 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv92"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvars_iv98 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv98"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i5 0, i5 %indvars_iv98

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i5 0, i5 %indvars_iv92

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc54:0 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc54:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc54:2 %exitcond_flatten = icmp_eq  i9 %indvar_flatten_load, i9 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc54:3 %indvar_flatten_next = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc54:4 %br_ln0 = br i1 %exitcond_flatten, void %for.inc57, void %VITIS_LOOP_78_8.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc57:0 %indvars_iv92_load = load i5 %indvars_iv92

]]></Node>
<StgValue><ssdm name="indvars_iv92_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc57:1 %indvars_iv98_load = load i5 %indvars_iv98

]]></Node>
<StgValue><ssdm name="indvars_iv98_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc57:4 %exitcond971320 = icmp_eq  i5 %indvars_iv92_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond971320"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc57:5 %indvars_iv92_mid2 = select i1 %exitcond971320, i5 0, i5 %indvars_iv92_load

]]></Node>
<StgValue><ssdm name="indvars_iv92_mid2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc57:6 %indvars_iv_next99_dup18 = add i5 %indvars_iv98_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next99_dup18"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc57:7 %indvars_iv98_cast582_mid2_v = select i1 %exitcond971320, i5 %indvars_iv_next99_dup18, i5 %indvars_iv98_load

]]></Node>
<StgValue><ssdm name="indvars_iv98_cast582_mid2_v"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="5">
<![CDATA[
for.inc57:9 %empty_584 = trunc i5 %indvars_iv98_cast582_mid2_v

]]></Node>
<StgValue><ssdm name="empty_584"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="5">
<![CDATA[
for.inc57:11 %empty_585 = trunc i5 %indvars_iv92_mid2

]]></Node>
<StgValue><ssdm name="empty_585"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc57:13 %empty_586 = add i4 %empty_585, i4 2

]]></Node>
<StgValue><ssdm name="empty_586"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc57:14 %empty_587 = mul i4 %empty_586, i4 %empty_584

]]></Node>
<StgValue><ssdm name="empty_587"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
for.inc57:15 %rem45_urem_cast = zext i4 %empty_587

]]></Node>
<StgValue><ssdm name="rem45_urem_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc57:16 %conv = sitofp i32 %rem45_urem_cast

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc57:22 %switch_ln0 = switch i4 %empty_585, void %arrayidx53.s9_23fixp.case.15, i4 0, void %arrayidx53.s9_23fixp.case.0, i4 1, void %arrayidx53.s9_23fixp.case.1, i4 2, void %arrayidx53.s9_23fixp.case.2, i4 3, void %arrayidx53.s9_23fixp.case.3, i4 4, void %arrayidx53.s9_23fixp.case.4, i4 5, void %arrayidx53.s9_23fixp.case.5, i4 6, void %arrayidx53.s9_23fixp.case.6, i4 7, void %arrayidx53.s9_23fixp.case.7, i4 8, void %arrayidx53.s9_23fixp.case.8, i4 9, void %arrayidx53.s9_23fixp.case.9, i4 10, void %arrayidx53.s9_23fixp.case.10, i4 11, void %arrayidx53.s9_23fixp.case.11, i4 12, void %arrayidx53.s9_23fixp.case.12, i4 13, void %arrayidx53.s9_23fixp.case.13, i4 14, void %arrayidx53.s9_23fixp.case.14

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx53.s9_23fixp.exit:0 %indvars_iv_next93 = add i5 %indvars_iv92_mid2, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next93"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.exit:1 %store_ln0 = store i9 %indvar_flatten_next, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.exit:2 %store_ln0 = store i5 %indvars_iv98_cast582_mid2_v, i5 %indvars_iv98

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.exit:3 %store_ln0 = store i5 %indvars_iv_next93, i5 %indvars_iv92

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.exit:4 %br_ln0 = br void %for.inc54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc57:16 %conv = sitofp i32 %rem45_urem_cast

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc57:17 %mul = fmul i32 %conv, i32 5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc57:17 %mul = fmul i32 %conv, i32 5

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="45" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc57:18 %div = fmul i32 %mul, i32 0.0625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="46" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc57:18 %div = fmul i32 %mul, i32 0.0625

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="47" st_id="7" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc57:19 %tmp = fmul i32 %div, i32 8.38861e+06

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="48" st_id="8" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc57:19 %tmp = fmul i32 %div, i32 8.38861e+06

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="2" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.inc57:20 %empty_588 = fptosi i32 %tmp

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
VITIS_LOOP_78_8.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc57:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_5_VITIS_LOOP_63_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc57:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
for.inc57:8 %indvars_iv98_cast582_mid2 = zext i5 %indvars_iv98_cast582_mid2_v

]]></Node>
<StgValue><ssdm name="indvars_iv98_cast582_mid2"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc57:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc57:12 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.inc57:20 %empty_588 = fptosi i32 %tmp

]]></Node>
<StgValue><ssdm name="empty_588"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="32">
<![CDATA[
for.inc57:21 %empty_589 = trunc i32 %empty_588

]]></Node>
<StgValue><ssdm name="empty_589"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.14:0 %D_s9_23fixp_14_addr = getelementptr i31 %D_s9_23fixp_14, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_14_addr"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.14:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_14_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.14:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.13:0 %D_s9_23fixp_13_addr = getelementptr i31 %D_s9_23fixp_13, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_13_addr"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.13:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_13_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.13:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.12:0 %D_s9_23fixp_12_addr = getelementptr i31 %D_s9_23fixp_12, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_12_addr"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.12:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_12_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.12:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.11:0 %D_s9_23fixp_11_addr = getelementptr i31 %D_s9_23fixp_11, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_11_addr"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.11:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_11_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.11:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.10:0 %D_s9_23fixp_10_addr = getelementptr i31 %D_s9_23fixp_10, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_10_addr"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.10:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_10_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.10:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.9:0 %D_s9_23fixp_9_addr = getelementptr i31 %D_s9_23fixp_9, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_9_addr"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.9:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_9_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.9:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.8:0 %D_s9_23fixp_8_addr = getelementptr i31 %D_s9_23fixp_8, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_8_addr"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.8:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_8_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.8:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.7:0 %D_s9_23fixp_7_addr = getelementptr i31 %D_s9_23fixp_7, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_7_addr"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.7:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_7_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.7:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.6:0 %D_s9_23fixp_6_addr = getelementptr i31 %D_s9_23fixp_6, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_6_addr"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.6:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_6_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.6:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.5:0 %D_s9_23fixp_5_addr = getelementptr i31 %D_s9_23fixp_5, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_5_addr"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.5:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_5_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.5:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.4:0 %D_s9_23fixp_4_addr = getelementptr i31 %D_s9_23fixp_4, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_4_addr"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.4:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_4_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.4:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.3:0 %D_s9_23fixp_3_addr = getelementptr i31 %D_s9_23fixp_3, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_3_addr"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.3:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.3:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.2:0 %D_s9_23fixp_2_addr = getelementptr i31 %D_s9_23fixp_2, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_2_addr"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.2:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.2:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.1:0 %D_s9_23fixp_1_addr = getelementptr i31 %D_s9_23fixp_1, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_1_addr"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.1:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.1:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.0:0 %D_s9_23fixp_0_addr = getelementptr i31 %D_s9_23fixp_0, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_0_addr"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.0:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.0:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx53.s9_23fixp.case.15:0 %D_s9_23fixp_15_addr = getelementptr i31 %D_s9_23fixp_15, i64 0, i64 %indvars_iv98_cast582_mid2

]]></Node>
<StgValue><ssdm name="D_s9_23fixp_15_addr"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="31" op_1_bw="4">
<![CDATA[
arrayidx53.s9_23fixp.case.15:1 %store_ln0 = store i31 %empty_589, i4 %D_s9_23fixp_15_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_585" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx53.s9_23fixp.case.15:2 %br_ln0 = br void %arrayidx53.s9_23fixp.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
