`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is AXI4Interconnect2x4TestModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module AXI4Interconnect2x4TestModule_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire Clock,
	input wire Reset,
	input wire [31:0] InData,
	input wire MRE0,
	input wire MRE1,
	input wire MWE0,
	input wire MWE1,
	input wire SWE0,
	input wire SWE1,
	input wire SWE2,
	input wire SWE3,
	input wire [3:0] WSTRB
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire [1: 0] axiSize = 2'b10;
	wire signed [2: 0] mCount = 3'b010;
	wire signed [3: 0] sCount = 4'b0100;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_0_i = 1'b0;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L70F34T38_Expr = 1'b1;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L71F34T38_Expr = 1'b1;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L72F34T35_Expr = 1'b0;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L73F34T35_Expr = 1'b0;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4MasterModule_L16F30T31_Expr = 1'b0;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_1_i = 1'b1;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L70F34T38_Expr = 1'b1;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L71F34T38_Expr = 1'b1;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L72F34T35_Expr = 1'b0;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L73F34T35_Expr = 1'b0;
	wire AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4MasterModule_L16F30T31_Expr = 1'b0;
	wire AXI4Interconnect2x4TestModule_L80F13L91T14_0_i = 1'b0;
	wire AXI4Interconnect2x4TestModule_L80F13L91T14_1_i = 1'b1;
	wire [1: 0] AXI4Interconnect2x4TestModule_L80F13L91T14_2_i = 2'b10;
	wire [1: 0] AXI4Interconnect2x4TestModule_L80F13L91T14_3_i = 2'b11;
	wire [31: 0] Inputs_InData;
	wire [3: 0] Inputs_WSTRB;
	reg [7: 0] notActiveM2S_R_AR_ARID;
	reg [31: 0] notActiveM2S_R_AR_ARADDR;
	reg [7: 0] notActiveM2S_R_AR_ARLEN;
	reg [2: 0] notActiveM2S_R_AR_ARSIZE;
	reg [1: 0] notActiveM2S_R_AR_ARBURST;
	reg [1: 0] notActiveM2S_R_AR_ARLOCK;
	reg [3: 0] notActiveM2S_R_AR_ARCACHE;
	reg [2: 0] notActiveM2S_R_AR_ARPROT;
	reg [3: 0] notActiveM2S_R_AR_ARQOS;
	reg [7: 0] notActiveM2S_R_AR_ARREGION;
	reg [7: 0] notActiveM2S_R_AR_ARUSER;
	reg notActiveM2S_R_AR_ARVALID;
	reg notActiveM2S_R_R_RREADY;
	reg [7: 0] notActiveM2S_W_AW_AWID;
	reg [31: 0] notActiveM2S_W_AW_AWADDR;
	reg [7: 0] notActiveM2S_W_AW_AWLEN;
	reg [2: 0] notActiveM2S_W_AW_AWSIZE;
	reg [1: 0] notActiveM2S_W_AW_AWBURST;
	reg [1: 0] notActiveM2S_W_AW_AWLOCK;
	reg [3: 0] notActiveM2S_W_AW_AWCACHE;
	reg [2: 0] notActiveM2S_W_AW_AWPROT;
	reg [3: 0] notActiveM2S_W_AW_AWQOS;
	reg [7: 0] notActiveM2S_W_AW_AWREGION;
	reg [7: 0] notActiveM2S_W_AW_AWUSER;
	reg notActiveM2S_W_AW_AWVALID;
	reg [7: 0] notActiveM2S_W_W_WID;
	reg [3: 0] notActiveM2S_W_W_WSTRB;
	reg notActiveM2S_W_W_WLAST;
	reg [7: 0] notActiveM2S_W_W_WUSER;
	reg notActiveM2S_W_W_WVALID;
	reg notActiveM2S_W_B_BREADY;
	reg notActiveS2M_R_AR_ARREADY;
	reg [7: 0] notActiveS2M_R_R_RID;
	reg [1: 0] notActiveS2M_R_R_RRESP;
	reg notActiveS2M_R_R_RLAST;
	reg [7: 0] notActiveS2M_R_R_RUSER;
	reg notActiveS2M_R_R_RVALID;
	reg notActiveS2M_W_AW_AWREADY;
	reg [7: 0] notActiveS2M_W_B_BID;
	reg [1: 0] notActiveS2M_W_B_BRESP;
	reg [7: 0] notActiveS2M_W_B_BUSER;
	reg notActiveS2M_W_B_BVALID;
	reg notActiveS2M_W_W_WREADY;
	wire [111: 0] masters0_Master;
	wire [73: 0] masters0_S2M;
	wire [221: 0] masters0_M2S;
	wire masters0_RACK;
	wire masters0_WACK;
	wire [111: 0] masters1_Master;
	wire [73: 0] masters1_S2M;
	wire [221: 0] masters1_M2S;
	wire masters1_RACK;
	wire masters1_WACK;
	wire [221: 0] registers0_M2S;
	wire [32: 0] registers0_Reg;
	wire registers0_outACK;
	wire registers0_outWritten;
	wire [73: 0] registers0_S2M;
	wire [221: 0] registers1_M2S;
	wire [32: 0] registers1_Reg;
	wire registers1_outACK;
	wire registers1_outWritten;
	wire [73: 0] registers1_S2M;
	wire [221: 0] registers2_M2S;
	wire [32: 0] registers2_Reg;
	wire registers2_outACK;
	wire registers2_outWritten;
	wire [73: 0] registers2_S2M;
	wire [221: 0] registers3_M2S;
	wire [32: 0] registers3_Reg;
	wire registers3_outACK;
	wire registers3_outWritten;
	wire [73: 0] registers3_S2M;
	wire [185: 0] AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object;
	wire [185: 0] AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object;
	wire [254: 0] AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object;
	wire [254: 0] AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object;
	wire [254: 0] AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object;
	wire [254: 0] AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object;
	wire [111: 0] masters0_Master_masters0_Master_HardLink;
	wire [73: 0] masters0_S2M_masters0_S2M_HardLink;
	wire [221: 0] masters0_M2S_masters0_M2S_HardLink;
	wire masters0_RACK_masters0_RACK_HardLink;
	wire [7: 0] masters0_RDATA0_masters0_RDATA_HardLink;
	wire [7: 0] masters0_RDATA1_masters0_RDATA_HardLink;
	wire [7: 0] masters0_RDATA2_masters0_RDATA_HardLink;
	wire [7: 0] masters0_RDATA3_masters0_RDATA_HardLink;
	wire masters0_WACK_masters0_WACK_HardLink;
	wire [111: 0] masters1_Master_masters1_Master_HardLink;
	wire [73: 0] masters1_S2M_masters1_S2M_HardLink;
	wire [221: 0] masters1_M2S_masters1_M2S_HardLink;
	wire masters1_RACK_masters1_RACK_HardLink;
	wire [7: 0] masters1_RDATA0_masters1_RDATA_HardLink;
	wire [7: 0] masters1_RDATA1_masters1_RDATA_HardLink;
	wire [7: 0] masters1_RDATA2_masters1_RDATA_HardLink;
	wire [7: 0] masters1_RDATA3_masters1_RDATA_HardLink;
	wire masters1_WACK_masters1_WACK_HardLink;
	wire [221: 0] registers0_M2S_registers0_M2S_HardLink;
	wire [32: 0] registers0_Reg_registers0_Reg_HardLink;
	wire registers0_outACK_registers0_outACK_HardLink;
	wire [7: 0] registers0_outData0_registers0_outData_HardLink;
	wire [7: 0] registers0_outData1_registers0_outData_HardLink;
	wire [7: 0] registers0_outData2_registers0_outData_HardLink;
	wire [7: 0] registers0_outData3_registers0_outData_HardLink;
	wire registers0_outWritten_registers0_outWritten_HardLink;
	wire [73: 0] registers0_S2M_registers0_S2M_HardLink;
	wire [221: 0] registers1_M2S_registers1_M2S_HardLink;
	wire [32: 0] registers1_Reg_registers1_Reg_HardLink;
	wire registers1_outACK_registers1_outACK_HardLink;
	wire [7: 0] registers1_outData0_registers1_outData_HardLink;
	wire [7: 0] registers1_outData1_registers1_outData_HardLink;
	wire [7: 0] registers1_outData2_registers1_outData_HardLink;
	wire [7: 0] registers1_outData3_registers1_outData_HardLink;
	wire registers1_outWritten_registers1_outWritten_HardLink;
	wire [73: 0] registers1_S2M_registers1_S2M_HardLink;
	wire [221: 0] registers2_M2S_registers2_M2S_HardLink;
	wire [32: 0] registers2_Reg_registers2_Reg_HardLink;
	wire registers2_outACK_registers2_outACK_HardLink;
	wire [7: 0] registers2_outData0_registers2_outData_HardLink;
	wire [7: 0] registers2_outData1_registers2_outData_HardLink;
	wire [7: 0] registers2_outData2_registers2_outData_HardLink;
	wire [7: 0] registers2_outData3_registers2_outData_HardLink;
	wire registers2_outWritten_registers2_outWritten_HardLink;
	wire [73: 0] registers2_S2M_registers2_S2M_HardLink;
	wire [221: 0] registers3_M2S_registers3_M2S_HardLink;
	wire [32: 0] registers3_Reg_registers3_Reg_HardLink;
	wire registers3_outACK_registers3_outACK_HardLink;
	wire [7: 0] registers3_outData0_registers3_outData_HardLink;
	wire [7: 0] registers3_outData1_registers3_outData_HardLink;
	wire [7: 0] registers3_outData2_registers3_outData_HardLink;
	wire [7: 0] registers3_outData3_registers3_outData_HardLink;
	wire registers3_outWritten_registers3_outWritten_HardLink;
	wire [73: 0] registers3_S2M_registers3_S2M_HardLink;
	wire Inputs_MRE [0 : 1];
	wire Inputs_MWE [0 : 1];
	wire Inputs_SWE [0 : 3];
	wire [221 : 0] interconnectM2S [0 : 1];
	reg [137 : 0] interconnectS2M [0 : 3];
	integer interconnectS2M_i;
	initial
	begin : Init_interconnectS2M
		for (interconnectS2M_i = 0; interconnectS2M_i < 4; interconnectS2M_i = interconnectS2M_i + 1)
			interconnectS2M[interconnectS2M_i] = 0;
	end
	reg [7 : 0] notActiveM2S_W_W_WDATA [0 : 3];
	integer notActiveM2S_W_W_WDATA_i;
	initial
	begin : Init_notActiveM2S_W_W_WDATA
		for (notActiveM2S_W_W_WDATA_i = 0; notActiveM2S_W_W_WDATA_i < 4; notActiveM2S_W_W_WDATA_i = notActiveM2S_W_W_WDATA_i + 1)
			notActiveM2S_W_W_WDATA[notActiveM2S_W_W_WDATA_i] = 0;
	end
	reg [7 : 0] notActiveS2M_R_R_RDATA [0 : 3];
	integer notActiveS2M_R_R_RDATA_i;
	initial
	begin : Init_notActiveS2M_R_R_RDATA
		for (notActiveS2M_R_R_RDATA_i = 0; notActiveS2M_R_R_RDATA_i < 4; notActiveS2M_R_R_RDATA_i = notActiveS2M_R_R_RDATA_i + 1)
			notActiveS2M_R_R_RDATA[notActiveS2M_R_R_RDATA_i] = 0;
	end
	wire [7 : 0] masters0_RDATA [0 : 3];
	wire [7 : 0] masters1_RDATA [0 : 3];
	wire [7 : 0] registers0_outData [0 : 3];
	wire [7 : 0] registers1_outData [0 : 3];
	wire [7 : 0] registers2_outData [0 : 3];
	wire [7 : 0] registers3_outData [0 : 3];
	wire [221 : 0] AXI4Interconnect2x4TestModule_L45F39T75_Enumerable [0 : 1];
	wire BoardSignals_Clock;
	wire BoardSignals_Reset;
	wire BoardSignals_Running;
	wire BoardSignals_Starting;
	wire BoardSignals_Started;
	reg InternalReset = 1'b0;
	work_Quokka_BoardSignalsProc BoardSignalsConnection(BoardSignals_Clock, BoardSignals_Reset, BoardSignals_Running, BoardSignals_Starting, BoardSignals_Started, Clock, Reset, InternalReset);
	AXI4Interconnect2x4TestModule_TopLevel_masters0
	AXI4Interconnect2x4TestModule_TopLevel_masters0
	(
		// [BEGIN USER MAP FOR masters0]
		// [END USER MAP FOR masters0]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.Master (masters0_Master_masters0_Master_HardLink),
		.S2M (masters0_S2M_masters0_S2M_HardLink),
		.M2S (masters0_M2S_masters0_M2S_HardLink),
		.RACK (masters0_RACK_masters0_RACK_HardLink),
		.RDATA0 (masters0_RDATA0_masters0_RDATA_HardLink),
		.RDATA1 (masters0_RDATA1_masters0_RDATA_HardLink),
		.RDATA2 (masters0_RDATA2_masters0_RDATA_HardLink),
		.RDATA3 (masters0_RDATA3_masters0_RDATA_HardLink),
		.WACK (masters0_WACK_masters0_WACK_HardLink)
	);
	AXI4Interconnect2x4TestModule_TopLevel_masters1
	AXI4Interconnect2x4TestModule_TopLevel_masters1
	(
		// [BEGIN USER MAP FOR masters1]
		// [END USER MAP FOR masters1]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.Master (masters1_Master_masters1_Master_HardLink),
		.S2M (masters1_S2M_masters1_S2M_HardLink),
		.M2S (masters1_M2S_masters1_M2S_HardLink),
		.RACK (masters1_RACK_masters1_RACK_HardLink),
		.RDATA0 (masters1_RDATA0_masters1_RDATA_HardLink),
		.RDATA1 (masters1_RDATA1_masters1_RDATA_HardLink),
		.RDATA2 (masters1_RDATA2_masters1_RDATA_HardLink),
		.RDATA3 (masters1_RDATA3_masters1_RDATA_HardLink),
		.WACK (masters1_WACK_masters1_WACK_HardLink)
	);
	AXI4Interconnect2x4TestModule_TopLevel_registers0
	AXI4Interconnect2x4TestModule_TopLevel_registers0
	(
		// [BEGIN USER MAP FOR registers0]
		// [END USER MAP FOR registers0]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (registers0_M2S_registers0_M2S_HardLink),
		.Reg (registers0_Reg_registers0_Reg_HardLink),
		.outACK (registers0_outACK_registers0_outACK_HardLink),
		.outData0 (registers0_outData0_registers0_outData_HardLink),
		.outData1 (registers0_outData1_registers0_outData_HardLink),
		.outData2 (registers0_outData2_registers0_outData_HardLink),
		.outData3 (registers0_outData3_registers0_outData_HardLink),
		.outWritten (registers0_outWritten_registers0_outWritten_HardLink),
		.S2M (registers0_S2M_registers0_S2M_HardLink)
	);
	AXI4Interconnect2x4TestModule_TopLevel_registers1
	AXI4Interconnect2x4TestModule_TopLevel_registers1
	(
		// [BEGIN USER MAP FOR registers1]
		// [END USER MAP FOR registers1]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (registers1_M2S_registers1_M2S_HardLink),
		.Reg (registers1_Reg_registers1_Reg_HardLink),
		.outACK (registers1_outACK_registers1_outACK_HardLink),
		.outData0 (registers1_outData0_registers1_outData_HardLink),
		.outData1 (registers1_outData1_registers1_outData_HardLink),
		.outData2 (registers1_outData2_registers1_outData_HardLink),
		.outData3 (registers1_outData3_registers1_outData_HardLink),
		.outWritten (registers1_outWritten_registers1_outWritten_HardLink),
		.S2M (registers1_S2M_registers1_S2M_HardLink)
	);
	AXI4Interconnect2x4TestModule_TopLevel_registers2
	AXI4Interconnect2x4TestModule_TopLevel_registers2
	(
		// [BEGIN USER MAP FOR registers2]
		// [END USER MAP FOR registers2]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (registers2_M2S_registers2_M2S_HardLink),
		.Reg (registers2_Reg_registers2_Reg_HardLink),
		.outACK (registers2_outACK_registers2_outACK_HardLink),
		.outData0 (registers2_outData0_registers2_outData_HardLink),
		.outData1 (registers2_outData1_registers2_outData_HardLink),
		.outData2 (registers2_outData2_registers2_outData_HardLink),
		.outData3 (registers2_outData3_registers2_outData_HardLink),
		.outWritten (registers2_outWritten_registers2_outWritten_HardLink),
		.S2M (registers2_S2M_registers2_S2M_HardLink)
	);
	AXI4Interconnect2x4TestModule_TopLevel_registers3
	AXI4Interconnect2x4TestModule_TopLevel_registers3
	(
		// [BEGIN USER MAP FOR registers3]
		// [END USER MAP FOR registers3]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.M2S (registers3_M2S_registers3_M2S_HardLink),
		.Reg (registers3_Reg_registers3_Reg_HardLink),
		.outACK (registers3_outACK_registers3_outACK_HardLink),
		.outData0 (registers3_outData0_registers3_outData_HardLink),
		.outData1 (registers3_outData1_registers3_outData_HardLink),
		.outData2 (registers3_outData2_registers3_outData_HardLink),
		.outData3 (registers3_outData3_registers3_outData_HardLink),
		.outWritten (registers3_outWritten_registers3_outWritten_HardLink),
		.S2M (registers3_S2M_registers3_S2M_HardLink)
	);
	assign Inputs_InData = InData;
	assign Inputs_MRE[0] = MRE0;
	assign Inputs_MRE[1] = MRE1;
	assign Inputs_MWE[0] = MWE0;
	assign Inputs_MWE[1] = MWE1;
	assign Inputs_SWE[0] = SWE0;
	assign Inputs_SWE[1] = SWE1;
	assign Inputs_SWE[2] = SWE2;
	assign Inputs_SWE[3] = SWE3;
	assign Inputs_WSTRB = WSTRB;
	assign AXI4Interconnect2x4TestModule_L45F39T75_Enumerable[0] = masters0_M2S;
	assign AXI4Interconnect2x4TestModule_L45F39T75_Enumerable[1] = masters1_M2S;
	assign interconnectM2S[0] = AXI4Interconnect2x4TestModule_L45F39T75_Enumerable[0];
	assign interconnectM2S[1] = AXI4Interconnect2x4TestModule_L45F39T75_Enumerable[1];
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[31:0] = {
		{31{1'b0}},
		AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L72F34T35_Expr
	}
	;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[39:32] = {
		{7{1'b0}},
		AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4MasterModule_L16F30T31_Expr
	}
	;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[71:40] = {
		{31{1'b0}},
		AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L73F34T35_Expr
	}
	;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[72] = AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L70F34T38_Expr;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[73] = Inputs_MRE[0];
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[74] = AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L71F34T38_Expr;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[106:75] = Inputs_InData;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[107] = Inputs_MWE[0];
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[111:108] = Inputs_WSTRB;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[112] = notActiveS2M_R_AR_ARREADY;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[120:113] = notActiveS2M_R_R_RID;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[152:121] = {
		notActiveS2M_R_R_RDATA[3],
		notActiveS2M_R_R_RDATA[2],
		notActiveS2M_R_R_RDATA[1],
		notActiveS2M_R_R_RDATA[0]
	}
	;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[154:153] = notActiveS2M_R_R_RRESP;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[155] = notActiveS2M_R_R_RLAST;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[163:156] = notActiveS2M_R_R_RUSER;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[164] = notActiveS2M_R_R_RVALID;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[165] = notActiveS2M_W_AW_AWREADY;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[173:166] = notActiveS2M_W_B_BID;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[175:174] = notActiveS2M_W_B_BRESP;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[183:176] = notActiveS2M_W_B_BUSER;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[184] = notActiveS2M_W_B_BVALID;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[185] = notActiveS2M_W_W_WREADY;
	assign masters0_S2M = AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[185:112];
	assign masters0_Master = AXI4Interconnect2x4TestModule_L61F13L78T14_0_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[111:0];
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[31:0] = {
		{31{1'b0}},
		AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L72F34T35_Expr
	}
	;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[39:32] = {
		{7{1'b0}},
		AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4MasterModule_L16F30T31_Expr
	}
	;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[71:40] = {
		{31{1'b0}},
		AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L73F34T35_Expr
	}
	;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[72] = AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L70F34T38_Expr;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[73] = Inputs_MRE[1];
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[74] = AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L71F34T38_Expr;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[106:75] = Inputs_InData;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[107] = Inputs_MWE[1];
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[111:108] = Inputs_WSTRB;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[112] = notActiveS2M_R_AR_ARREADY;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[120:113] = notActiveS2M_R_R_RID;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[152:121] = {
		notActiveS2M_R_R_RDATA[3],
		notActiveS2M_R_R_RDATA[2],
		notActiveS2M_R_R_RDATA[1],
		notActiveS2M_R_R_RDATA[0]
	}
	;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[154:153] = notActiveS2M_R_R_RRESP;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[155] = notActiveS2M_R_R_RLAST;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[163:156] = notActiveS2M_R_R_RUSER;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[164] = notActiveS2M_R_R_RVALID;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[165] = notActiveS2M_W_AW_AWREADY;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[173:166] = notActiveS2M_W_B_BID;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[175:174] = notActiveS2M_W_B_BRESP;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[183:176] = notActiveS2M_W_B_BUSER;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[184] = notActiveS2M_W_B_BVALID;
	assign AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[185] = notActiveS2M_W_W_WREADY;
	assign masters1_S2M = AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[185:112];
	assign masters1_Master = AXI4Interconnect2x4TestModule_L61F13L78T14_1_AXI4Interconnect2x4TestModule_L63F43L77T18_Object[111:0];
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[7:0] = notActiveM2S_R_AR_ARID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[39:8] = notActiveM2S_R_AR_ARADDR;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[47:40] = notActiveM2S_R_AR_ARLEN;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[50:48] = notActiveM2S_R_AR_ARSIZE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[52:51] = notActiveM2S_R_AR_ARBURST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[54:53] = notActiveM2S_R_AR_ARLOCK;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[58:55] = notActiveM2S_R_AR_ARCACHE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[61:59] = notActiveM2S_R_AR_ARPROT;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[65:62] = notActiveM2S_R_AR_ARQOS;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[73:66] = notActiveM2S_R_AR_ARREGION;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[81:74] = notActiveM2S_R_AR_ARUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[82] = notActiveM2S_R_AR_ARVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[83] = notActiveM2S_R_R_RREADY;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[91:84] = notActiveM2S_W_AW_AWID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[123:92] = notActiveM2S_W_AW_AWADDR;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[131:124] = notActiveM2S_W_AW_AWLEN;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[134:132] = notActiveM2S_W_AW_AWSIZE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[136:135] = notActiveM2S_W_AW_AWBURST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[138:137] = notActiveM2S_W_AW_AWLOCK;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[142:139] = notActiveM2S_W_AW_AWCACHE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[145:143] = notActiveM2S_W_AW_AWPROT;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[149:146] = notActiveM2S_W_AW_AWQOS;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[157:150] = notActiveM2S_W_AW_AWREGION;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[165:158] = notActiveM2S_W_AW_AWUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[166] = notActiveM2S_W_AW_AWVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[174:167] = notActiveM2S_W_W_WID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[206:175] = {
		notActiveM2S_W_W_WDATA[3],
		notActiveM2S_W_W_WDATA[2],
		notActiveM2S_W_W_WDATA[1],
		notActiveM2S_W_W_WDATA[0]
	}
	;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[210:207] = notActiveM2S_W_W_WSTRB;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[211] = notActiveM2S_W_W_WLAST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[219:212] = notActiveM2S_W_W_WUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[220] = notActiveM2S_W_W_WVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[221] = notActiveM2S_W_B_BREADY;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[253:222] = Inputs_InData;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[254] = Inputs_SWE[0];
	assign registers0_Reg = AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[254:222];
	assign registers0_M2S = AXI4Interconnect2x4TestModule_L80F13L91T14_0_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[221:0];
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[7:0] = notActiveM2S_R_AR_ARID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[39:8] = notActiveM2S_R_AR_ARADDR;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[47:40] = notActiveM2S_R_AR_ARLEN;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[50:48] = notActiveM2S_R_AR_ARSIZE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[52:51] = notActiveM2S_R_AR_ARBURST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[54:53] = notActiveM2S_R_AR_ARLOCK;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[58:55] = notActiveM2S_R_AR_ARCACHE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[61:59] = notActiveM2S_R_AR_ARPROT;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[65:62] = notActiveM2S_R_AR_ARQOS;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[73:66] = notActiveM2S_R_AR_ARREGION;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[81:74] = notActiveM2S_R_AR_ARUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[82] = notActiveM2S_R_AR_ARVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[83] = notActiveM2S_R_R_RREADY;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[91:84] = notActiveM2S_W_AW_AWID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[123:92] = notActiveM2S_W_AW_AWADDR;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[131:124] = notActiveM2S_W_AW_AWLEN;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[134:132] = notActiveM2S_W_AW_AWSIZE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[136:135] = notActiveM2S_W_AW_AWBURST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[138:137] = notActiveM2S_W_AW_AWLOCK;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[142:139] = notActiveM2S_W_AW_AWCACHE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[145:143] = notActiveM2S_W_AW_AWPROT;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[149:146] = notActiveM2S_W_AW_AWQOS;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[157:150] = notActiveM2S_W_AW_AWREGION;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[165:158] = notActiveM2S_W_AW_AWUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[166] = notActiveM2S_W_AW_AWVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[174:167] = notActiveM2S_W_W_WID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[206:175] = {
		notActiveM2S_W_W_WDATA[3],
		notActiveM2S_W_W_WDATA[2],
		notActiveM2S_W_W_WDATA[1],
		notActiveM2S_W_W_WDATA[0]
	}
	;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[210:207] = notActiveM2S_W_W_WSTRB;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[211] = notActiveM2S_W_W_WLAST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[219:212] = notActiveM2S_W_W_WUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[220] = notActiveM2S_W_W_WVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[221] = notActiveM2S_W_B_BREADY;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[253:222] = Inputs_InData;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[254] = Inputs_SWE[1];
	assign registers1_Reg = AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[254:222];
	assign registers1_M2S = AXI4Interconnect2x4TestModule_L80F13L91T14_1_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[221:0];
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[7:0] = notActiveM2S_R_AR_ARID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[39:8] = notActiveM2S_R_AR_ARADDR;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[47:40] = notActiveM2S_R_AR_ARLEN;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[50:48] = notActiveM2S_R_AR_ARSIZE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[52:51] = notActiveM2S_R_AR_ARBURST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[54:53] = notActiveM2S_R_AR_ARLOCK;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[58:55] = notActiveM2S_R_AR_ARCACHE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[61:59] = notActiveM2S_R_AR_ARPROT;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[65:62] = notActiveM2S_R_AR_ARQOS;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[73:66] = notActiveM2S_R_AR_ARREGION;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[81:74] = notActiveM2S_R_AR_ARUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[82] = notActiveM2S_R_AR_ARVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[83] = notActiveM2S_R_R_RREADY;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[91:84] = notActiveM2S_W_AW_AWID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[123:92] = notActiveM2S_W_AW_AWADDR;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[131:124] = notActiveM2S_W_AW_AWLEN;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[134:132] = notActiveM2S_W_AW_AWSIZE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[136:135] = notActiveM2S_W_AW_AWBURST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[138:137] = notActiveM2S_W_AW_AWLOCK;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[142:139] = notActiveM2S_W_AW_AWCACHE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[145:143] = notActiveM2S_W_AW_AWPROT;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[149:146] = notActiveM2S_W_AW_AWQOS;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[157:150] = notActiveM2S_W_AW_AWREGION;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[165:158] = notActiveM2S_W_AW_AWUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[166] = notActiveM2S_W_AW_AWVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[174:167] = notActiveM2S_W_W_WID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[206:175] = {
		notActiveM2S_W_W_WDATA[3],
		notActiveM2S_W_W_WDATA[2],
		notActiveM2S_W_W_WDATA[1],
		notActiveM2S_W_W_WDATA[0]
	}
	;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[210:207] = notActiveM2S_W_W_WSTRB;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[211] = notActiveM2S_W_W_WLAST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[219:212] = notActiveM2S_W_W_WUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[220] = notActiveM2S_W_W_WVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[221] = notActiveM2S_W_B_BREADY;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[253:222] = Inputs_InData;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[254] = Inputs_SWE[2];
	assign registers2_Reg = AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[254:222];
	assign registers2_M2S = AXI4Interconnect2x4TestModule_L80F13L91T14_2_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[221:0];
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[7:0] = notActiveM2S_R_AR_ARID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[39:8] = notActiveM2S_R_AR_ARADDR;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[47:40] = notActiveM2S_R_AR_ARLEN;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[50:48] = notActiveM2S_R_AR_ARSIZE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[52:51] = notActiveM2S_R_AR_ARBURST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[54:53] = notActiveM2S_R_AR_ARLOCK;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[58:55] = notActiveM2S_R_AR_ARCACHE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[61:59] = notActiveM2S_R_AR_ARPROT;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[65:62] = notActiveM2S_R_AR_ARQOS;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[73:66] = notActiveM2S_R_AR_ARREGION;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[81:74] = notActiveM2S_R_AR_ARUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[82] = notActiveM2S_R_AR_ARVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[83] = notActiveM2S_R_R_RREADY;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[91:84] = notActiveM2S_W_AW_AWID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[123:92] = notActiveM2S_W_AW_AWADDR;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[131:124] = notActiveM2S_W_AW_AWLEN;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[134:132] = notActiveM2S_W_AW_AWSIZE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[136:135] = notActiveM2S_W_AW_AWBURST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[138:137] = notActiveM2S_W_AW_AWLOCK;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[142:139] = notActiveM2S_W_AW_AWCACHE;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[145:143] = notActiveM2S_W_AW_AWPROT;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[149:146] = notActiveM2S_W_AW_AWQOS;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[157:150] = notActiveM2S_W_AW_AWREGION;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[165:158] = notActiveM2S_W_AW_AWUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[166] = notActiveM2S_W_AW_AWVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[174:167] = notActiveM2S_W_W_WID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[206:175] = {
		notActiveM2S_W_W_WDATA[3],
		notActiveM2S_W_W_WDATA[2],
		notActiveM2S_W_W_WDATA[1],
		notActiveM2S_W_W_WDATA[0]
	}
	;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[210:207] = notActiveM2S_W_W_WSTRB;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[211] = notActiveM2S_W_W_WLAST;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[219:212] = notActiveM2S_W_W_WUSER;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[220] = notActiveM2S_W_W_WVALID;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[221] = notActiveM2S_W_B_BREADY;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[253:222] = Inputs_InData;
	assign AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[254] = Inputs_SWE[3];
	assign registers3_Reg = AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[254:222];
	assign registers3_M2S = AXI4Interconnect2x4TestModule_L80F13L91T14_3_AXI4Interconnect2x4TestModule_L82F45L90T18_Object[221:0];
	assign masters0_Master_masters0_Master_HardLink = masters0_Master;
	assign masters0_S2M_masters0_S2M_HardLink = masters0_S2M;
	assign masters0_M2S = masters0_M2S_masters0_M2S_HardLink;
	assign masters0_RACK = masters0_RACK_masters0_RACK_HardLink;
	assign masters0_RDATA[0] = masters0_RDATA0_masters0_RDATA_HardLink;
	assign masters0_RDATA[1] = masters0_RDATA1_masters0_RDATA_HardLink;
	assign masters0_RDATA[2] = masters0_RDATA2_masters0_RDATA_HardLink;
	assign masters0_RDATA[3] = masters0_RDATA3_masters0_RDATA_HardLink;
	assign masters0_WACK = masters0_WACK_masters0_WACK_HardLink;
	assign masters1_Master_masters1_Master_HardLink = masters1_Master;
	assign masters1_S2M_masters1_S2M_HardLink = masters1_S2M;
	assign masters1_M2S = masters1_M2S_masters1_M2S_HardLink;
	assign masters1_RACK = masters1_RACK_masters1_RACK_HardLink;
	assign masters1_RDATA[0] = masters1_RDATA0_masters1_RDATA_HardLink;
	assign masters1_RDATA[1] = masters1_RDATA1_masters1_RDATA_HardLink;
	assign masters1_RDATA[2] = masters1_RDATA2_masters1_RDATA_HardLink;
	assign masters1_RDATA[3] = masters1_RDATA3_masters1_RDATA_HardLink;
	assign masters1_WACK = masters1_WACK_masters1_WACK_HardLink;
	assign registers0_M2S_registers0_M2S_HardLink = registers0_M2S;
	assign registers0_Reg_registers0_Reg_HardLink = registers0_Reg;
	assign registers0_outACK = registers0_outACK_registers0_outACK_HardLink;
	assign registers0_outData[0] = registers0_outData0_registers0_outData_HardLink;
	assign registers0_outData[1] = registers0_outData1_registers0_outData_HardLink;
	assign registers0_outData[2] = registers0_outData2_registers0_outData_HardLink;
	assign registers0_outData[3] = registers0_outData3_registers0_outData_HardLink;
	assign registers0_outWritten = registers0_outWritten_registers0_outWritten_HardLink;
	assign registers0_S2M = registers0_S2M_registers0_S2M_HardLink;
	assign registers1_M2S_registers1_M2S_HardLink = registers1_M2S;
	assign registers1_Reg_registers1_Reg_HardLink = registers1_Reg;
	assign registers1_outACK = registers1_outACK_registers1_outACK_HardLink;
	assign registers1_outData[0] = registers1_outData0_registers1_outData_HardLink;
	assign registers1_outData[1] = registers1_outData1_registers1_outData_HardLink;
	assign registers1_outData[2] = registers1_outData2_registers1_outData_HardLink;
	assign registers1_outData[3] = registers1_outData3_registers1_outData_HardLink;
	assign registers1_outWritten = registers1_outWritten_registers1_outWritten_HardLink;
	assign registers1_S2M = registers1_S2M_registers1_S2M_HardLink;
	assign registers2_M2S_registers2_M2S_HardLink = registers2_M2S;
	assign registers2_Reg_registers2_Reg_HardLink = registers2_Reg;
	assign registers2_outACK = registers2_outACK_registers2_outACK_HardLink;
	assign registers2_outData[0] = registers2_outData0_registers2_outData_HardLink;
	assign registers2_outData[1] = registers2_outData1_registers2_outData_HardLink;
	assign registers2_outData[2] = registers2_outData2_registers2_outData_HardLink;
	assign registers2_outData[3] = registers2_outData3_registers2_outData_HardLink;
	assign registers2_outWritten = registers2_outWritten_registers2_outWritten_HardLink;
	assign registers2_S2M = registers2_S2M_registers2_S2M_HardLink;
	assign registers3_M2S_registers3_M2S_HardLink = registers3_M2S;
	assign registers3_Reg_registers3_Reg_HardLink = registers3_Reg;
	assign registers3_outACK = registers3_outACK_registers3_outACK_HardLink;
	assign registers3_outData[0] = registers3_outData0_registers3_outData_HardLink;
	assign registers3_outData[1] = registers3_outData1_registers3_outData_HardLink;
	assign registers3_outData[2] = registers3_outData2_registers3_outData_HardLink;
	assign registers3_outData[3] = registers3_outData3_registers3_outData_HardLink;
	assign registers3_outWritten = registers3_outWritten_registers3_outWritten_HardLink;
	assign registers3_S2M = registers3_S2M_registers3_S2M_HardLink;
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
