#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002d8e60f6e20 .scope module, "adder" "adder" 2 117;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
o000002d8e60f6fb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002d8e60efc20_0 .net "a", 7 0, o000002d8e60f6fb8;  0 drivers
o000002d8e60f6fe8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002d8e60ef900_0 .net "b", 7 0, o000002d8e60f6fe8;  0 drivers
v000002d8e60f0300_0 .net "out", 7 0, L_000002d8e6156eb0;  1 drivers
L_000002d8e6156eb0 .arith/sum 8, o000002d8e60f6fb8, o000002d8e60f6fe8;
S_000002d8e60b4700 .scope module, "compare_w" "compare_w" 3 85;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
v000002d8e60efcc0_0 .net *"_ivl_0", 0 0, L_000002d8e61562d0;  1 drivers
L_000002d8e6170088 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002d8e60eff40_0 .net/2u *"_ivl_2", 7 0, L_000002d8e6170088;  1 drivers
o000002d8e60f7138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002d8e60f0760_0 .net "a", 7 0, o000002d8e60f7138;  0 drivers
o000002d8e60f7168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002d8e60f03a0_0 .net "b", 7 0, o000002d8e60f7168;  0 drivers
v000002d8e60f0080_0 .net "out", 7 0, L_000002d8e6156550;  1 drivers
L_000002d8e61562d0 .cmp/eq 8, o000002d8e60f7138, o000002d8e60f7168;
L_000002d8e6156550 .functor MUXZ 8, o000002d8e60f7138, L_000002d8e6170088, L_000002d8e61562d0, C4<>;
S_000002d8e60dfaf0 .scope module, "struc_rrb" "struc_rrb" 4 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "request";
    .port_info 3 /INPUT 256 "weight";
    .port_info 4 /OUTPUT 8 "grant";
P_000002d8e606a1e0 .param/l "channels" 0 4 11, +C4<00000000000000000000000000001000>;
P_000002d8e606a218 .param/l "width" 0 4 11, +C4<00000000000000000000000000100000>;
v000002d8e6156730_0 .net "blk_ng", 7 0, v000002d8e6152320_0;  1 drivers
v000002d8e6155f10_0 .net "blk_request", 7 0, v000002d8e61497a0_0;  1 drivers
o000002d8e60f7258 .functor BUFZ 1, C4<z>; HiZ drive
v000002d8e6156050_0 .net "clk", 0 0, o000002d8e60f7258;  0 drivers
v000002d8e6157310_0 .net "contrl1", 0 0, v000002d8e6148b20_0;  1 drivers
v000002d8e6155c90_0 .net "get_weight", 31 0, v000002d8e6153d60_0;  1 drivers
v000002d8e6156b90_0 .net "grant", 7 0, v000002d8e6149ca0_0;  1 drivers
v000002d8e61571d0_0 .net "next_grant", 7 0, L_000002d8e60f1ae0;  1 drivers
v000002d8e6156230_0 .net "priorities", 7 0, L_000002d8e6156e10;  1 drivers
o000002d8e60f7a98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002d8e6155e70_0 .net "request", 7 0, o000002d8e60f7a98;  0 drivers
o000002d8e60f73d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002d8e6155fb0_0 .net "reset", 0 0, o000002d8e60f73d8;  0 drivers
o000002d8e60f7eb8 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002d8e6156910_0 .net "weight", 255 0, o000002d8e60f7eb8;  0 drivers
S_000002d8e60dfc80 .scope module, "d0" "datapath_g_r" 4 32, 2 2 0, S_000002d8e60dfaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "request";
    .port_info 1 /INPUT 8 "next_grant";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 8 "grant";
    .port_info 5 /INPUT 32 "weight";
    .port_info 6 /OUTPUT 1 "contrl1";
    .port_info 7 /OUTPUT 8 "blk_request";
    .port_info 8 /NODIR 0 "";
L_000002d8e60f1b50 .functor AND 8, v000002d8e61497a0_0, v000002d8e6152320_0, C4<11111111>, C4<11111111>;
L_000002d8e60f2250 .functor NOT 8, v000002d8e6152320_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002d8e60f1d10 .functor AND 8, L_000002d8e60f1b50, L_000002d8e6157450, C4<11111111>, C4<11111111>;
v000002d8e6148bc0_0 .net *"_ivl_2", 7 0, L_000002d8e60f1b50;  1 drivers
v000002d8e61498e0_0 .net *"_ivl_4", 7 0, L_000002d8e60f2250;  1 drivers
L_000002d8e6170118 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002d8e61488a0_0 .net/2u *"_ivl_6", 7 0, L_000002d8e6170118;  1 drivers
v000002d8e6148e40_0 .net *"_ivl_8", 7 0, L_000002d8e6157450;  1 drivers
v000002d8e6148c60_0 .net "blk_request", 7 0, v000002d8e61497a0_0;  alias, 1 drivers
v000002d8e6148d00_0 .net "blk_weight", 31 0, v000002d8e61492a0_0;  1 drivers
v000002d8e6148120_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e6149840_0 .net "contrl1", 0 0, v000002d8e6148b20_0;  alias, 1 drivers
v000002d8e6149520_0 .net "data_grant", 7 0, L_000002d8e60f1d10;  1 drivers
v000002d8e6148da0_0 .net "grant", 7 0, v000002d8e6149ca0_0;  alias, 1 drivers
v000002d8e61481c0_0 .net "ld_count", 0 0, v000002d8e61483a0_0;  1 drivers
v000002d8e6149de0_0 .net "ld_grant", 0 0, v000002d8e61490c0_0;  1 drivers
v000002d8e6148f80_0 .net "ld_request", 0 0, v000002d8e6149e80_0;  1 drivers
v000002d8e6149a20_0 .net "ld_weight", 0 0, v000002d8e6148580_0;  1 drivers
L_000002d8e61700d0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002d8e6149f20_0 .net "max_weight", 31 0, L_000002d8e61700d0;  1 drivers
v000002d8e6149ac0_0 .net "next_grant", 7 0, v000002d8e6152320_0;  alias, 1 drivers
v000002d8e6149b60_0 .net "request", 7 0, o000002d8e60f7a98;  alias, 0 drivers
v000002d8e6152640_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
v000002d8e6152dc0_0 .net "s_count", 31 0, v000002d8e6149160_0;  1 drivers
v000002d8e61535e0_0 .net "weight", 31 0, v000002d8e6153d60_0;  alias, 1 drivers
L_000002d8e6157450 .arith/sum 8, L_000002d8e60f2250, L_000002d8e6170118;
S_000002d8e60d3210 .scope module, "c1" "controller" 2 28, 5 1 0, S_000002d8e60dfc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "grant";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "contrl1";
    .port_info 4 /OUTPUT 1 "ld_grant";
    .port_info 5 /OUTPUT 1 "ld_weight";
    .port_info 6 /OUTPUT 1 "ld_request";
    .port_info 7 /OUTPUT 1 "ld_count";
P_000002d8e60b4340 .param/l "counting" 0 5 14, C4<11>;
P_000002d8e60b4378 .param/l "get_weight" 0 5 14, C4<10>;
P_000002d8e60b43b0 .param/l "granting_process" 0 5 14, C4<01>;
P_000002d8e60b43e8 .param/l "start" 0 5 14, C4<00>;
v000002d8e60f0260_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e60f04e0_0 .net "contrl1", 0 0, v000002d8e6148b20_0;  alias, 1 drivers
v000002d8e6149020_0 .net "grant", 7 0, v000002d8e6149ca0_0;  alias, 1 drivers
v000002d8e61483a0_0 .var "ld_count", 0 0;
v000002d8e61490c0_0 .var "ld_grant", 0 0;
v000002d8e6149e80_0 .var "ld_request", 0 0;
v000002d8e6148580_0 .var "ld_weight", 0 0;
v000002d8e6148ee0_0 .var "next_state", 1 0;
v000002d8e6149c00_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
v000002d8e6148080_0 .var "state", 1 0;
E_000002d8e60ecb10 .event posedge, v000002d8e60f0260_0;
E_000002d8e60ed710 .event anyedge, v000002d8e6148080_0, v000002d8e6149020_0, v000002d8e60f04e0_0;
S_000002d8e60d33a0 .scope module, "c_0" "compare" 2 35, 2 127 0, S_000002d8e60dfc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 32 "max";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /INPUT 1 "ld";
v000002d8e6149980_0 .net "A", 31 0, v000002d8e6149160_0;  alias, 1 drivers
v000002d8e6148a80_0 .net "B", 31 0, v000002d8e6153d60_0;  alias, 1 drivers
v000002d8e6148760_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e61495c0_0 .net "ld", 0 0, v000002d8e61483a0_0;  alias, 1 drivers
v000002d8e6148620_0 .net "max", 31 0, L_000002d8e61700d0;  alias, 1 drivers
v000002d8e6148b20_0 .var "out", 0 0;
S_000002d8e60bd3f0 .scope module, "c_1" "Cntr" 2 30, 2 90 0, S_000002d8e60dfc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "out";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "reset";
v000002d8e6148940_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e6148260_0 .net "ld", 0 0, v000002d8e61483a0_0;  alias, 1 drivers
v000002d8e6149160_0 .var "out", 31 0;
v000002d8e6148440_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
S_000002d8e60bd580 .scope module, "p_1" "Pipo" 2 29, 2 38 0, S_000002d8e60dfc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v000002d8e6149ca0_0 .var "Q", 7 0;
v000002d8e6148800_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e6149d40_0 .net "d", 7 0, L_000002d8e60f1d10;  alias, 1 drivers
v000002d8e6149200_0 .net "ld", 0 0, v000002d8e61490c0_0;  alias, 1 drivers
v000002d8e6149340_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
S_000002d8e606cca0 .scope module, "p_2" "Pipo_nw" 2 32, 2 64 0, S_000002d8e60dfc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "Q";
    .port_info 4 /INPUT 1 "ld";
v000002d8e61492a0_0 .var "Q", 31 0;
v000002d8e61489e0_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e6149660_0 .net "d", 31 0, v000002d8e6153d60_0;  alias, 1 drivers
v000002d8e6149700_0 .net "ld", 0 0, v000002d8e6148580_0;  alias, 1 drivers
v000002d8e6148300_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
S_000002d8e606ce30 .scope module, "p_3" "Pipo" 2 34, 2 38 0, S_000002d8e60dfc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "Q";
    .port_info 4 /INPUT 1 "ld";
v000002d8e61497a0_0 .var "Q", 7 0;
v000002d8e61484e0_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e61493e0_0 .net "d", 7 0, o000002d8e60f7a98;  alias, 0 drivers
v000002d8e61486c0_0 .net "ld", 0 0, v000002d8e6149e80_0;  alias, 1 drivers
v000002d8e6149480_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
S_000002d8e60de1b0 .scope module, "m0" "MUX" 4 24, 6 1 0, S_000002d8e60dfaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "sel_one_hot";
    .port_info 3 /INPUT 256 "data_in_bus";
    .port_info 4 /OUTPUT 32 "data_out";
P_000002d8e6069d60 .param/l "channels" 0 6 8, +C4<00000000000000000000000000001000>;
P_000002d8e6069d98 .param/l "width" 0 6 8, +C4<00000000000000000000000000100000>;
v000002d8e6152a00_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e61530e0_0 .net "data_in_bus", 255 0, o000002d8e60f7eb8;  alias, 0 drivers
v000002d8e6153d60_0 .var "data_out", 31 0;
v000002d8e61525a0_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
v000002d8e6153180_0 .net "sel_one_hot", 7 0, v000002d8e6149ca0_0;  alias, 1 drivers
E_000002d8e60ecd50 .event anyedge, v000002d8e6149020_0, v000002d8e61530e0_0;
S_000002d8e60de340 .scope function.vec4.u32, "decimal" "decimal" 6 15, 6 15 0, S_000002d8e60de1b0;
 .timescale 0 0;
; Variable decimal is vec4 return value of scope S_000002d8e60de340
v000002d8e6152960_0 .var "hot_one_code", 7 0;
v000002d8e6153900_0 .var/i "i", 31 0;
TD_struc_rrb.m0.decimal ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002d8e6153900_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002d8e6153900_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002d8e6152960_0;
    %load/vec4 v000002d8e6153900_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002d8e6153900_0;
    %ret/vec4 0, 0, 32;  Assign to decimal (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v000002d8e6153900_0;
    %addi 1, 0, 32;
    %store/vec4 v000002d8e6153900_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002d8e60cc520 .scope module, "s0" "struc_ngprc" 4 34, 3 2 0, S_000002d8e60dfaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "request";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 8 "grant";
    .port_info 4 /OUTPUT 8 "next_grant";
    .port_info 5 /OUTPUT 8 "priorities";
    .port_info 6 /OUTPUT 8 "blk_ng";
P_000002d8e60ec850 .param/l "channels" 0 3 11, +C4<00000000000000000000000000001000>;
L_000002d8e60f1e60 .functor NOT 32, L_000002d8e6156cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002d8e60f2640 .functor NOT 8, L_000002d8e61560f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002d8e60f1ae0 .functor AND 8, v000002d8e61497a0_0, v000002d8e6152aa0_0, C4<11111111>, C4<11111111>;
v000002d8e6153360_0 .net *"_ivl_1", 6 0, L_000002d8e6156c30;  1 drivers
v000002d8e6153400_0 .net *"_ivl_10", 31 0, L_000002d8e60f1e60;  1 drivers
L_000002d8e61701a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002d8e6152140_0 .net/2u *"_ivl_12", 31 0, L_000002d8e61701a8;  1 drivers
v000002d8e61523c0_0 .net *"_ivl_14", 31 0, L_000002d8e6155ab0;  1 drivers
L_000002d8e61701f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d8e6152c80_0 .net/2u *"_ivl_16", 31 0, L_000002d8e61701f0;  1 drivers
v000002d8e61528c0_0 .net *"_ivl_18", 0 0, L_000002d8e6156690;  1 drivers
L_000002d8e6170238 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000002d8e6153a40_0 .net/2u *"_ivl_20", 7 0, L_000002d8e6170238;  1 drivers
v000002d8e6153860_0 .net *"_ivl_23", 6 0, L_000002d8e6156370;  1 drivers
v000002d8e6152780_0 .net *"_ivl_25", 0 0, L_000002d8e6156d70;  1 drivers
v000002d8e61534a0_0 .net *"_ivl_26", 7 0, L_000002d8e61560f0;  1 drivers
v000002d8e6152820_0 .net *"_ivl_28", 7 0, L_000002d8e60f2640;  1 drivers
v000002d8e6153f40_0 .net *"_ivl_3", 0 0, L_000002d8e6157590;  1 drivers
L_000002d8e6170280 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002d8e61520a0_0 .net/2u *"_ivl_30", 7 0, L_000002d8e6170280;  1 drivers
v000002d8e61539a0_0 .net *"_ivl_32", 7 0, L_000002d8e6156410;  1 drivers
v000002d8e6153e00_0 .net *"_ivl_4", 7 0, L_000002d8e61569b0;  1 drivers
v000002d8e6152460_0 .net *"_ivl_6", 31 0, L_000002d8e6156cd0;  1 drivers
L_000002d8e6170160 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002d8e6152500_0 .net *"_ivl_9", 23 0, L_000002d8e6170160;  1 drivers
v000002d8e6153ae0_0 .net "blk_ng", 7 0, v000002d8e6152320_0;  alias, 1 drivers
v000002d8e6152d20_0 .net "blk_priorities", 7 0, v000002d8e6152aa0_0;  1 drivers
v000002d8e6152fa0_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e6153040_0 .net "grant", 7 0, v000002d8e6149ca0_0;  alias, 1 drivers
v000002d8e6153b80_0 .net "ld_ng", 0 0, v000002d8e61521e0_0;  1 drivers
v000002d8e6153cc0_0 .net "ld_prior", 0 0, v000002d8e6153ea0_0;  1 drivers
v000002d8e6156870_0 .net "next_grant", 7 0, L_000002d8e60f1ae0;  alias, 1 drivers
v000002d8e6156190_0 .net "priorities", 7 0, L_000002d8e6156e10;  alias, 1 drivers
v000002d8e6155bf0_0 .net "request", 7 0, v000002d8e61497a0_0;  alias, 1 drivers
v000002d8e6156af0_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
L_000002d8e6156c30 .part v000002d8e6149ca0_0, 0, 7;
L_000002d8e6157590 .part v000002d8e6149ca0_0, 7, 1;
L_000002d8e61569b0 .concat [ 1 7 0 0], L_000002d8e6157590, L_000002d8e6156c30;
L_000002d8e6156cd0 .concat [ 8 24 0 0], L_000002d8e61569b0, L_000002d8e6170160;
L_000002d8e6155ab0 .arith/sum 32, L_000002d8e60f1e60, L_000002d8e61701a8;
L_000002d8e6156690 .cmp/eq 32, L_000002d8e6155ab0, L_000002d8e61701f0;
L_000002d8e6156370 .part v000002d8e6149ca0_0, 0, 7;
L_000002d8e6156d70 .part v000002d8e6149ca0_0, 7, 1;
L_000002d8e61560f0 .concat [ 1 7 0 0], L_000002d8e6156d70, L_000002d8e6156370;
L_000002d8e6156410 .arith/sum 8, L_000002d8e60f2640, L_000002d8e6170280;
L_000002d8e6156e10 .functor MUXZ 8, L_000002d8e6156410, L_000002d8e6170238, L_000002d8e6156690, C4<>;
S_000002d8e60cc6b0 .scope module, "c1" "control_ngprc" 3 21, 7 1 0, S_000002d8e60cc520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "ld_prior";
    .port_info 3 /OUTPUT 1 "ld_ng";
P_000002d8e6069560 .param/l "Next_grant" 0 7 11, C4<1>;
P_000002d8e6069598 .param/l "Reset" 0 7 11, C4<0>;
v000002d8e6152f00_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e61521e0_0 .var "ld_ng", 0 0;
v000002d8e6153ea0_0 .var "ld_prior", 0 0;
v000002d8e61526e0_0 .var "next_state", 0 0;
v000002d8e6153c20_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
v000002d8e6153680_0 .var "state", 0 0;
E_000002d8e60ed050 .event anyedge, v000002d8e6153680_0, v000002d8e6149c00_0;
S_000002d8e60cbff0 .scope module, "p_0" "Pipo_nw1" 3 23, 3 60 0, S_000002d8e60cc520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
    .port_info 4 /INPUT 1 "ld";
v000002d8e6153220_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e6152280_0 .net "d", 7 0, L_000002d8e6156e10;  alias, 1 drivers
v000002d8e6152b40_0 .net "ld", 0 0, v000002d8e6153ea0_0;  alias, 1 drivers
v000002d8e6152aa0_0 .var "q", 7 0;
v000002d8e6153540_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
S_000002d8e60cc180 .scope module, "p_1" "Pipo_w" 3 27, 3 35 0, S_000002d8e60cc520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
    .port_info 4 /INPUT 1 "ld";
v000002d8e6152e60_0 .net "clk", 0 0, o000002d8e60f7258;  alias, 0 drivers
v000002d8e6153720_0 .net "d", 7 0, L_000002d8e60f1ae0;  alias, 1 drivers
v000002d8e6152be0_0 .net "ld", 0 0, v000002d8e61521e0_0;  alias, 1 drivers
v000002d8e6152320_0 .var "q", 7 0;
v000002d8e61532c0_0 .net "reset", 0 0, o000002d8e60f73d8;  alias, 0 drivers
    .scope S_000002d8e60de1b0;
T_1 ;
    %wait E_000002d8e60ecd50;
    %load/vec4 v000002d8e61530e0_0;
    %load/vec4 v000002d8e6153180_0;
    %store/vec4 v000002d8e6152960_0, 0, 8;
    %callf/vec4 TD_struc_rrb.m0.decimal, S_000002d8e60de340;
    %addi 1, 0, 32;
    %muli 32, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 31, 0, 34;
    %part/s 32;
    %store/vec4 v000002d8e6153d60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002d8e60d3210;
T_2 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e6149c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002d8e6148080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002d8e6148ee0_0;
    %assign/vec4 v000002d8e6148080_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002d8e60d3210;
T_3 ;
    %wait E_000002d8e60ed710;
    %load/vec4 v000002d8e6148080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002d8e6148ee0_0, 0;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002d8e6148ee0_0, 0;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000002d8e6149020_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v000002d8e6148080_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %assign/vec4 v000002d8e6148ee0_0, 0;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002d8e6148ee0_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000002d8e60f04e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v000002d8e6148ee0_0, 0;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002d8e60d3210;
T_4 ;
    %wait E_000002d8e60ecb10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d8e61490c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d8e6148580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d8e61483a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d8e6149e80_0, 0;
    %load/vec4 v000002d8e6148080_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d8e61490c0_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d8e6148580_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002d8e61483a0_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002d8e60bd580;
T_5 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e6149340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002d8e6149ca0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002d8e6149200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000002d8e6149d40_0;
    %assign/vec4 v000002d8e6149ca0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000002d8e6149ca0_0;
    %assign/vec4 v000002d8e6149ca0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002d8e60bd3f0;
T_6 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002d8e6149160_0, 0;
    %end;
    .thread T_6;
    .scope S_000002d8e60bd3f0;
T_7 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e6148440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d8e6149160_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002d8e6148260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002d8e6149160_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002d8e6149160_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d8e6149160_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002d8e606cca0;
T_8 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e6148300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002d8e61492a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002d8e6149700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002d8e6149660_0;
    %assign/vec4 v000002d8e61492a0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v000002d8e61492a0_0;
    %assign/vec4 v000002d8e61492a0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002d8e606ce30;
T_9 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e6149480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002d8e61497a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002d8e61486c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002d8e61493e0_0;
    %assign/vec4 v000002d8e61497a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000002d8e61497a0_0;
    %assign/vec4 v000002d8e61497a0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002d8e60d33a0;
T_10 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e61495c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002d8e6148a80_0;
    %load/vec4 v000002d8e6149980_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/1 T_10.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v000002d8e6148620_0;
    %load/vec4 v000002d8e6149980_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
T_10.4;
    %flag_mov 8, 5;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %assign/vec4 v000002d8e6148b20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d8e6148b20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002d8e60cc6b0;
T_11 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e6153c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002d8e6153680_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002d8e61526e0_0;
    %assign/vec4 v000002d8e6153680_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002d8e60cc6b0;
T_12 ;
    %wait E_000002d8e60ed050;
    %load/vec4 v000002d8e6153680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %load/vec4 v000002d8e6153680_0;
    %store/vec4 v000002d8e61526e0_0, 0, 1;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v000002d8e6153c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %store/vec4 v000002d8e61526e0_0, 0, 1;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002d8e61526e0_0, 0, 1;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002d8e60cc6b0;
T_13 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e6153680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002d8e6153ea0_0, 0;
    %load/vec4 v000002d8e6153680_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002d8e61521e0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000002d8e60cbff0;
T_14 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e6153540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000002d8e6152aa0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002d8e6152b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000002d8e6152280_0;
    %assign/vec4 v000002d8e6152aa0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000002d8e6152aa0_0;
    %assign/vec4 v000002d8e6152aa0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002d8e60cc180;
T_15 ;
    %wait E_000002d8e60ecb10;
    %load/vec4 v000002d8e61532c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002d8e6152320_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002d8e6152be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002d8e6153720_0;
    %assign/vec4 v000002d8e6152320_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000002d8e6152320_0;
    %assign/vec4 v000002d8e6152320_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./structural_g_r.v";
    "./structure_ngprc.v";
    "Struc_rrbfinal.v";
    "./controller_g_r.v";
    "./RRB_MUX.v";
    "./controller_ngprc.v";
