// Seed: 1095248205
module module_0 ();
  assign id_1 = 1'h0;
  reg id_2;
  final id_2 <= id_1;
  always id_2 <= 1;
  task id_3(input id_4, input id_5, input id_6, input id_7, output id_8, id_9, id_10, output id_11);
    integer id_12 (1);
  endtask
  wire id_13;
  always_comb id_10 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6;
  assign id_3[1 : 1'b0] = "";
  module_0();
endmodule
