#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Oct 28 01:23:35 2021
# Process ID: 170792
# Current directory: /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/synth_1
# Command line: vivado -log top_bot_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bot_controller.tcl
# Log file: /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/synth_1/top_bot_controller.vds
# Journal file: /home/aaronnanas/vivado_projects/uart_test/uart_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_bot_controller.tcl -notrace
Command: synth_design -top top_bot_controller -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 170940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2387.242 ; gain = 0.000 ; free physical = 17315 ; free virtual = 27591
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_bot_controller' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:19]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-3491] module 'pwm_generator' declared at '/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:10' bound to instance 'pwm_generator_instance' of component 'pwm_generator' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:19]
WARNING: [Synth 8-614] signal 'i_reset' is read in the process but is not in the sensitivity list [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (1#1) [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/pwm_generator.vhd:19]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/uart_rx.vhd:22' bound to instance 'uart_rx_instance' of component 'uart_rx' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:54]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/uart_rx.vhd:33]
	Parameter g_clk_cycles_bit bound to: 1085 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/uart_rx.vhd:33]
WARNING: [Synth 8-614] signal 's_data_out_byte_rx' is read in the process but is not in the sensitivity list [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'top_bot_controller' (3#1) [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/sources_1/new/top_bot_controller.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2387.242 ; gain = 0.000 ; free physical = 17334 ; free virtual = 27647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.094 ; gain = 5.852 ; free physical = 18059 ; free virtual = 28371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2393.094 ; gain = 5.852 ; free physical = 18059 ; free virtual = 28371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.094 ; gain = 0.000 ; free physical = 18056 ; free virtual = 28368
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/constrs_1/new/zybo_z720_constraints.xdc]
Finished Parsing XDC File [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/constrs_1/new/zybo_z720_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aaronnanas/vivado_projects/uart_test/uart_test.srcs/constrs_1/new/zybo_z720_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bot_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bot_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.875 ; gain = 0.000 ; free physical = 17986 ; free virtual = 28283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.875 ; gain = 0.000 ; free physical = 17986 ; free virtual = 28283
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 18084 ; free virtual = 28357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 18084 ; free virtual = 28357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 18085 ; free virtual = 28358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 18082 ; free virtual = 28349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 18078 ; free virtual = 28346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17989 ; free virtual = 28287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17984 ; free virtual = 28281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17983 ; free virtual = 28281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17982 ; free virtual = 28271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17982 ; free virtual = 28271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17982 ; free virtual = 28271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17982 ; free virtual = 28271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17982 ; free virtual = 28271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17982 ; free virtual = 28271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |     4|
|4     |LUT3   |     6|
|5     |LUT4   |    14|
|6     |LUT5   |    18|
|7     |LUT6   |    53|
|8     |FDCE   |    32|
|9     |FDRE   |    36|
|10    |IBUF   |     3|
|11    |OBUF   |     9|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 17982 ; free virtual = 28271
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2551.875 ; gain = 5.852 ; free physical = 18033 ; free virtual = 28322
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2551.875 ; gain = 164.633 ; free physical = 18033 ; free virtual = 28322
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.875 ; gain = 0.000 ; free physical = 18118 ; free virtual = 28407
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.844 ; gain = 0.000 ; free physical = 18069 ; free virtual = 28354
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2555.844 ; gain = 168.688 ; free physical = 18212 ; free virtual = 28498
INFO: [Common 17-1381] The checkpoint '/home/aaronnanas/vivado_projects/uart_test/uart_test.runs/synth_1/top_bot_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bot_controller_utilization_synth.rpt -pb top_bot_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 01:23:57 2021...
