// Re-export the correct llvm-sys version based on feature flags
#[cfg(feature = "llvm18")]
extern crate llvm_sys_181 as llvm_sys;
#[cfg(feature = "llvm19")]
extern crate llvm_sys_191 as llvm_sys;
#[cfg(feature = "llvm20")]
extern crate llvm_sys_201 as llvm_sys;
#[cfg(feature = "llvm21")]
extern crate llvm_sys_211 as llvm_sys;
#[cfg(feature = "llvm22")]
extern crate llvm_sys_221 as llvm_sys;

use std::collections::HashMap;
use std::ffi::CString;
use std::hash::BuildHasherDefault;
use std::ptr::NonNull;
use std::sync::{Arc, Mutex};

use rustc_hash::FxHasher;

use base_n::CASE_INSENSITIVE;
use camino::{Utf8Path, Utf8PathBuf};
use hir::{CompilationDB, ParamSysFun, Type};
use hir_def::db::HirDefDB;
use hir_lower::{AbsDelayMode, CallBackKind, HirInterner, ParamKind};
use lasso::Rodeo;
use llvm_sys::target::{LLVMABISizeOfType, LLVMDisposeTargetData};
use llvm_sys::target_machine::LLVMCodeGenOptLevel;
use mir_llvm::{CodegenCx, LLVMBackend};
use ndatable::nda_arrays;
use salsa::ParallelDatabase;
use sim_back::{CompiledModule, ModuleInfo};
use stdx::{impl_debug_display, impl_idx_from};
use target::spec::Target;
use typed_indexmap::TiSet;

use crate::compilation_unit::{new_codegen, OsdiCompilationUnit, OsdiModule};
use crate::metadata::osdi_0_4::OsdiTys;
use crate::metadata::OsdiLimFunction;

mod access;
mod bitfield;
mod compilation_unit;
mod inst_data;
mod metadata;
mod model_data;

mod eval;
mod load;
mod ndatable;
mod noise;
mod setup;

const OSDI_VERSION: (u32, u32) = (0, 4);

use std::sync::Once;

use llvm_sys::target::{LLVM_InitializeNativeAsmPrinter, LLVM_InitializeNativeTarget};

static LLVM_INIT: Once = Once::new();

fn initialize_llvm() {
    LLVM_INIT.call_once(|| unsafe {
        if LLVM_InitializeNativeTarget() != 0 {
            panic!("Failed to initialize native target");
        }
        if LLVM_InitializeNativeAsmPrinter() != 0 {
            panic!("Failed to initialize native ASM printer");
        }
    });
}

pub fn compile<'a>(
    db: &'a CompilationDB,
    modules: &'a [ModuleInfo],
    dst: &'a Utf8Path,
    target: &'a Target,
    back: &'a LLVMBackend,
    emit: bool,
    opt_lvl: LLVMCodeGenOptLevel,
    dump_mir: bool,
    dump_unopt_mir: bool,
    dump_ir: bool,
    dump_unopt_ir: bool,
    absdelay: AbsDelayMode,
) -> (Vec<Utf8PathBuf>, Vec<CompiledModule<'a>>, Rodeo) {
    initialize_llvm();
    let mut literals = Rodeo::new();
    let mut lim_table = TiSet::default();
    let mnames: Vec<_> = modules.iter().map(|m| m.module.name(db)).collect();
    let modules: Vec<_> = modules
        .iter()
        .map(|module| {
            let mir =
                CompiledModule::new(db, module, &mut literals, dump_unopt_mir, dump_mir, absdelay);
            for cb in mir.intern.callbacks.iter() {
                if let CallBackKind::BuiltinLimit { name, num_args } = *cb {
                    lim_table.ensure(OsdiLimFunction { name, num_args: num_args - 2 });
                }
            }
            mir
        })
        .collect();

    let name = dst.file_stem().expect("destination is a file").to_owned();

    let mut paths: Vec<Utf8PathBuf> = (0..modules.len() * 4)
        .map(|i| {
            let num = base_n::encode((i + 1) as u128, CASE_INSENSITIVE);
            let extension = format!("o{num}");
            dst.with_extension(extension)
        })
        .collect();

    let target_data = unsafe {
        let src = CString::new(target.data_layout.clone()).unwrap();
        &*llvm_sys::target::LLVMCreateTargetData(src.as_ptr())
    };

    let compiled_modules = modules;

    let osdi_modules: Vec<_> = compiled_modules
        .iter()
        .map(|module| {
            let unit = OsdiModule::new(db, module, &lim_table);
            unit.intern_names(&mut literals, db);
            unit
        })
        .collect();

    let db = db.snapshot();

    let main_file = dst.with_extension("o");

    let unoptirs =
        Arc::new(Mutex::new(HashMap::with_hasher(BuildHasherDefault::<FxHasher>::default())));
    let irs = Arc::new(Mutex::new(HashMap::with_hasher(BuildHasherDefault::<FxHasher>::default())));

    // Build natures, disciplines, and attributes vectors, intern strings in Rodeo
    let (natures_vec, disciplines_vec, attributes_vec) = nda_arrays(&*db, &mut literals);

    rayon_core::scope(|scope| {
        let db = db;
        let literals_ = &literals;
        let target_data_ = target_data;
        let paths = &paths;

        for (i, module) in osdi_modules.iter().enumerate() {
            let _db = db.snapshot();
            let unoptirs_clone = Arc::clone(&unoptirs);
            let irs_clone = Arc::clone(&irs);
            scope.spawn(move |_| {
                let access = format!("access_{}", &module.sym);
                let name1 = access.clone();
                let llmod = unsafe { back.new_module(&access, opt_lvl).unwrap() };
                let cx = new_codegen(back, &llmod, literals_);
                let tys = OsdiTys::new(&cx, NonNull::from(target_data_).as_ptr());
                let cguint = OsdiCompilationUnit::new(&_db, module, &cx, &tys, false);

                cguint.access_function();
                if dump_unopt_ir {
                    let mut unoptirs = unoptirs_clone.lock().unwrap();
                    unoptirs.insert((i, access), cx.to_str().to_string());
                }
                debug_assert!(llmod.verify_and_print());

                if emit {
                    let path = &paths[i * 4];
                    llmod.optimize();
                    assert_eq!(llmod.emit_object(path.as_ref()), Ok(()))
                }

                if dump_ir {
                    let mut irs = irs_clone.lock().unwrap();
                    irs.insert((i, name1), llmod.to_str().to_string());
                }
            });

            let unoptirs_clone = Arc::clone(&unoptirs);
            let irs_clone = Arc::clone(&irs);
            let _db = db.snapshot();
            scope.spawn(move |_| {
                let name = format!("setup_model_{}", &module.sym);
                let name1 = name.clone();
                let llmod = unsafe { back.new_module(&name, opt_lvl).unwrap() };
                let cx = new_codegen(back, &llmod, literals_);
                let tys = OsdiTys::new(&cx, NonNull::from(target_data_).as_ptr());
                let cguint = OsdiCompilationUnit::new(&_db, module, &cx, &tys, false);

                cguint.setup_model();
                if dump_unopt_ir {
                    let mut unoptirs = unoptirs_clone.lock().unwrap();
                    unoptirs.insert((i, name), cx.to_str().to_string());
                }
                debug_assert!(llmod.verify_and_print());

                if emit {
                    let path = &paths[i * 4 + 1];
                    llmod.optimize();
                    assert_eq!(llmod.emit_object(path.as_ref()), Ok(()))
                }

                if dump_ir {
                    let mut irs = irs_clone.lock().unwrap();
                    irs.insert((i, name1), llmod.to_str().to_string());
                }
            });

            let unoptirs_clone = Arc::clone(&unoptirs);
            let irs_clone = Arc::clone(&irs);
            let _db = db.snapshot();
            scope.spawn(move |_| {
                let name = format!("setup_instance_{}", &module.sym);
                let name1 = name.clone();
                let llmod = unsafe { back.new_module(&name, opt_lvl).unwrap() };
                let cx = new_codegen(back, &llmod, literals_);
                let tys = OsdiTys::new(&cx, NonNull::from(target_data_).as_ptr());
                let mut cguint = OsdiCompilationUnit::new(&_db, module, &cx, &tys, false);

                cguint.setup_instance();
                if dump_unopt_ir {
                    let mut unoptirs = unoptirs_clone.lock().unwrap();
                    unoptirs.insert((i, name), cx.to_str().to_string());
                }
                //let _ir = llmod.to_str();
                //println!("llmod: {}", _ir);
                debug_assert!(llmod.verify_and_print());

                if emit {
                    let path = &paths[i * 4 + 2];
                    llmod.optimize();
                    assert_eq!(llmod.emit_object(path.as_ref()), Ok(()))
                }

                if dump_ir {
                    let mut irs = irs_clone.lock().unwrap();
                    irs.insert((i, name1), llmod.to_str().to_string());
                }
            });

            let unoptirs_clone = Arc::clone(&unoptirs);
            let irs_clone = Arc::clone(&irs);
            let _db = db.snapshot();
            scope.spawn(move |_| {
                let access = format!("eval_{}", &module.sym);
                let name1 = access.clone();
                let llmod = unsafe { back.new_module(&access, opt_lvl).unwrap() };
                let cx = new_codegen(back, &llmod, literals_);
                let tys = OsdiTys::new(&cx, NonNull::from(target_data_).as_ptr());
                let cguint = OsdiCompilationUnit::new(&_db, module, &cx, &tys, true);

                cguint.eval();
                if dump_unopt_ir {
                    let mut unoptirs = unoptirs_clone.lock().unwrap();
                    unoptirs.insert((i, access), llmod.to_str().to_string());
                }
                debug_assert!(llmod.verify_and_print());

                if emit {
                    let path = &paths[i * 4 + 3];
                    llmod.optimize();
                    assert_eq!(llmod.emit_object(path.as_ref()), Ok(()))
                }

                if dump_ir {
                    let mut irs = irs_clone.lock().unwrap();
                    irs.insert((i, name1), llmod.to_str().to_string());
                }
            });
        }

        let llmod = unsafe { back.new_module(&name, opt_lvl).unwrap() };
        let cx = new_codegen(back, &llmod, &literals);
        let tys = OsdiTys::new(&cx, NonNull::from(target_data).as_ptr());

        let descriptors: Vec<_> = osdi_modules
            .iter()
            .map(|module| {
                let cguint = OsdiCompilationUnit::new(&db, module, &cx, &tys, false);
                let descriptor = cguint.descriptor(&NonNull::from(target_data).as_ptr(), &db);
                descriptor.to_ll_val(&cx, &tys)
            })
            .collect();

        cx.export_array("OSDI_DESCRIPTORS", tys.osdi_descriptor, &descriptors, true, false);
        cx.export_val(
            "OSDI_NUM_DESCRIPTORS",
            cx.ty_int(),
            cx.const_unsigned_int(descriptors.len() as u32),
            true,
        );
        cx.export_val(
            "OSDI_VERSION_MAJOR",
            cx.ty_int(),
            cx.const_unsigned_int(OSDI_VERSION.0),
            true,
        );
        cx.export_val(
            "OSDI_VERSION_MINOR",
            cx.ty_int(),
            cx.const_unsigned_int(OSDI_VERSION.1),
            true,
        );

        let descr_size: u32;
        unsafe {
            descr_size = LLVMABISizeOfType(
                NonNull::from(target_data).as_ptr(),
                NonNull::from(tys.osdi_descriptor).as_ptr(),
            ) as u32;
        }

        cx.export_val("OSDI_DESCRIPTOR_SIZE", cx.ty_int(), cx.const_unsigned_int(descr_size), true);

        // Build vector of llvm structures for natures
        let natures: Vec<_> = natures_vec.iter().map(|entry| entry.to_ll_val(&cx, &tys)).collect();
        // Export, but only if array has nonzero length
        if !natures.is_empty() {
            cx.export_array("OSDI_NATURES", tys.osdi_nature, &natures, true, false);
            cx.export_val(
                "OSDI_NATURES_LEN",
                cx.ty_int(),
                cx.const_unsigned_int(natures.len() as u32),
                true,
            );
        }

        // Build vector of llvm structures for disciplines
        let disciplines: Vec<_> =
            disciplines_vec.iter().map(|entry| entry.to_ll_val(&cx, &tys)).collect();
        // Export, but only if array has nonzero length
        if !disciplines.is_empty() {
            cx.export_array("OSDI_DISCIPLINES", tys.osdi_discipline, &disciplines, true, false);
            cx.export_val(
                "OSDI_DISCIPLINES_LEN",
                cx.ty_int(),
                cx.const_unsigned_int(disciplines.len() as u32),
                true,
            );
        }

        // Build vector of llvm structures for attributes
        let attributes: Vec<_> =
            attributes_vec.iter().map(|entry| entry.to_ll_val(&cx, &tys)).collect();
        // Export, but only if array has nonzero length
        if !disciplines.is_empty() {
            cx.export_array("OSDI_ATTRIBUTES", tys.osdi_attribute, &attributes, true, false);
            cx.export_val(
                "OSDI_ATTRIBUTES_LEN",
                cx.ty_int(),
                cx.const_unsigned_int(attributes.len() as u32),
                true,
            );
        }

        if !lim_table.is_empty() {
            let lim: Vec<_> = lim_table.iter().map(|entry| entry.to_ll_val(&cx, &tys)).collect();
            cx.export_array("OSDI_LIM_TABLE", tys.osdi_lim_function, &lim, false, false);
            cx.export_val(
                "OSDI_LIM_TABLE_LEN",
                cx.ty_int(),
                cx.const_unsigned_int(lim.len() as u32),
                true,
            );
        }

        let osdi_log =
            cx.get_declared_value("osdi_log").expect("symbol osdi_log missing from std lib");
        let val = cx.const_null_ptr();
        unsafe {
            llvm_sys::core::LLVMSetInitializer(
                NonNull::from(osdi_log).as_ptr(),
                NonNull::from(val).as_ptr(),
            );
            llvm_sys::core::LLVMSetLinkage(
                NonNull::from(osdi_log).as_ptr(),
                llvm_sys::LLVMLinkage::LLVMExternalLinkage,
            );
            llvm_sys::core::LLVMSetUnnamedAddress(
                NonNull::from(osdi_log).as_ptr(),
                llvm_sys::LLVMUnnamedAddr::LLVMNoUnnamedAddr,
            );
            llvm_sys::core::LLVMSetDLLStorageClass(
                NonNull::from(osdi_log).as_ptr(),
                llvm_sys::LLVMDLLStorageClass::LLVMDLLExportStorageClass,
            );
        }

        debug_assert!(llmod.verify_and_print());

        if emit {
            // println!("{}", llmod.to_str());
            llmod.optimize();
            // println!("{}", llmod.to_str());
            assert_eq!(llmod.emit_object(main_file.as_ref()), Ok(()))
        }
    });

    if dump_unopt_ir {
        let unoptirs_clone = Arc::clone(&unoptirs);
        let unoptirs = unoptirs_clone.lock().unwrap();
        for ((i, fname), v) in unoptirs.iter() {
            println!("LLVM IR for {} in {}", fname, mnames[*i]);
            println!("{}", v);
            println!();
        }
    }

    if dump_ir {
        let irs_clone = Arc::clone(&irs);
        let irs = irs_clone.lock().unwrap();
        for ((i, fname), v) in irs.iter() {
            println!("Optimized LLVM IR for {} in {}", fname, mnames[*i]);
            println!("{}", v);
            println!();
        }
    }

    paths.push(main_file);
    unsafe { LLVMDisposeTargetData(NonNull::from(target_data).as_ptr()) };
    (paths, compiled_modules, literals)
}

impl OsdiModule<'_> {
    fn intern_names(&self, literals: &mut Rodeo, db: &CompilationDB) {
        literals.get_or_intern(&*self.info.module.name(db));
        self.intern_node_strs(literals, db);
        literals.get_or_intern_static("Multiplier (Verilog-A $mfactor)");
        literals.get_or_intern_static("deg");
        literals.get_or_intern_static("m");
        literals.get_or_intern_static("");

        for param in self.info.params.values() {
            for alias in &param.alias {
                literals.get_or_intern(&**alias);
            }

            literals.get_or_intern(&*param.name);
            literals.get_or_intern(&param.unit);
            literals.get_or_intern(&param.description);
            literals.get_or_intern(&param.group);
        }

        for (var, opvar_info) in self.info.op_vars.iter() {
            literals.get_or_intern(&*var.name(db));
            literals.get_or_intern(&opvar_info.unit);
            literals.get_or_intern(&opvar_info.description);
        }

        for alias_list in self.info.sys_fun_alias.values() {
            for alias in alias_list {
                literals.get_or_intern(&**alias);
            }
        }

        for param in ParamSysFun::iter() {
            let is_live = |intern: &HirInterner, func| {
                intern.is_param_live(func, &ParamKind::ParamSysFun(param))
            };
            if is_live(self.intern, self.eval)
                || is_live(&self.init.intern, &self.init.func)
                || is_live(self.model_param_intern, self.model_param_setup)
            {
                literals.get_or_intern(format!("${param:?}"));
            }
        }
    }
}

#[derive(PartialEq, Eq, PartialOrd, Ord, Clone, Copy, Hash)]
pub struct OsdiLimId(u32);
impl_idx_from!(OsdiLimId(u32));
impl_debug_display! {match OsdiLimId{OsdiLimId(id) => "lim{id}";}}

fn ty_len(ty: &Type) -> Option<u32> {
    match ty {
        Type::Array { ty, len } => Some(len * ty_len(ty).unwrap_or(1)),
        Type::EmptyArray => Some(0),
        _ => None,
    }
}

fn lltype<'ll>(ty: &Type, cx: &CodegenCx<'_, 'll>) -> &'ll llvm_sys::LLVMType {
    let llty = match ty.base_type() {
        Type::Real => cx.ty_double(),
        Type::Integer => cx.ty_int(),
        Type::String => cx.ty_ptr(),
        Type::EmptyArray => cx.ty_array(cx.ty_int(), 0),
        Type::Bool => cx.ty_c_bool(),
        Type::Void => cx.ty_void(),
        Type::Err | Type::Array { .. } => unreachable!(),
    };

    if let Some(len) = ty_len(ty) {
        cx.ty_array(llty, len)
    } else {
        llty
    }
}

#[derive(PartialEq, Eq, PartialOrd, Ord, Clone, Copy, Hash)]
pub struct Offset(u32);
impl_idx_from!(Offset(u32));
impl_debug_display! {match Offset{Offset(id) => "lim{id}";}}
