{"Source Block": ["hdl/library/axi_dmac/axi_register_slice.v@65:104@HdlStmIf", "wire bwd_ready_s;\nwire [DATA_WIDTH-1:0] fwd_data_s;\nwire fwd_valid_s;\nwire fwd_ready_s;\n\ngenerate if (FORWARD_REGISTERED == 1) begin\n\nreg fwd_valid = 1'b0;\nreg [DATA_WIDTH-1:0] fwd_data = 'h00;\n\nassign fwd_ready_s = ~fwd_valid | m_axi_ready;\nassign fwd_valid_s = fwd_valid;\nassign fwd_data_s = fwd_data;\n\nalways @(posedge clk) begin\n  if (~fwd_valid | m_axi_ready)\n    fwd_data <= bwd_data_s;\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    fwd_valid <= 1'b0;\n  end else begin \n    if (bwd_valid_s)\n      fwd_valid <= 1'b1;\n    else if (m_axi_ready)\n      fwd_valid <= 1'b0;\n  end\nend\n\nend else begin\nassign fwd_data_s = bwd_data_s;\nassign fwd_valid_s = bwd_valid_s;\nassign fwd_ready_s = m_axi_ready;\nend\nendgenerate\n\ngenerate if (BACKWARD_REGISTERED == 1) begin\n\nreg bwd_ready = 1'b1;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_register_slice.v@97:136", "assign fwd_valid_s = bwd_valid_s;\nassign fwd_ready_s = m_axi_ready;\nend\nendgenerate\n\ngenerate if (BACKWARD_REGISTERED == 1) begin\n\nreg bwd_ready = 1'b1;\nreg [DATA_WIDTH-1:0] bwd_data = 'h00;\n\nassign bwd_valid_s = ~bwd_ready | s_axi_valid;\nassign bwd_data_s = bwd_ready ? s_axi_data : bwd_data;\nassign bwd_ready_s = bwd_ready;\n\nalways @(posedge clk) begin\n  if (bwd_ready)\n    bwd_data <= s_axi_data;\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    bwd_ready <= 1'b1;\n  end else begin\n    if (fwd_ready_s)\n      bwd_ready <= 1'b1;\n    else if (s_axi_valid)\n      bwd_ready <= 1'b0;\n  end\nend\n\nend else begin\nassign bwd_valid_s = s_axi_valid;\nassign bwd_data_s = s_axi_data;\nassign bwd_ready_s = fwd_ready_s;\nend endgenerate\n\nassign m_axi_data = fwd_data_s;\nassign m_axi_valid = fwd_valid_s;\nassign s_axi_ready = bwd_ready_s;\n\n"]], "Diff Content": {"Delete": [[87, "  end else begin \n"]], "Add": [[87, "  end else begin\n"]]}}