git clone --depth 1 --no-tags https://github.com/matin-yousefzade/ARM-CPU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524433508
git clone --depth 1 --no-tags https://github.com/LoesterFranco/Single-Cycle-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518875511
git clone --depth 1 --no-tags https://github.com/AmrMaged-H/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518792333
git clone --depth 1 --no-tags https://github.com/mariamaliezzat/clock-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521048485
git clone --depth 1 --no-tags https://github.com/HemanthVeeramalla/Linux_Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520839410
git clone --depth 1 --no-tags https://github.com/stanley108/openlane-stdcell-n-charecterization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522598154
git clone --depth 1 --no-tags https://github.com/Naderatef10/washing-machine_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522631055
git clone --depth 1 --no-tags https://github.com/connor1048/FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523910116
git clone --depth 1 --no-tags https://github.com/Bianca66/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520019544
git clone --depth 1 --no-tags https://github.com/RanChenRivai/cpu_camp_TO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519946906
git clone --depth 1 --no-tags https://github.com/MadejSzymon/ddio_de10standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523072801
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/stop-watch-on-Nexys-A7-FPGA-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522812855
git clone --depth 1 --no-tags https://github.com/fenggang233/HDLBits_verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524313626
git clone --depth 1 --no-tags https://github.com/FlyCode-ZX/Graduation_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524323687
git clone --depth 1 --no-tags https://github.com/Asmita-Zjigyasu/iiitb_riscv32im5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523319968
git clone --depth 1 --no-tags https://github.com/Rajib-IITB/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523737735
git clone --depth 1 --no-tags https://github.com/flatline-cz/renderer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519759825
git clone --depth 1 --no-tags https://github.com/hassanelsman/Linear-Feedback-Shift-Register-LSFR-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519941354
git clone --depth 1 --no-tags https://github.com/AyaRedaOsman/UART_Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519378990
git clone --depth 1 --no-tags https://github.com/coderalai/some-module-of-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520460161
git clone --depth 1 --no-tags https://github.com/bbttko/PicoRV-StepFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520038878
git clone --depth 1 --no-tags https://github.com/DylanKennyBoland/upDownCount.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520086453
git clone --depth 1 --no-tags https://github.com/ofirm57/Processor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521181107
git clone --depth 1 --no-tags https://github.com/Surbhi2712/Verilog-Carry-Look-Ahead.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521228520
git clone --depth 1 --no-tags https://github.com/jianghaoyu-1030/verilog_repository_self.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520763382
git clone --depth 1 --no-tags https://github.com/guanzetong/verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521429058
git clone --depth 1 --no-tags https://github.com/doronshamgar/dsp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524210322
git clone --depth 1 --no-tags https://github.com/yimelon1/cndes_start.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522515159
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523703216
git clone --depth 1 --no-tags https://github.com/EnesErcin/Image_Preprocessing_wFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524073646
git clone --depth 1 --no-tags https://github.com/sh-mohammadi/CSA_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524051183
git clone --depth 1 --no-tags https://github.com/sifanlight/wlan_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521947091
git clone --depth 1 --no-tags https://github.com/Muhamed-Sayed/Design-and-Synthesize-a-Full-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524526896
git clone --depth 1 --no-tags https://github.com/Anh-tp-do/Combinational-SequentialCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524512051
git clone --depth 1 --no-tags https://github.com/romantitovmephi/Crossbar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524483576
git clone --depth 1 --no-tags https://github.com/Justina0331/rs232_AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518750955
git clone --depth 1 --no-tags https://github.com/pransu-shrivastav/asynchronous_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518966908
git clone --depth 1 --no-tags https://github.com/Aymontsh/Up-Down-Counter-using-Verilog-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521660687
git clone --depth 1 --no-tags https://github.com/ureydata/RISC-V_singleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521817871
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-7seg-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524372225
git clone --depth 1 --no-tags https://github.com/harrisonadkin/MTRX3700.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523524787
git clone --depth 1 --no-tags https://github.com/pradumnk/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524389126
git clone --depth 1 --no-tags https://github.com/adi-anirudh/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521862378
git clone --depth 1 --no-tags https://github.com/naveen473/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521849936
git clone --depth 1 --no-tags https://github.com/jurevreca12/rvj1-caravel-soc-mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/522553437
git clone --depth 1 --no-tags https://github.com/MadejSzymon/adc_de10standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523063889
git clone --depth 1 --no-tags https://github.com/University-Academics/INFOS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519683028
git clone --depth 1 --no-tags https://github.com/termias19/Real_Horner_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518652614
git clone --depth 1 --no-tags https://github.com/eacrawford02/int-clk-div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519551680
git clone --depth 1 --no-tags https://github.com/sinaghadermarzi/low_power_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519334034
git clone --depth 1 --no-tags https://github.com/Rodrigodsgit/Interface_E-S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519256156
git clone --depth 1 --no-tags https://github.com/karikkuma2329/STOPPER_CUBRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519243725
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-jenish4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/519160320
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Arcade-TNKIII_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520992374
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-shabbarvejlani.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520213263
git clone --depth 1 --no-tags https://github.com/NabilYasser/Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/520935500
git clone --depth 1 --no-tags https://github.com/PE-611/ADC128S022_DRIVER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521003344
git clone --depth 1 --no-tags https://github.com/SeungHwan-Do/20221_Logic_Circuit_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/521982701
git clone --depth 1 --no-tags https://github.com/OmarFahmy07/Data_Synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523705532
git clone --depth 1 --no-tags https://github.com/jessimd/caravel-tinyrocket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524266532
git clone --depth 1 --no-tags https://github.com/Dileepkumar57/vaman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518924747
git clone --depth 1 --no-tags https://github.com/vladimir-vasyuk/delqa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/523829641
git clone --depth 1 --no-tags https://github.com/agg23/openfpga-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526285135
git clone --depth 1 --no-tags https://github.com/agg23/openfpga-arduboy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528580452
git clone --depth 1 --no-tags https://github.com/zf3/psram-tang-nano-9k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527121942
git clone --depth 1 --no-tags https://github.com/stnolting/neorv32-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529618104
git clone --depth 1 --no-tags https://github.com/thinkoco/microsoft_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529895140
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_fa22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528172298
git clone --depth 1 --no-tags https://github.com/harshbhosale01/image-processing-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526221054
git clone --depth 1 --no-tags https://github.com/sfmth/ibnalhaytham.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528509847
git clone --depth 1 --no-tags https://github.com/skycrapers/AM-Lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528706942
git clone --depth 1 --no-tags https://github.com/SuperChamp234/RISC-V-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530184427
git clone --depth 1 --no-tags https://github.com/Robin-WZQ/CNN-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529176308
git clone --depth 1 --no-tags https://github.com/briansune/USB-PD-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531279620
git clone --depth 1 --no-tags https://github.com/va7deo/PrehistoricIsle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/524707443
git clone --depth 1 --no-tags https://github.com/gatecat/tinytapeout-fpga-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530561964
git clone --depth 1 --no-tags https://github.com/ML-CAD/AppGNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525004499
git clone --depth 1 --no-tags https://github.com/fredrequin/verilator_gowin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525152535
git clone --depth 1 --no-tags https://github.com/sufiiyan/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525359537
git clone --depth 1 --no-tags https://github.com/atrac17/Toaplan2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525423410
git clone --depth 1 --no-tags https://github.com/open-fpga/core-example-interact.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528006561
git clone --depth 1 --no-tags https://github.com/FlorentCLMichel/karatsuba_multiplication_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529984920
git clone --depth 1 --no-tags https://github.com/eng-mahmoudhussain/Piplined_MIPS_microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529655200
git clone --depth 1 --no-tags https://github.com/sfmth/tinytapeout-tinycordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530731752
git clone --depth 1 --no-tags https://github.com/canbozaci/Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526321901
git clone --depth 1 --no-tags https://github.com/machdyne/brot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527188126
git clone --depth 1 --no-tags https://github.com/Devipriya1921/Physical_Design_Using_OpenLANE_Sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526922129
git clone --depth 1 --no-tags https://github.com/rohan-v8rma/Verilog-Vectors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/528352213
git clone --depth 1 --no-tags https://github.com/FelipeMoraes03/Projeto-InfraHard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/526942131
git clone --depth 1 --no-tags https://github.com/evansm7/MR-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527344086
git clone --depth 1 --no-tags https://github.com/Till-Later/bwa-hbm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/525825809
git clone --depth 1 --no-tags https://github.com/ZSTIH/2022_NSCSCC_MoYuSpecialists.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/527249789
git clone --depth 1 --no-tags https://github.com/wndif/Tarsel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/530271190
git clone --depth 1 --no-tags https://github.com/opengateware/gateman-pocket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/529599488
