-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Efficient_Cor is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Gol_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Gol_a_ce0 : OUT STD_LOGIC;
    Gol_a_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Gol_b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Gol_b_ce0 : OUT STD_LOGIC;
    Gol_b_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Gor_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Gor_a_ce0 : OUT STD_LOGIC;
    Gor_a_we0 : OUT STD_LOGIC;
    Gor_a_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Gor_b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    Gor_b_ce0 : OUT STD_LOGIC;
    Gor_b_we0 : OUT STD_LOGIC;
    Gor_b_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Efficient_Cor is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Efficient_Cor,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485tffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.663000,HLS_SYN_LAT=1464,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=14,HLS_SYN_FF=3028,HLS_SYN_LUT=2258}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (36 downto 0) := "0000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (36 downto 0) := "0000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (36 downto 0) := "0000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (36 downto 0) := "0000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (36 downto 0) := "0000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (36 downto 0) := "0000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (36 downto 0) := "0001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (36 downto 0) := "0010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (36 downto 0) := "0100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (36 downto 0) := "1000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dff_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal buf_cor_8D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_cor_8D_a_ce0 : STD_LOGIC;
    signal buf_cor_8D_a_we0 : STD_LOGIC;
    signal buf_cor_8D_a_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_cor_8D_a_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_cor_8D_a_ce1 : STD_LOGIC;
    signal buf_cor_8D_a_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dff_2D_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal dff_2D_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal buf_cor_2D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_cor_2D_a_ce0 : STD_LOGIC;
    signal buf_cor_2D_a_we0 : STD_LOGIC;
    signal buf_cor_2D_a_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_cor_2D_a_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_cor_2D_a_ce1 : STD_LOGIC;
    signal buf_cor_2D_a_we1 : STD_LOGIC;
    signal buf_cor_2D_a_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_cor_4D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_cor_4D_a_ce0 : STD_LOGIC;
    signal buf_cor_4D_a_we0 : STD_LOGIC;
    signal buf_cor_4D_a_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_cor_16D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_cor_16D_a_ce0 : STD_LOGIC;
    signal buf_cor_16D_a_we0 : STD_LOGIC;
    signal buf_cor_16D_a_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_cor_32D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_cor_32D_a_ce0 : STD_LOGIC;
    signal buf_cor_32D_a_we0 : STD_LOGIC;
    signal buf_cor_32D_a_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_313 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal reg_319 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal reg_325 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvarinc_fu_336_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_fu_370_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_457 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond1_i_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_cast_fu_376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_cast_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal Gol_b_load_1_reg_477 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_fu_304_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i5_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_4_fu_414_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_500 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal exitcond1_i7_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_i_cast_fu_426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_i_cast_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_cor_1D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_cor_1D_a_ce0 : STD_LOGIC;
    signal buf_cor_1D_a_we0 : STD_LOGIC;
    signal buf_cor_1D_a_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buf_cor_1D_a_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stage_8_8D_fu_250_ap_start : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_ap_done : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_ap_idle : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_ap_ready : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_buf_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_8D_fu_250_buf_a_ce0 : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_buf_a_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stage_8_8D_fu_250_buf_cor_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_8D_fu_250_buf_cor_a_ce0 : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_buf_cor_a_we0 : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_buf_cor_a_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stage_8_8D_fu_250_buf_cor_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_8D_fu_250_buf_cor_b_ce0 : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_buf_cor_b_we0 : STD_LOGIC;
    signal grp_Stage_8_8D_fu_250_buf_cor_b_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stage_8_4D_fu_264_ap_start : STD_LOGIC;
    signal grp_Stage_8_4D_fu_264_ap_done : STD_LOGIC;
    signal grp_Stage_8_4D_fu_264_ap_idle : STD_LOGIC;
    signal grp_Stage_8_4D_fu_264_ap_ready : STD_LOGIC;
    signal grp_Stage_8_4D_fu_264_buf_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_4D_fu_264_buf_a_ce0 : STD_LOGIC;
    signal grp_Stage_8_4D_fu_264_buf_a_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_4D_fu_264_buf_a_ce1 : STD_LOGIC;
    signal grp_Stage_8_4D_fu_264_buf_cor_4D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_4D_fu_264_buf_cor_4D_a_ce0 : STD_LOGIC;
    signal grp_Stage_8_4D_fu_264_buf_cor_4D_a_we0 : STD_LOGIC;
    signal grp_Stage_8_4D_fu_264_buf_cor_4D_a_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stage_8_32D_fu_280_ap_start : STD_LOGIC;
    signal grp_Stage_8_32D_fu_280_ap_done : STD_LOGIC;
    signal grp_Stage_8_32D_fu_280_ap_idle : STD_LOGIC;
    signal grp_Stage_8_32D_fu_280_ap_ready : STD_LOGIC;
    signal grp_Stage_8_32D_fu_280_buf_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_32D_fu_280_buf_a_ce0 : STD_LOGIC;
    signal grp_Stage_8_32D_fu_280_buf_cor_32D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_32D_fu_280_buf_cor_32D_a_ce0 : STD_LOGIC;
    signal grp_Stage_8_32D_fu_280_buf_cor_32D_a_we0 : STD_LOGIC;
    signal grp_Stage_8_32D_fu_280_buf_cor_32D_a_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Stage_8_16D_fu_290_ap_start : STD_LOGIC;
    signal grp_Stage_8_16D_fu_290_ap_done : STD_LOGIC;
    signal grp_Stage_8_16D_fu_290_ap_idle : STD_LOGIC;
    signal grp_Stage_8_16D_fu_290_ap_ready : STD_LOGIC;
    signal grp_Stage_8_16D_fu_290_buf_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_16D_fu_290_buf_a_ce0 : STD_LOGIC;
    signal grp_Stage_8_16D_fu_290_buf_cor_16D_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_Stage_8_16D_fu_290_buf_cor_16D_a_ce0 : STD_LOGIC;
    signal grp_Stage_8_16D_fu_290_buf_cor_16D_a_we0 : STD_LOGIC;
    signal grp_Stage_8_16D_fu_290_buf_cor_16D_a_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal invdar_reg_217 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_i_reg_228 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal i_i6_reg_239 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_reg_grp_Stage_8_8D_fu_250_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_reg_grp_Stage_8_4D_fu_264_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_reg_grp_Stage_8_32D_fu_280_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_reg_grp_Stage_8_16D_fu_290_ap_start : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal invdar_cast_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_i_cast2_fu_359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_i6_cast1_fu_403_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_fu_300_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal sum_i_fu_420_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (36 downto 0);

    component Stage_8_8D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_a_ce0 : OUT STD_LOGIC;
        buf_a_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_cor_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_cor_a_ce0 : OUT STD_LOGIC;
        buf_cor_a_we0 : OUT STD_LOGIC;
        buf_cor_a_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf_cor_b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_cor_b_ce0 : OUT STD_LOGIC;
        buf_cor_b_we0 : OUT STD_LOGIC;
        buf_cor_b_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Stage_8_4D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_a_ce0 : OUT STD_LOGIC;
        buf_a_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_a_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_a_ce1 : OUT STD_LOGIC;
        buf_a_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_cor_4D_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_cor_4D_a_ce0 : OUT STD_LOGIC;
        buf_cor_4D_a_we0 : OUT STD_LOGIC;
        buf_cor_4D_a_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Stage_8_32D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_a_ce0 : OUT STD_LOGIC;
        buf_a_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_cor_32D_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_cor_32D_a_ce0 : OUT STD_LOGIC;
        buf_cor_32D_a_we0 : OUT STD_LOGIC;
        buf_cor_32D_a_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Stage_8_16D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_a_ce0 : OUT STD_LOGIC;
        buf_a_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf_cor_16D_a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_cor_16D_a_ce0 : OUT STD_LOGIC;
        buf_cor_16D_a_we0 : OUT STD_LOGIC;
        buf_cor_16D_a_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Efficient_Cor_fsubkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Efficient_Cor_bufeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Efficient_Cor_buffYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Efficient_Cor_bufg8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Efficient_Cor_bufhbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Efficient_Cor_bufkbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    buf_cor_8D_a_U : component Efficient_Cor_bufeOg
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_cor_8D_a_address0,
        ce0 => buf_cor_8D_a_ce0,
        we0 => buf_cor_8D_a_we0,
        d0 => grp_Stage_8_8D_fu_250_buf_cor_a_d0,
        q0 => buf_cor_8D_a_q0,
        address1 => buf_cor_8D_a_address1,
        ce1 => buf_cor_8D_a_ce1,
        q1 => buf_cor_8D_a_q1);

    buf_cor_8D_b_U : component Efficient_Cor_buffYi
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_Stage_8_8D_fu_250_buf_cor_b_address0,
        ce0 => grp_Stage_8_8D_fu_250_buf_cor_b_ce0,
        we0 => grp_Stage_8_8D_fu_250_buf_cor_b_we0,
        d0 => grp_Stage_8_8D_fu_250_buf_cor_b_d0);

    buf_cor_2D_a_U : component Efficient_Cor_bufg8j
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_cor_2D_a_address0,
        ce0 => buf_cor_2D_a_ce0,
        we0 => buf_cor_2D_a_we0,
        d0 => reg_313,
        q0 => buf_cor_2D_a_q0,
        address1 => buf_cor_2D_a_address1,
        ce1 => buf_cor_2D_a_ce1,
        we1 => buf_cor_2D_a_we1,
        d1 => tmp_i5_reg_492,
        q1 => buf_cor_2D_a_q1);

    buf_cor_4D_a_U : component Efficient_Cor_bufhbi
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_cor_4D_a_address0,
        ce0 => buf_cor_4D_a_ce0,
        we0 => buf_cor_4D_a_we0,
        d0 => grp_Stage_8_4D_fu_264_buf_cor_4D_a_d0,
        q0 => buf_cor_4D_a_q0);

    buf_cor_16D_a_U : component Efficient_Cor_bufhbi
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_cor_16D_a_address0,
        ce0 => buf_cor_16D_a_ce0,
        we0 => buf_cor_16D_a_we0,
        d0 => grp_Stage_8_16D_fu_290_buf_cor_16D_a_d0,
        q0 => buf_cor_16D_a_q0);

    buf_cor_32D_a_U : component Efficient_Cor_bufhbi
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_cor_32D_a_address0,
        ce0 => buf_cor_32D_a_ce0,
        we0 => buf_cor_32D_a_we0,
        d0 => grp_Stage_8_32D_fu_280_buf_cor_32D_a_d0,
        q0 => buf_cor_32D_a_q0);

    buf_cor_1D_a_U : component Efficient_Cor_bufkbM
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_cor_1D_a_address0,
        ce0 => buf_cor_1D_a_ce0,
        we0 => buf_cor_1D_a_we0,
        d0 => buf_cor_1D_a_d0,
        q0 => buf_cor_1D_a_q0);

    grp_Stage_8_8D_fu_250 : component Stage_8_8D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Stage_8_8D_fu_250_ap_start,
        ap_done => grp_Stage_8_8D_fu_250_ap_done,
        ap_idle => grp_Stage_8_8D_fu_250_ap_idle,
        ap_ready => grp_Stage_8_8D_fu_250_ap_ready,
        buf_a_address0 => grp_Stage_8_8D_fu_250_buf_a_address0,
        buf_a_ce0 => grp_Stage_8_8D_fu_250_buf_a_ce0,
        buf_a_q0 => grp_Stage_8_8D_fu_250_buf_a_q0,
        buf_cor_a_address0 => grp_Stage_8_8D_fu_250_buf_cor_a_address0,
        buf_cor_a_ce0 => grp_Stage_8_8D_fu_250_buf_cor_a_ce0,
        buf_cor_a_we0 => grp_Stage_8_8D_fu_250_buf_cor_a_we0,
        buf_cor_a_d0 => grp_Stage_8_8D_fu_250_buf_cor_a_d0,
        buf_cor_b_address0 => grp_Stage_8_8D_fu_250_buf_cor_b_address0,
        buf_cor_b_ce0 => grp_Stage_8_8D_fu_250_buf_cor_b_ce0,
        buf_cor_b_we0 => grp_Stage_8_8D_fu_250_buf_cor_b_we0,
        buf_cor_b_d0 => grp_Stage_8_8D_fu_250_buf_cor_b_d0);

    grp_Stage_8_4D_fu_264 : component Stage_8_4D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Stage_8_4D_fu_264_ap_start,
        ap_done => grp_Stage_8_4D_fu_264_ap_done,
        ap_idle => grp_Stage_8_4D_fu_264_ap_idle,
        ap_ready => grp_Stage_8_4D_fu_264_ap_ready,
        buf_a_address0 => grp_Stage_8_4D_fu_264_buf_a_address0,
        buf_a_ce0 => grp_Stage_8_4D_fu_264_buf_a_ce0,
        buf_a_q0 => buf_cor_2D_a_q0,
        buf_a_address1 => grp_Stage_8_4D_fu_264_buf_a_address1,
        buf_a_ce1 => grp_Stage_8_4D_fu_264_buf_a_ce1,
        buf_a_q1 => buf_cor_2D_a_q1,
        buf_cor_4D_a_address0 => grp_Stage_8_4D_fu_264_buf_cor_4D_a_address0,
        buf_cor_4D_a_ce0 => grp_Stage_8_4D_fu_264_buf_cor_4D_a_ce0,
        buf_cor_4D_a_we0 => grp_Stage_8_4D_fu_264_buf_cor_4D_a_we0,
        buf_cor_4D_a_d0 => grp_Stage_8_4D_fu_264_buf_cor_4D_a_d0);

    grp_Stage_8_32D_fu_280 : component Stage_8_32D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Stage_8_32D_fu_280_ap_start,
        ap_done => grp_Stage_8_32D_fu_280_ap_done,
        ap_idle => grp_Stage_8_32D_fu_280_ap_idle,
        ap_ready => grp_Stage_8_32D_fu_280_ap_ready,
        buf_a_address0 => grp_Stage_8_32D_fu_280_buf_a_address0,
        buf_a_ce0 => grp_Stage_8_32D_fu_280_buf_a_ce0,
        buf_a_q0 => buf_cor_16D_a_q0,
        buf_cor_32D_a_address0 => grp_Stage_8_32D_fu_280_buf_cor_32D_a_address0,
        buf_cor_32D_a_ce0 => grp_Stage_8_32D_fu_280_buf_cor_32D_a_ce0,
        buf_cor_32D_a_we0 => grp_Stage_8_32D_fu_280_buf_cor_32D_a_we0,
        buf_cor_32D_a_d0 => grp_Stage_8_32D_fu_280_buf_cor_32D_a_d0);

    grp_Stage_8_16D_fu_290 : component Stage_8_16D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Stage_8_16D_fu_290_ap_start,
        ap_done => grp_Stage_8_16D_fu_290_ap_done,
        ap_idle => grp_Stage_8_16D_fu_290_ap_idle,
        ap_ready => grp_Stage_8_16D_fu_290_ap_ready,
        buf_a_address0 => grp_Stage_8_16D_fu_290_buf_a_address0,
        buf_a_ce0 => grp_Stage_8_16D_fu_290_buf_a_ce0,
        buf_a_q0 => buf_cor_4D_a_q0,
        buf_cor_16D_a_address0 => grp_Stage_8_16D_fu_290_buf_cor_16D_a_address0,
        buf_cor_16D_a_ce0 => grp_Stage_8_16D_fu_290_buf_cor_16D_a_ce0,
        buf_cor_16D_a_we0 => grp_Stage_8_16D_fu_290_buf_cor_16D_a_we0,
        buf_cor_16D_a_d0 => grp_Stage_8_16D_fu_290_buf_cor_16D_a_d0);

    Efficient_Cor_fsubkb_x_U18 : component Efficient_Cor_fsubkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_300_p0,
        din1 => grp_fu_300_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_300_p2);

    Efficient_Cor_fsubkb_x_U19 : component Efficient_Cor_fsubkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => dff_2D_1,
        din1 => reg_325,
        ce => ap_const_logic_1,
        dout => grp_fu_304_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_Stage_8_16D_fu_290_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_Stage_8_16D_fu_290_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state32))) then 
                    ap_reg_grp_Stage_8_16D_fu_290_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_Stage_8_16D_fu_290_ap_ready)) then 
                    ap_reg_grp_Stage_8_16D_fu_290_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_Stage_8_32D_fu_280_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_Stage_8_32D_fu_280_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state34))) then 
                    ap_reg_grp_Stage_8_32D_fu_280_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_Stage_8_32D_fu_280_ap_ready)) then 
                    ap_reg_grp_Stage_8_32D_fu_280_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_Stage_8_4D_fu_264_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_Stage_8_4D_fu_264_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state24) and not((ap_const_lv1_0 = exitcond1_i7_fu_408_p2)))) then 
                    ap_reg_grp_Stage_8_4D_fu_264_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_Stage_8_4D_fu_264_ap_ready)) then 
                    ap_reg_grp_Stage_8_4D_fu_264_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_Stage_8_8D_fu_250_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_Stage_8_8D_fu_250_ap_start <= ap_const_logic_0;
            else
                if ((((ap_const_lv1_1 = ap_CS_fsm_state9) and not((ap_const_lv1_0 = exitcond1_i_fu_364_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_state36)))) then 
                    ap_reg_grp_Stage_8_8D_fu_250_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_Stage_8_8D_fu_250_ap_ready)) then 
                    ap_reg_grp_Stage_8_8D_fu_250_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_i6_reg_239_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state30))) then 
                i_i6_reg_239 <= i_4_reg_500;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state23))) then 
                i_i6_reg_239 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_i_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state15))) then 
                i_i_reg_228 <= i_reg_457;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8))) then 
                i_i_reg_228 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    invdar_reg_217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2) and (tmp_fu_342_p2 = ap_const_lv1_0))) then 
                invdar_reg_217 <= indvarinc_fu_336_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                invdar_reg_217 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10))) then
                Gol_b_load_1_reg_477 <= Gol_b_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state8))) then
                dff_1D <= Gol_b_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state23))) then
                dff_2D_0 <= buf_cor_8D_a_q0;
                dff_2D_1 <= buf_cor_8D_a_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state24))) then
                i_4_reg_500 <= i_4_fu_414_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9) and (ap_const_lv1_0 = exitcond1_i_fu_364_p2))) then
                    i_cast_reg_467(2 downto 0) <= i_cast_fu_376_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then
                i_reg_457 <= i_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_state3)) or ((ap_const_lv1_1 = ap_CS_fsm_state10)))) then
                reg_308 <= Gol_a_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_state7)) or ((ap_const_lv1_1 = ap_CS_fsm_state14)) or ((ap_const_lv1_1 = ap_CS_fsm_state22)) or ((ap_const_lv1_1 = ap_CS_fsm_state29)))) then
                reg_313 <= grp_fu_300_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_state18)) or ((ap_const_lv1_1 = ap_CS_fsm_state25)))) then
                reg_319 <= buf_cor_8D_a_q0;
                reg_325 <= buf_cor_8D_a_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state24) and (ap_const_lv1_0 = exitcond1_i7_fu_408_p2))) then
                    sum_i_cast_reg_510(2 downto 0) <= sum_i_cast_fu_426_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state22))) then
                tmp_i5_reg_492 <= grp_fu_304_p2;
            end if;
        end if;
    end process;
    i_cast_reg_467(31 downto 3) <= "00000000000000000000000000000";
    sum_i_cast_reg_510(31 downto 3) <= "00000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_fu_342_p2, exitcond1_i_fu_364_p2, exitcond1_i7_fu_408_p2, grp_Stage_8_8D_fu_250_ap_done, grp_Stage_8_4D_fu_264_ap_done, grp_Stage_8_32D_fu_280_ap_done, grp_Stage_8_16D_fu_290_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (not((tmp_fu_342_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (not((ap_const_lv1_0 = exitcond1_i_fu_364_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state16 => 
                if (not((ap_const_logic_0 = grp_Stage_8_8D_fu_250_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (not((ap_const_lv1_0 = exitcond1_i7_fu_408_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state31 => 
                if (not((ap_const_logic_0 = grp_Stage_8_4D_fu_264_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state31;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (not((ap_const_logic_0 = grp_Stage_8_16D_fu_290_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (not((ap_const_logic_0 = grp_Stage_8_32D_fu_280_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (not((ap_const_logic_0 = grp_Stage_8_8D_fu_250_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Gol_a_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state9, i_cast_fu_376_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
            Gol_a_address0 <= i_cast_fu_376_p1(3 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state2))) then 
            Gol_a_address0 <= ap_const_lv32_0(3 - 1 downto 0);
        else 
            Gol_a_address0 <= "XXX";
        end if; 
    end process;


    Gol_a_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state9)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state2)) or ((ap_const_lv1_1 = ap_CS_fsm_state9)))) then 
            Gol_a_ce0 <= ap_const_logic_1;
        else 
            Gol_a_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Gol_b_address0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9, i_i_cast2_fu_359_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
            Gol_b_address0 <= i_i_cast2_fu_359_p1(3 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
            Gol_b_address0 <= ap_const_lv32_7(3 - 1 downto 0);
        else 
            Gol_b_address0 <= "XXX";
        end if; 
    end process;


    Gol_b_ce0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_state7)) or ((ap_const_lv1_1 = ap_CS_fsm_state9)))) then 
            Gol_b_ce0 <= ap_const_logic_1;
        else 
            Gol_b_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Gor_a_address0 <= grp_Stage_8_8D_fu_250_buf_cor_a_address0;
    Gor_a_ce0 <= grp_Stage_8_8D_fu_250_buf_cor_a_ce0;
    Gor_a_d0 <= grp_Stage_8_8D_fu_250_buf_cor_a_d0;
    Gor_a_we0 <= grp_Stage_8_8D_fu_250_buf_cor_a_we0;
    Gor_b_address0 <= grp_Stage_8_8D_fu_250_buf_cor_b_address0;
    Gor_b_ce0 <= grp_Stage_8_8D_fu_250_buf_cor_b_ce0;
    Gor_b_d0 <= grp_Stage_8_8D_fu_250_buf_cor_b_d0;
    Gor_b_we0 <= grp_Stage_8_8D_fu_250_buf_cor_b_we0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0 ‰PNG

   IHDR   †   p   ìlø§  ÷PLTE    K	1t
/o/o%*d1tJ
)b,d#T-k-l!N
0 L	']#U!O
"Q
$V?@/n&[*dBG	!N
(WI	8–áoH	#S
E	”ßo”Şn’ÛlV9xµX•ào•ßo‘Ûl‹Óg“Üm”İnŠÑe…Ëau¶S‹Ñg=o${¹[b”I•ào‘Ûk„Ê`’Ül’Ûlo®O]—?Mƒ14cv±X•ào”ßn•ào”Şm‡Îb…Ëa~Ã[‹ÒfÃ\‘Úl‘Ùke¡Fc D‰ÎeÁ]…Éb)Ur®R–áp–ào×h”İm†Ëa×i„Ê`Õhu¶TŒÓi‹Ğfÿÿÿ–áoÚh…Ğ^ˆÓa‡Ò`‘Üj’İk–áp“Şl“Şm‚Í[ØgÙg‰Ôb€ËY„Ï]Œ×eŠÕc”ßm~ÉW‹ÖdºV}ÈUø¶¹U”ßn¸Tø·ŠÕd{ÆTù¶ÊX °> ³F ²Bø­ şÿıø³ ø¯ úşù·P¶J¸R÷ª ôüñìùæ¿ë® ¯;øıöù·øµö® âöØ¢ä»8ÂjÛõåÿôÚÆíµ£âŒQÉ|¶Nÿºğûëä÷ëå÷Ü¾ëÎüØ†\Í„šß˜ßzEÆs‹ØgëúğßõÕşé¹†Ú¤ıâ£µè¡ªä•cÏŠ’ÛtÚrûÏi½W ¬8ÉğØİôÑşğËÓñÄ°ç›zÖšıŞ—qÓ”à„‰×júÌaúÊYúÇU §SùÂAù¿7ùº ÿ³ ÿı÷ÿøçıöâèøßĞñÜ¶éÉÏïÀªæ¿“İ­Ùl&½^Pñª èıüóü÷—à¶kÑ“Û~„Ög!¼Z’ 1ù° ÷ÿÿÿûï×òÊ¿ÒyõÒx™Ûf2Àe¨×_úÅIS”1›¢0Ó¾ Õ÷üÀñäóä²îáªáé©hÈ‘¥¿i*½`X®Y¿ÍO°¶E ŸDb™=_¤;ª°:s—2,™(éºú¶ÿ¸
eÕ—   _tRNS 
5#/2!*-(&8&ı*ôì®[-ğèáÊÇ¾¼¦„fI#÷Ú xP@7ùÚãÍµ­’‘‡†ymd^OG><ùùÂ·³šŠ~eOA¨   ÔIDAThŞÜ•¿oÓ@ÅA•:3°0!1 
•ÈR²Dm§VBHEÈırìÜ¹>'–¥H®2²”Š¡¬ˆ‰‰¥GûßğŞ]#²6M@âùìVçsîãwï{¾ñ?èæ‚–x|u —ú0óùûo;û½îC¨ÛÛï¼í£ëï¡†§oöÚÃ5äÉËƒöŞ›§k™3<ÙoÄé#Å‚†/ÛûOÖM|è<›À#ş¹1;ğdm ÁˆŞ£?.dF8ß”På­H2t±áò¨÷$‚¬¢ûrşşB…”ZK­”†¤”Å¡¼Ç¤t×Âåè"2Èú¨®GJåyYæ¸ğªÔ¨F·Ñ”áAK³r+oE£gu=™Lf²¬*U¡U¥œ¡÷´‰#·¯Ö@ô_…¢
yTcªChäuâRÎ9[°—$GÒÄ¼êd…/¶‚Õ˜‡£‘aãItâÖ,€ˆÀ±õ«‚¸½w/T¤'Ä,0 R(Iƒ	¦”$ AJü€º·w «Éf{@%	
‰I“ŒTš¦‚åI¸6R™Õ^ERY¦ÛÁ_/u®/!À€*ui–²‘!Jê9ˆÎUaCT·Yº×¦hí0œi)UÙTHDdˆQY–%¸:±Ÿ ES•J–)AvZà¸.E¨S+Jï”Ê•ò0"ÈàÈRÏN‚äÂú<×Ò„ ’ã:›ôb€ıJå•w(OBƒv”†áŒÂßœ}Ä£%([UXÁuÙim‚cyŠşö RƒB8a¾/N¾ T@F±bÑAxK8Û”»*´İÇÒ+rw7R¨^à•™CÎƒXXç¼µÖ£q÷*$@´ÀzÍ3 ;êîe×åæÆf—’Â;+€‘Ì!X^0ã1º1å
(JçIC¬¿ôcØİÜ¸¹ä’tø¬OKÎ¨— FÆãé4ƒ¦‰kt #œƒ*líÃ–e¹xŞÇÓ†)`Q¦&a_(J‡ÕHÆÓ19H3M,&/‡À`àpà(X/÷Ó%(îî¢F¦L')ÒŒ?ó5&ª,?eÎdSp dlÀ…¾ Z``F÷`ˆoP·h÷.8®Œ[¯ù1“RP$	NÄ¿•d°¶¹8ÿõéôËñÇã/¾|ÿqö5°q€ 7±S>à«|Vp#~}ñ¸j<[Ï°yVõ¤ğ"5ŞQÖ^œŸœ¾· ão'çg¸á Úgrp]ªbRWx¥g-Äôªf<ÄƒYoY,¦Ü“ÜwîâóéÇ„9ÉÏÏg°ÉL…ÅP>‘=ç'7Á'á!ì¸¢¿)±zĞ&Â0Œ‹K·t(@¡ºêäd¥““öò]’ËwùÏ…ë‘Ğ»£à%¨q°	š –ÔX(ZKRQ©mµ¶Ğ
upt7Ÿ÷û’V¡i¯¥ß}÷Üó<ïû>_®â¶°‚€MèPY“(’°ƒ¦¿{ûøúî×ÄËé<`Æ„ê‰h<“S(5]=‡B•ğBáBar?*¿ĞX:ÿ 5z]wï¿C	«\ú|0%
CG:Ã4J¢¹P(,gH(‰ÈƒÛ×÷¼îM§Ó]>€>DŸ‰ç¢´ã0è8gqO¾ ”oX2¢©¤ZUèÙ­'>šZ]lÔjÏ³+Õ¿>|®3UZ›Óä²¤(şÉ9ƒÆ3‚Œ .Øoº³-ÈÍÉ¹5Çq]×Æ—cÖ6g¶­úšzùTÅHJ:2ñ02áèğOÆ5êâ…‘!Ç:eo¼cèYÅİÍŠk×-Ã´Ë2MË³íµÙGÛ84´5ÍcL ñLÎR×@‡o2úNy"7.œAl`Lp×ón™NUÊN	7Ë´ Æ §¼5ÙÕåA«9gàRÒUPåtèğKÆ
\DÊ„`@İ„Š§»¾˜ul"Â4 |ø…¾¹öÜ†\ğş	øP‘œŠ,t\>a=…¦‘ÍI·I¨š6¯ãŠ¹rİ°ñŠE~6	H©Üìój,=¦&:Ö&Íåòx»SGÃ_í;õA&z¦Ø%&vgB>¢Ö.	á9¶ímm•\Û©“A@Hù×Œ„ú5›%oa¡JœiĞö¡•ú#cËCğÊQœ»’Ìµ-ƒô(ÙNsve¹Z]Z­y¶'`íÊFGJdÀ!b2äAğ¡'ƒ0.Ã \‰eõ¬ ”òÅÓWÅjÙ~pœÆ
Ñ#¯…Åº~ˆ9Ù×ï`â¦¶eÍò|L¡“ÜeÀğ¥ÉÀúŒ‰Ìc1Ñ~ğfÓ²J–¢A’ØÖÇ‚â%S²e½Ü~›âR•Í£‹¡øQqgğ<M¡SRÍ3Ò„qıéù´¦mĞKÛxñÿk£QEã˜3Ût0aÒ¼Š¹ÈÑÖÁÆùAÄ?šŒ s(Á ƒ²xR”ÏËQòÑ6(fv™¯ü„”ßˆ__~â<KtğH„`9€cÄ*Ğä
ÈºŠû54áüù„xRÓ¥.zÕİ¦ÚÍŠKİ¤h
¦n½…*ğ¨N†øÃ³AñqÃ9¨âÇ—‘48‹%ubpEÁ~R“)—
Âtá‹İ®jÑ#{´W¥*§JBišÒ`Œ	ú0`ôŸÂÚÖpÔ‰.“Îb™Èpk½¦üÛ4²)¨ûª£V8Å0¤#FëŒı­Ñ?07ÁĞ|ÕJÖ‹¿ä¬ô‚Q-ÕÑN½’Ğì±Îq'|®	sd±i¥ÒsìcğõPQ(à0(î„F'Dµz%Ë²Š•Şñ«á
œ“Â£¸l€TóÁ ¼qaĞŒÁ“XË‚`SÂ@Òˆ`N‰‡LKf6*¡×5Ù¦¦"WLDÒZ$I‡Á)J…ÑGëƒ€±ßœÆZå£ÉEr²ºÔÇË“½a,=¬°e'E~ÖdÙkŠ¥YÀ°ß·PÇKaŠĞıt ÆŒ—0mÃåS½a<Z#÷t<Œ)«qÀ€(]áğ± •Ê¾… ì—İ«¡NìûÙ†&uo¡7Œ™o–8ÍibCz0Xü®@¿/ÑË9qŒ„h¬ †euaÀ\F*š)€‹ş`'oà¸URtt•ŞHwE1[-¯¸·(­VW:(EC`#&‚`Ş8îÆ°A¡<š`ÙQQ°*Úq'üµ–Ö×Û{Y´¾´´ÔrÒZ§`õ,
D}ú@ÎŒÀ¬ÏPfÔÅT´/Ää`+®ÿñãûÏŞ06ÿ|ùò{]ìİ1mL…(Il#`äÆ‘{.øôÆ_J­%Æ…8‹›X„`×#Uªœ¸‘°âàè Zí¶5Sm'“Lšu¨‡"Ú:,	‘ldw±ë‘H$Ü¼…Ä3âß÷ûÏÖsÙ¦İé7ßïûÿßÖ ÆFÒáw,Y'† ì’$yáÓ¾}û?ŞÅ­×7ñÛï…¯¶î°ûâÌÄ˜P¢k‚À˜ÜÚ²AÉÉÜ¨Iô‚ÉŒ±C¾åÍÍ}¶½oğåp0®ºƒ¶ıuğÃs#‹é$şxƒ\DÔ¸ô¢–ÖÉA`¬eMáàø½­Fq8Âß}pó‹eÙå'ÃÁèºcÙ–=øî™tçHÀ¦XØ`MYÆÌ–uØUšÙ†úr¸L{äk^Ü¬YÄqôÏ(:]×¶¬Råá]iÎ5¿7Ç66ë¸Ãu-3	ã¯‹0ÚÀ\Ú£…š@mï6)ëv©TõÜÎß1ğİrµdY®zwÇA]C¨¤¡`¤‘ÛcÄ?a„Â8èeâøaLÙ¤i7TÃÑ]¶lÛªÖ/]ùŒSe«T*Ù•‡jbº¡5b’ 
¦Ôüp0úæ…,*£•‚~Ø–ğ†‰ã7>.÷ÖkU ğ\¸íœ¦üÎÜ÷8âÈ^›ƒúQ³[£« $ºõ,äœ5í„ê‰Ï¸.pØvİıEg.(?¾pNŸÔtzä%®$~ñªhëìQÿ†1«5ºA1âG)ô…D:DGO¹fÛàÃóúº·~qÊ­CœØ&•^¾>Úõ@×‰‚)‰ÅhgÀÆ²hë¬Ã‰^ ‘ªnË#¼×tÇ‰¾*¸e_«ß¹ØÕ}¦³³³»§ß-»¶mS—î!>}•§:ÒšÎ,l¼ú=ÂØ¯#ã8°UÂKÙ“-<@Ú²°c¾»ÑW©Ù¼ïRÍ«—İšWñ\ŠA¬*FWåóã|8]ÜQ!ÃÌÆ¹]—„±Q€"ˆF—áóEHKµ†ïfŠ×U¶*»U»dÉ7»ëò·Õ*¯òıõ·Rã}2:Ä:O×#&A*â°ºåá–ëe:ëEãĞî¡déQ¼{şO „a{å^D«÷é#”tôtTeÆp8¤¤R‹#Ñ±F Ç*Î(°ê~ŠiJĞ‚k˜‘g.V¼ZUñA Ü!w*ÕÿíW#&É`LQb;¸O(Â Ps;'‘u@bl;ŒãC8.½ä•]"?V­\èb@¸œ7”A+î²Ù„I“¥½9$Ò•P4²[‹tp³ …ocx ½‘by^­¿§‘Wœ‡¢ˆ‚· ¶‰x,h$BL‚Á˜Ñn[1êPcB†çf¨ø¦ßıCYïî9Õ×ßßwª«»ó{a¹Ÿ'únRá‚B'HäËÛÂ-3#ÀÉ¨DĞt0…eMÓ1vO	ñó0æŸ8‹"7üÚ¾ç„Â*ÍJ"ë_€©‹­F„1…ì•¹á¶yà°ÀæÇÏÇ	å+nĞµÇ®âÈ9ŒİYÕ2IMc5¡U2æµ…çÚ'~"7¦9²tÀ¢U­qj~²£xhÏ0öıµ‡Œ4ÎÁr
EÃ‹k6µ2Ò<fSh0M¤£}£7³'ÍåhÒJ\àzä“h¸î9ğ[hv¸¡yœ‹ÿ„‚F5óx;ÉhŠ€Q:VÏ]˜b˜—Õ’r¨©'´~â8Ú¶5 ì?½gïÉ´¬ËIjb($&ªÃœÕBFÀ˜P¤MãAÇª4g&8LÖ—4q@‚è
a7™˜®]2›Ñ¡£¤b+Ñ¸K3›"ŒÆÑÒ¢	 c|˜Ñ¤£}1qä”Ld†±(‡ÍsÀNLv0¶Š:ƒ’:1zs—›
E(·“ŒÑÉ H›¦)Ëæ¥Ó·àô1+GEò¼Y–Rçó:’I>‰Jš7MRS˜Tğs
0N·0qÍ[6dLkR®Ğ¤©–ÒcˆmŒg™‰ü
’@8ä\ŞdûÇø:Á‡,É Z²FW9£_:aê¤¯Œàt •",W¦äI/>CBå±^Æ²">÷ŠûÏéĞ
p]vT6F’<Ø^I>³r"B‚J2ş‹¨tú”‰+Ròpp°èG³ €Àëä¡"V‹O•à%¤²A@j)Ay…kÅÄ)Ó¡Ïÿ¥ÒoÕÚMkâPÆñÍ«}	"4’$+Bp3»²W]6¶h}&
–~õù?çFérj”a…F[ğÇ9çŞå\W½bÇDã–›˜"åô{±·WÏ,ùh‚bºÑ_ÉÿŠ‚«±¦ÚE¯zı©?¿Ô¥µíµ©’l²A‘¥Î·iÊV²òim(¦ã_(FDj‰Î³É¤Ñ…šëÏ¯¦ãô’öğ½bß¦A›·bG„Å š<É”é‰D•¿Xë¡É/´SäÑ/z>qyªdìã8+ÉñıÑ5G :ÀYó%ØÈÙX.¨}»­¤àP[èCŠÒÙ~
­–“ÌÑ¹µ‰@~ yN®1ŸtƒE“èš¥£ glYŒN”ŠÛN¦8Ñ*ÙËqzráqóQ‘¬4¢ù3ÕÆÅBXX¨‰TÌ“…3x¹ÙÄfì'Ö{:®œ£<ì»áé5£©,^ ë9`Œ„ Ä†?ŸÓÅ,Òßï³ÔÍóö‡e§pí™ËQñƒr±×ÀA$KökûxKîéXlY@â/ÚÎ’L(½b9È­ØÕ¥RÅÑ½«Â!³~Ò¢]©O>V›MÊcÅ%G˜Ïë±CÔïº(ª•]Er9èÓB%¤0QÜƒ’çÑ«ú„CÏBMÃ|ƒ9–U?­8¢ a¥@wæSÀ0G­P:WB¢û–U\[Òt=âKß÷ÙÈbÆ"šÒ' ­ûH©8/j¦ÈÇÈÖ­Æ$~¸u7æn3fv‡¡çÀ¡şá[A¶+5·c—ßÒí´êî=$ËOö‚Ñé‚ğü]*¤8 £Be¼²IÚ¬8°³4Úf({Ô£rPæÊ !¥!%Å(Š;7­æ— 1êÍÖM'¢"‰ ¡!®(È!'¼•¶e$ôƒ€”ˆ»ñ`Ğëqw‰@"‚À•	6Rq@ã[)‡¡¯œÈ²(~—2Ä7WC:¶ŠCu°—E  Cm‹â8KR"	å!ªYpI)d —È‘¤f0Y`„šÇDì NË.$€àâxAL"
4ººAC9€ ‚L @aD.
ÈAÈGq˜- !¿æ¿¿<>]şÿñ‚aæ” ?p    IEND®B`‚                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ‰PNG

   IHDR   †   p   ìlø§  úPLTE   ;S(8MkGcMkLjMl6L(!Li4HEa2F;R6KB\D^Gc(8GcNl'6AZ:R*;+<1D,=>V9P3GAZ0C0C7M1EœÖÿœÖÿÖÿšÔüp›¹›Õş—Ğø“ËóÉï6Zrt¡Á›ÕşœÕş˜ĞøoŸÁŠ¾â›Ôş›Õı›Ôı…»à @URu—Ñù—Ğø‘ÊñÆì–Ï÷f”µ‘ÉğTFn‰ÂèDk‡ŒÁæV€Åì‹Áè–Íõ€´Ù{¯Ó—Ğø”Ìólœ½Æìo Â<b{–Ğ÷™Óû|°ÔŒÁèk™º…ºß‰¿å—Ï÷z­Ò`¬c’²q¡Ás£Ãv¨Ëy«Ï„¹ŞxªÍœ×ÿ€ÌÿsÇÿÿÿÿkÂş~ÌÿØÿiÁü|ËÿuÇÿvÈÿzÊÿlÃÿh¿ûf½ùmÄÿxÉÿwÉÿd¼÷oÆÿh¿úb¹[íøÿg¾ùa¸ô@©7nÅÿyÊÿb¹õd»öçõæ?©6@ª7_·òbº\ıÿÿBª9‹Ğÿ”Ôÿ^¶ñéöèdº]`¸YI®A‡ÏÿR²K`·óóúÿğúÿ9¦.ûÿÿì÷ÿƒÍÿYµR1¢%ùıÿïøÿğùï>¨4V´N$!œÒÿóúóì÷ëåôäåôÿ‘Óÿ]µğ\¶T_¸XM°D5¥*+¡üşüf¼_<§2(Ÿõûÿ÷üöÛğæŸÔ›P±GG­=–Öÿ»â¹¨Ù¨Ç|{Åxo¿içöÿ¿äıáòüîøûÖìûŸÏï¿â¼—Ñ”‹Ì‡j½e™×ÿwÄú’Ëò™Íïpºë‡Ê„xÃtĞíÿÈèşmÀùùıøõûõ‰ÆğÑëİĞëÏÊèÉ·à¶¢ÖŸtÂo}ÇûrÃú{¿ëW¯éáòàÜğÛÖíÖœÓ˜ÜğıœÒ÷uÁõt¿ñÂîÁä¾³Ş¯›
³àÿ¬Üş¨ÙüŒÌúê÷öÇâõ±ÙóãóğªÔï†Äïg·ëÊçÕÅåÂ“ÏrÀr§ÖõÀäÌ¿ãÅEBvE   etRNS 
/15)+
$8'"&! ò÷ûÊíÕÍÁE&æÕšx5ß´¬›<ÜÃ±ymjZQLIA6¸¯–•Šƒrn``6½£}YD¢‘sgY>4€~}gPAò1  áIDAThŞÄ–?oÓ@Æ! „Âß€’°@ª$„Uª2 µb¨˜ãë9gßù¿-9Š!B&K•)s—òº!¶2Á‡@Œ| ŞçÎ)0¦Iá‰»‰Üûİó>ïëÜØP7nü/İü[ÿÇ 4[©Ñø—(Í'û{¯“vßö_Úšå ´_¿j=‡£¡~põ´×ï6áÊ5“Ôİƒ–Ö8ã…üı¸·G®\'ˆh÷;´ä
Ã \ÚõŞÜ	@®	¢{ôêåFïOO,1æJe/«³ıvèi¿¶äz z«íª4¾€8ç8ù~pçtTûôğ€@À±eŠ[·<¯pîx³Ùb–qîya-Ïã|º˜ÍKViT9¼«Ù®wûÔP•ç³ñx\Šp2I/5™„Ó’>^ÌùŞ”§3Ğ•Ù¦İÙcåÍ„P&I"IÆrqL“$³1;31Ù}±5C`EópGo°ò>ÌbJA ¤Œ 8Ö‡dA$Ó)Hfsv®#ò¬»¥„€¢m¢y.	FĞzyæ‹H)U8£UJ¹”ÒœH’)@¦–6dgOf+Ùì¡¥ğË’œ CF\ÙD€²m&„È|_“”ãÄ—g:Ğ»wÀ±9Åà1RqûÜË"óIhS`Ø¶Eg!¸ŸÎE¶Ôø=)šû;:š\pêŒ §eh1­ $(TÊI T?=.bÍÑjƒc'÷ÂÔ•Fh
s— Œ	k:âğ³T²IÈExŠ»;q€b°ƒŠ,aseÌ ’H‹Â)T â%1$‚âI—¢ÂÜomPPt"îQ¤LqáğãÛ‹i±•¢NJElâq¿Â>^ŞÇ;µùä)¶¡ˆ´†@ |É~ËMƒ,ÏV ècbDa²J÷KW›÷Zø+/t#	‘n¬ËÈQ,OŒ„^‡jUsàQtØ¤9v%Š»ğbé/L{RE¦DÊlË¶.¥˜úlÂˆ±	*»à¸J0Şè´HÈ%Œ É=æºL Ã1—^< ÚøJ4Ê/êâ‰ğsıEeY;íÇ”­*×^Äñ‚’'ò ‘
é: XI/<¶®K¬9$ÚöèÅc=”Dÿ¼ğ¦Ş„(0&-m´äÇz.¥²øÓS†oøDÒÊ^ùŠE„†Û_·,zn	ƒÍÇ>r
ò›KS¬¦ÙüşóËÇÊr˜C*¦û
RÄ1IÆNãÙ}”e½’Ü{F7ÌÇe’Æ+Š‚¶&­Ø­9èÚúüíÓñññ»¯KæcÇ²]FuÁh%ŒØOÊY;P–µÌøÅˆ™„6‡Q¼)ÁÒ‹»àA½º'Áƒ‚‚=9“˜d’±ibÓLµILª¦±šÖ¤ÕÚhmª]´ui]«uÁ}_À÷EÄßûÿÕSçKE+mú›÷½oë˜EíúÖõ˜eš°…ÔÂƒçO-~æãK§á÷oSO>Êÿ¯&œB=Ö‰fï+õ–68ÑM'M—i1Ÿ’Y3`nms Ü[ª»É°Jhá‘fTDãºAˆDa°~òôG±®¯ñ®ßºa›˜”Ã¼?çÁGÊC·ú˜R¸„]BÿÇ/v’QMšmêõNMqJÇ’ƒõâ²Ú1ù!‡Å2yúÈa^ŒÑ3ç† û"š³FÏÓf^Ùq2ªş¨Ú±“$uÛ®ívjùÚÁ(Ä*€îe§}»aåÈaÃ²˜×·Î5º˜¨ë`EÉ×çYu îë¹ŸÖdg4û~c¾¿+šÆ%DÈál¥“f™–bÌ¡36Ê!†ÕÍW1ìicB^œ¼–İ6À|Û“Š··¦Î=‹ªÑjæ¦c[öÚÉ[lLæã cßÍË1ß‚Ùl™Lçmè¥H‰[wMXï"L9éïçKâ‰ıû+’µÉşc‡ŠR]WW½‰ıİÇ‘Ká…›XŠÅ¤–y<‹àïÚµvHÁçq+LÇí?ïÿèOt¥"%•U¡°‘loíşùà»HE9ÃôétäÀº^ÎµÒb.+cìÌÕÌ	ÅĞ)³ëuxI t>ë{p¼2ÑÒ\‰”#
…’„ª®ûõ¥z»ß‚j”y‘Tp`/ğâ´d+g1%¨e%RrÁ®—{…AİÂë:­!1n¯o‰×7WÂxd§¡¶ëĞ6` Ägé€p{1Ì1u,LjÎ óĞñ¶ØİEöR»0(V\/Ê*_¶LÕï)*ë»»ãİ»v54ì’‘«'¾©Ûá@]yYğâ9ì(]ËéLS9Y5<vx·Î«İŠgÑ
[èYbÄ6Gş(‘è9Š8öü°Œ÷¯æ2¡1²6cßI“êX’Ê¬:OÛÅ4©‰j)œkpóÓ<ŠÌI©·ˆÓ!1öl&>šOÕÿâ{}2Ô–¼£îôgÑOVÔëñ(>·İÁóº Y1a‚pÒ&¬~b:¡^Ñ~ä(sŒt?1˜’øsñyS,ƒ7Ï·×VmmwT¿?+Ç¾‚™„S‚cÑWd-ƒÓ
ÑIMä¤`>rk”aÆ,ñƒ9á×$FoJh©?ØÈºi
IöîJVá¶0j†æ„IÅjŠ½T¡90W&˜0ùØ…0’Íîö9q¡<|ğ—½)áª®>|v€ø£Ş­oÏˆ¶ğ¡(ÕP„‚ö5V;½G†Î1»Â„9h%ÀPàĞâ?û¢£ND(ãaJ¤¤å8ÛXLˆ‘VïgZpÈÉîCÑ5Y1†5g™.(.±”nD­,eÉnB6¯":tK®;ÊZEzC‘}Cb¤àO#‹5u8×^‹æ&F}cg–xqŞËcÁ	îÀ[Ï3‰Áƒ…Âï_E.]2'ŠhæëY)ñÃDjbFŸö¿k¯Eä#”kFÍ	¡ŠãNºµ;”……0ÇàÍkN]`¸¸:ŠÑ¹\Rq ‡ğ'A1ö¯´T¬¬,éí­h3r‰/uşšíäÖ`-Ô9CCRæ cP‡. Å‰a“jpßqh\3åh;€?[úHñ$lj
>yÆŠİì<ŸÌ„j›?ØÅœ†|ÊáaÅú Æbcµh¨W±óÙïg#ÇWq]ôgclˆtc:nTcı­™p¨¶êt“’_Jy+¸l£Œ³~|ÁÈƒc,ƒ6Ùó6¼âÁ_b}-0ÎwERL‰Y´¨•7ñö\muÇöšSš#Ía5vüƒ1müX…Ëğ¥»Ëí¢{Ù„T—ú:œR]%©7œ&}}oïÊ¢í<ğ<ÇZ1ŒÖŞºjÇ5›¤€ˆÅë\<à€¡ëHøìqcÇ˜À {7JËØD%†ÿ`8^×ãyK¤²9ïÆGwî>†LSğÀ«¹
Ö«Ñ~5Zã¯»¾J†ô†‹»¬Õ(eR€1lŒá–Â¨×Mûp¡ 	•"¼ÆxušÇZªJdTÒ"M{Ô»‰]máP(ŒÖÑpEÅıô>İ:áŞÔE¥åëÍb%Ô8‚«‘›“%‹©¤I
`ˆ]´/Aöóı‰{˜)iõ­Ñ
!¸‚…2­€¡®^%Ã&~Aãt[ÅZl…ı—0)ƒcLœ9ä½fwÃ©h<N>I^~&F,’âú‡èê=o¥Ï·æÂaHa°‰w¢ÀØ8Í—_G·áç7‡ñ›R+‹q)ŒÂ/:L†µqÓÎ D"‚‰ ‘‰¶{[½moõÖe*·ÄR{Õ2c_B,c‰İÄn";/bx¾ïü·}íõ+’Q¿~çüç|ßùï@¼w)›ÒÃp”ö¼÷ÀàºUØ°
kñÆÂsãĞ©w§ÙY½µzÿŸF…³¥ÿaFbÔ³â™DœÏá'^YAÁ"‚¶”£ÉßbÖŞ)ñõÈxúôùé“g„ym;ù×€Eøè…$™ù,ÃD…íFhŞkm.Á°"lô¥Ãò¶¥D‡Ää¹±çâ"ÂrŠb’ñˆdä¿Ğ)Êj,±*ë6áN!Œ
}> ÓƒfX€ìJ±A˜He**‡šÙVŠ—=·ah˜ŸX;·3àRò›01šÍ*6eiÜxá3>ÜÛŒ^¡9à¦u´Ñ)
sù&ºŒ“Ğ£Şn!TÌæU‹Ö_9Ş|zãj@@Š‚‹3û/ôÔ-ÉDBF.Ï[Ù0-åiß
0¸İ{…§R‹ÊQ){¶…VÜ“G^XïxxótQ|Ê^„cÅj¨ı—8eØm|Ó	tÄ$&Ì/9R××Uè°XmC®r”Q)„,u¥ìİªèxz©ĞürÕ¾ÊµÁ
¬Ïw¶ìjjhÊ?æ;ã|-Èª±q*Ek£lL¯ïSdO]ß1€©{EIxGW÷fMO(E
šášVy0ÀÇò;¾â¤ïñ­dÏRçÄÂVÌ±µSêûtiãFıÀ8²H‚9uXwcqc¡ãw‹¡œì£‹)a05o˜·ˆX`båˆÜşšæ„£6Ô§K 0*©€Ú¿d²ÉRĞ:6ğHî3,ŠÛ…cJójfç‰ı—ğĞMÆ5€U“Ñ¿q0k8¯Š¡Š60¢t*6$Å9§¬^=2s¯ß°ÏJ+Un ¯î<ŸoljØİÔø‘cTõfïÚdè˜áAjÌèIÕSÑ.µmkÓP9(X¦ƒmÖ:½~S8])ì Œö=7ÎECcÃ¼Ò‚‹%r™ BTÇ®ı§â 05ü$ÇÔ~œÓLg@õ9b–?à‰¨01?¶íóŠ[7døÕ´këöò ;)SnOÛ»‘o Çh¡^’¡•“£.¤MäˆXL‚0(ÜJT|È“7[ÊÓ¯û.<<gìj 
ã°B!:…É¨"C”ƒâ)Z8XÕÖÇ`!Pi3ùl„Ã+Ò¡ÂbÇã¥OˆšOZw¥õîœ‘[ŒÇ¯f91$3¼ëŒyÔ¡µˆI;Àğ‘ˆJí Ä‘txòãÙ¤¹(})Ónë2ˆ>dp}uéŸ9-‡1ˆg2AM­ÈÀ–Ó´PŸÆÄGTjú„´)¤#!Ù‘K‚Èó´ÅÑ–ª ‰ÖW=j6k´¼’”ñ,ëmòæÚË Zİ3Ü«*àF ªW¸'è€>ÇVi+-%cÖ”uåîµşºª` ¥æ¯ß¿‡ãœğŠ\VÆËìŒ®ÚÀafLó‰JM]}Ç™äP_‚¡d–ı^ppŞ’uÀ¶J 3¾äíƒÀÑ˜olyğÉT?ä”Ç]à¡(5µ%›7İQÕZ¨s•Ÿ˜ĞM·©êÖª' ş]Ñ‚ÄÁ¾ÀpèÑÒyDã_ööÍÏë-?Ÿ}B0ˆCü•…¢'™¤qRÍk®É #Ø1ñ•vİ@Ç¸~¨yÛ×‰T8¨ÒºwGÅß	?2øM‹P¨†œÎŠI¥y9'³€1XÈ`L|ÓÒª'1Kuè27AgAzÒÑ?3qSá°+£ÓµÚ:©ˆAtQîPüÍï7®¶/ŠÉğKGt´4ËâÌZp¸IºS®w")GgUÆùgB”j8 29SÎº˜Ğ&C2dt­2üÓÑ©gí¸´‘ËV’¯täš›mé¬c"A§¨ãO¥f–!"´XÚwìÛ!ˆ%ÿtôĞª'óKğÚ/ë°Š‘É¥IvLdå¢Ø£:Qğ9‹²¸wÑàYÂÙ‡ìx®Àâ6Ã‡ÔöìÔ¹F¡ğOG°CßÚö#ä^za,í¢2ÛÄ—mÉóxJ—á@c-¤H„ñ‘4 #g"Ô¼È]$Fÿ±ÕZºşé¨éŠ°´Ÿ O²àj8¼.§[r“œ«YÈ™Š$ö‰Û°ªÈß´M:r
EÄY†ıwH<:$,#ñRxMŠÏ²H³Hº–HK[¦b<Á@cãù×dávT­ˆ3 D‰%äÉ«Iíäg@`ø§ã_ûfÏšHEáf£¿GÑf•%(Ò¦H±ÅF’‰Æ¨fµH¡Û¥ÚÚ&ù	ûïöœ{‡!­Œ²ÍŞ„d†$øäœû^Ş™9†i‹™<nœJŞk8ŒĞæid€YŒp?Ám/,É”r îÉÒ°Âƒ[1Z’ÛMÊ¡¶ =ÀÁÇ–Äj¦6FúÚ á¶}Æİ™ú_¦~I±o%0ÖJ6iIXfÆ¶ä¤=5LS†I4oåpL£I¸-åH“ûl^÷ûÁŠ‰í%®FkùÓ~â‘ÁÈP1v³…yp´ëø¸[2†[ïfİ-Æ(‰~IÛB¨1{ù³ç•µ¡!Õï¤HƒB,ÙYp$dG±%qÙË,Şj538ccÂ™T÷Œa`ÌpKf6‘4Ş«†%~œt„"û¡1vo#NÄÕ‰ÄU;Lh:Ù–‹>™%meáĞ¶-Ô =1g6ë”µ†OAKrœ×4yùóñe‰Åë’â;ÎĞB8òià88ƒÁb`½¾O×¬¶Š1¡0BÚ8’Ç±b¿¢éé‡…+xq»š£†ºÙÂÜ"¯š­µ†Ïn±º31”#]G¢ÇNemF\´|h½\\©G?Ox;Å½…®ôÛ (™q8¢s+ û4m–RäêTSÕX5OCI^Ôh,µzfS.m÷îM0¾/Î0¤g|Š`¹¬“(69SõuŞî\{õë±MÜ^›¿¿¬F÷k"JU¿u‹1"Ÿ„"8GÆ@€têU/_/Ÿ›Ív»^oß64î®?9¹î)EÉLg3QoæøŠÂ" ½>¼Qáı—öø8­Ô›m…(§ã#:
N¡sìÄ,)H±wYÿ"@ğ´!×ÆE³BòX§0D)öÂ¡‚ ¤@kHÒî^^Ô¾*‰|TÎê×@(& DŠ"ÛÂ§Ø‡1‘P4£ I!
`zİN§ÙìÜt 2¢¬*(öÄá	’#H¾,$@Ë‡‚ĞB˜DäƒûŠ(HÚ$I2•*&_I,)CÖƒï—BQ¨!$yÓ,J%Ğh•@P6ódÈfr‚PAàŒô4!
XP¦p‡`ˆF<¡8Q €Å/Š è@!á[’Hˆ,(ÃÈ¾C @‡Cø $QÀø!Ïà“(
a´@vbNBÂø%§ÿàİdñqp ‚ÿµŸú$œ‹É¯Nl€    IEND®B`‚                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_300_p1_assign_proc : process(reg_308, reg_319, reg_325, ap_CS_fsm_state4, ap_CS_fsm_state19, ap_CS_fsm_state11, ap_CS_fsm_state26)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state26))) then 
            grp_fu_300_p1 <= reg_325;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state19))) then 
            grp_fu_300_p1 <= reg_319;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_state11)))) then 
            grp_fu_300_p1 <= reg_308;
        else 
            grp_fu_300_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_4_fu_414_p2 <= std_logic_vector(unsigned(i_i6_reg_239) + unsigned(ap_const_lv3_1));
    i_cast_fu_376_p1 <= std_logic_vector(resize(unsigned(i_fu_370_p2),32));
    i_fu_370_p2 <= std_logic_vector(unsigned(i_i_reg_228) + unsigned(ap_const_lv3_1));
    i_i6_cast1_fu_403_p1 <= std_logic_vector(resize(unsigned(i_i6_reg_239),32));
    i_i_cast2_fu_359_p1 <= std_logic_vector(resize(unsigned(i_i_reg_228),32));
    indvarinc_fu_336_p2 <= std_logic_vector(unsigned(invdar_reg_217) + unsigned(ap_const_lv3_1));
    invdar_cast_fu_331_p1 <= std_logic_vector(resize(unsigned(invdar_reg_217),32));
    sum_i_cast_fu_426_p1 <= std_logic_vector(resize(unsigned(sum_i_fu_420_p2),32));
    sum_i_fu_420_p2 <= std_logic_vector(unsigned(i_i6_reg_239) + unsigned(ap_const_lv3_2));
    tmp_fu_342_p2 <= "1" when (invdar_reg_217 = ap_const_lv3_7) else "0";
end behav;
