INFO-FLOW: Workspace /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution opened at Fri Jan 15 11:19:26 UTC 2021
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd 'config_flow -target' configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_interface -default_slave_interface 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_interface -default_slave_interface=s_axilite
Execute       config_interface -default_slave_interface=s_axilite 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_flow -target' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'config_flow -target' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcvu9p-flgb2104-2-i 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/Xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/Xilinx/Vivado/2020.1/data:/opt/Xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 2.31 sec.
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flgb2104:-2-i 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcvu9p-flgb2104-2-i 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data resources 
Execute         config_chip_info -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute         config_chip_info -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/Xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
Execute       ap_part_info -name xcvu9p-flgb2104-2-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.52 sec.
Execute     create_clock -period 250.000000MHz -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     config_rtl -kernel_profile 
Execute     config_export -vivado_optimization_level 0 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_dataflow -strict_mode warning 
Execute     config_debug -enable 
Execute     set_clock_uncertainty 27.000000% 
Execute       get_clock_period -default -name=default 
Execute       ap_set_clock -name default -uncertainty 1.08 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Execute     config_rtl -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
Execute     config_interface -default_slave_interface s_axilite 
Execute     config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format ip_catalog -ipname matmul_partition 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     csynth_design -synthesis_check 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=2 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file '/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
Execute         is_m_axi_addr64 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/xilinx-dataflow-lawyer.matmul.cl.diag.yml /home/centos/workspace/arrayb_block_partitioning/src/matmul.cl -- - -std=CL1.2 -fgnu89-inline -Wpragmas -D__openclc -target spir64-unknown-unknown -cl-kernel-arg-info -I /opt/Xilinx/Vitis/2020.1/include -include clc.h -g -I/home/centos/workspace/arrayb_block_partitioning/src -fhls -ferror-limit=0 -fstrict-dataflow > /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/xilinx-dataflow-lawyer.matmul.cl.out.log 2> /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/xilinx-dataflow-lawyer.matmul.cl.err.log 
Execute         ap_part_info -name xcvu9p-flgb2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/clang.matmul.cl.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/centos/workspace/arrayb_block_partitioning/src/matmul.cl -g -I/home/centos/workspace/arrayb_block_partitioning/src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -std=CL1.2 -fgnu89-inline -Wpragmas -D__openclc -target spir64-unknown-unknown -cl-kernel-arg-info -I /opt/Xilinx/Vitis/2020.1/include -include clc.h -Xclang -mlink-opencl-bitcode -Xclang /opt/Xilinx/Vitis/2020.1/lnx64/lib/libspir64-39-cpu.bc -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/Xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/matmul.bc > /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/clang.matmul.cl.out.log 2> /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/clang.matmul.cl.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/matmul.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/matmul.g.bc -o /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/a.g.ld.0.bc > /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_interface 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' target.
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=matmul_partition -mllvm -hls-db-dir -mllvm /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -xcl-target=cpu -mllvm -reflow-enable-interface-default-setting=true -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -x ir /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/a.g.ld.0.bc -o /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/a.g.lto.bc -g -I/home/centos/workspace/arrayb_block_partitioning/src > /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.26 sec.
Execute         source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           source /opt/Xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
INFO: [HLS 214-129] Unrolled all 64 iterations of the loop 'lreorder3' (/home/centos/workspace/arrayb_block_partitioning/src/matmul.cl:123:13)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/../../../kernel.xml -> /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/kernel.internal.xml
Execute         send_msg_by_id INFO @200-1494@%s%s CPU /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/kernel.sw_emu.bc 
INFO: [HLS 200-1494] Copying CPU target BC file to /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/kernel.sw_emu.bc
INFO-FLOW: DBG:CMD: Export lowered CPU bc file for sw_emu: /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/.autopilot/db/a.g.lto.bc -> /home/centos/workspace/arrayb_block_partitioning/Emulation-SW/matmul.build/matmul_partition/matmul_partition/matmul_partition/solution/kernel.sw_emu.bc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 33103 ; free virtual = 136136
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1530.082 ; gain = 1107.938 ; free physical = 33103 ; free virtual = 136136
Command       elaborate done; 1.78 sec.
Execute       send_msg_by_id INFO @200-1493@ 
INFO: [HLS 200-1493] Running only source code synthesis checks, skipping scheduling and RTL generation.
Command     csynth_design done; 1.78 sec.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
