// Seed: 3223235673
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output uwire id_3
);
  assign id_3 = id_1 < id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri0 id_2,
    output tri id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    output tri1 id_10
);
  parameter integer id_12 = (1);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_10
  );
  integer id_13;
  always @(-1 == 1) begin : LABEL_0
    id_13 = id_2;
  end
  assign id_10 = id_0;
  assign id_10 = -1'b0 == id_12;
endmodule
