`timescale 1ps / 1ps
module top_free_running(clk,rst,out);

input clk, rst;
output [7:0] out;

reg [3:0]state;

parameter  S0 = 4'd0, S1 = 4'd1, S2 = 4'd2, S3 = 4'd3, S4 = 4'd4, S5 = 4'd5, S6 = 4'd6;

always@(posedge clk or rst) begin
  if(~rst) begin
     state   <=   S0;

  end else begin
     case(state)
     S0:   begin
            out   <= 8'b00000000;
            state <= S1;
           end
     S1:   begin
            out   <= 8'b00011000;
            state <= S2;
           end
     S2:   begin
            out   <= 8'b00111100;
            state <= S3;
           end
     S3:   begin
            out   <= 8'b01111110;
            state <= S4;
           end
     S4:   begin
            out   <= 8'b11100111;
            state <= S5;
           end
     S5:   begin
            out   <= 8'b11000011;
            state <= S6;
           end
     S6:   begin
            out   <= 8'b10000001;
            state <= S0;
           end

   endcase
  end
end
