;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SPL 0, 2
	SPL 0, 2
	SUB 10, 200
	ADD 10, 20
	CMP @2, 2
	SUB @121, 106
	SUB 2, 20
	JMP -1, @-20
	ADD 440, 9
	JMP -1, @-20
	JMZ 440, 9
	JMZ 440, 9
	SUB 2, 20
	ADD 440, 9
	ADD 30, 9
	SUB #0, @500
	CMP -1, <-20
	JMP 0, #2
	SUB 0, @0
	SPL 0, <402
	SUB @127, 100
	CMP 12, @10
	ADD 2, 20
	ADD @2, 2
	JMZ 2, 20
	SPL @300, 90
	ADD @2, 2
	ADD @2, 2
	SPL @300, 90
	JMZ 2, 20
	SPL 100, 207
	JMZ 2, 20
	ADD @2, 2
	ADD 10, 20
	ADD 10, 20
	ADD 10, 20
	SUB @2, 2
	MOV -7, <-20
	ADD 10, 20
	MOV -7, <-20
	MOV -1, <-26
	SPL 100, 207
	DJN -1, @-20
	CMP -207, <-128
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
