#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20880c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2088250 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20782d0 .functor NOT 1, L_0x20f0ba0, C4<0>, C4<0>, C4<0>;
L_0x20f0380 .functor XOR 2, L_0x20f08b0, L_0x20f0950, C4<00>, C4<00>;
L_0x20f0a90 .functor XOR 2, L_0x20f0380, L_0x20f09f0, C4<00>, C4<00>;
v0x20e64c0_0 .net *"_ivl_10", 1 0, L_0x20f09f0;  1 drivers
v0x20e65c0_0 .net *"_ivl_12", 1 0, L_0x20f0a90;  1 drivers
v0x20e66a0_0 .net *"_ivl_2", 1 0, L_0x20f0810;  1 drivers
v0x20e6760_0 .net *"_ivl_4", 1 0, L_0x20f08b0;  1 drivers
v0x20e6840_0 .net *"_ivl_6", 1 0, L_0x20f0950;  1 drivers
v0x20e6970_0 .net *"_ivl_8", 1 0, L_0x20f0380;  1 drivers
v0x20e6a50_0 .net "a", 0 0, v0x20df740_0;  1 drivers
v0x20e6af0_0 .net "b", 0 0, v0x20df7e0_0;  1 drivers
v0x20e6b90_0 .net "c", 0 0, v0x20df880_0;  1 drivers
v0x20e6c30_0 .var "clk", 0 0;
v0x20e6cd0_0 .net "d", 0 0, v0x20df9c0_0;  1 drivers
v0x20e6d70_0 .net "out_pos_dut", 0 0, L_0x20f0680;  1 drivers
v0x20e6e10_0 .net "out_pos_ref", 0 0, L_0x20e8340;  1 drivers
v0x20e6eb0_0 .net "out_sop_dut", 0 0, L_0x20ebfe0;  1 drivers
v0x20e6f50_0 .net "out_sop_ref", 0 0, L_0x20b9ef0;  1 drivers
v0x20e6ff0_0 .var/2u "stats1", 223 0;
v0x20e7090_0 .var/2u "strobe", 0 0;
v0x20e7130_0 .net "tb_match", 0 0, L_0x20f0ba0;  1 drivers
v0x20e7200_0 .net "tb_mismatch", 0 0, L_0x20782d0;  1 drivers
v0x20e72a0_0 .net "wavedrom_enable", 0 0, v0x20dfc90_0;  1 drivers
v0x20e7370_0 .net "wavedrom_title", 511 0, v0x20dfd30_0;  1 drivers
L_0x20f0810 .concat [ 1 1 0 0], L_0x20e8340, L_0x20b9ef0;
L_0x20f08b0 .concat [ 1 1 0 0], L_0x20e8340, L_0x20b9ef0;
L_0x20f0950 .concat [ 1 1 0 0], L_0x20f0680, L_0x20ebfe0;
L_0x20f09f0 .concat [ 1 1 0 0], L_0x20e8340, L_0x20b9ef0;
L_0x20f0ba0 .cmp/eeq 2, L_0x20f0810, L_0x20f0a90;
S_0x20883e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2088250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20786b0 .functor AND 1, v0x20df880_0, v0x20df9c0_0, C4<1>, C4<1>;
L_0x2078a90 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x2078e70 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20790f0 .functor AND 1, L_0x2078a90, L_0x2078e70, C4<1>, C4<1>;
L_0x2092d60 .functor AND 1, L_0x20790f0, v0x20df880_0, C4<1>, C4<1>;
L_0x20b9ef0 .functor OR 1, L_0x20786b0, L_0x2092d60, C4<0>, C4<0>;
L_0x20e77c0 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20e7830 .functor OR 1, L_0x20e77c0, v0x20df9c0_0, C4<0>, C4<0>;
L_0x20e7940 .functor AND 1, v0x20df880_0, L_0x20e7830, C4<1>, C4<1>;
L_0x20e7a00 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20e7ad0 .functor OR 1, L_0x20e7a00, v0x20df7e0_0, C4<0>, C4<0>;
L_0x20e7b40 .functor AND 1, L_0x20e7940, L_0x20e7ad0, C4<1>, C4<1>;
L_0x20e7cc0 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20e7d30 .functor OR 1, L_0x20e7cc0, v0x20df9c0_0, C4<0>, C4<0>;
L_0x20e7c50 .functor AND 1, v0x20df880_0, L_0x20e7d30, C4<1>, C4<1>;
L_0x20e7ec0 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20e7fc0 .functor OR 1, L_0x20e7ec0, v0x20df9c0_0, C4<0>, C4<0>;
L_0x20e8080 .functor AND 1, L_0x20e7c50, L_0x20e7fc0, C4<1>, C4<1>;
L_0x20e8230 .functor XNOR 1, L_0x20e7b40, L_0x20e8080, C4<0>, C4<0>;
v0x2077c00_0 .net *"_ivl_0", 0 0, L_0x20786b0;  1 drivers
v0x2078000_0 .net *"_ivl_12", 0 0, L_0x20e77c0;  1 drivers
v0x20783e0_0 .net *"_ivl_14", 0 0, L_0x20e7830;  1 drivers
v0x20787c0_0 .net *"_ivl_16", 0 0, L_0x20e7940;  1 drivers
v0x2078ba0_0 .net *"_ivl_18", 0 0, L_0x20e7a00;  1 drivers
v0x2078f80_0 .net *"_ivl_2", 0 0, L_0x2078a90;  1 drivers
v0x2079200_0 .net *"_ivl_20", 0 0, L_0x20e7ad0;  1 drivers
v0x20ddcb0_0 .net *"_ivl_24", 0 0, L_0x20e7cc0;  1 drivers
v0x20ddd90_0 .net *"_ivl_26", 0 0, L_0x20e7d30;  1 drivers
v0x20dde70_0 .net *"_ivl_28", 0 0, L_0x20e7c50;  1 drivers
v0x20ddf50_0 .net *"_ivl_30", 0 0, L_0x20e7ec0;  1 drivers
v0x20de030_0 .net *"_ivl_32", 0 0, L_0x20e7fc0;  1 drivers
v0x20de110_0 .net *"_ivl_36", 0 0, L_0x20e8230;  1 drivers
L_0x7faf8e597018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20de1d0_0 .net *"_ivl_38", 0 0, L_0x7faf8e597018;  1 drivers
v0x20de2b0_0 .net *"_ivl_4", 0 0, L_0x2078e70;  1 drivers
v0x20de390_0 .net *"_ivl_6", 0 0, L_0x20790f0;  1 drivers
v0x20de470_0 .net *"_ivl_8", 0 0, L_0x2092d60;  1 drivers
v0x20de550_0 .net "a", 0 0, v0x20df740_0;  alias, 1 drivers
v0x20de610_0 .net "b", 0 0, v0x20df7e0_0;  alias, 1 drivers
v0x20de6d0_0 .net "c", 0 0, v0x20df880_0;  alias, 1 drivers
v0x20de790_0 .net "d", 0 0, v0x20df9c0_0;  alias, 1 drivers
v0x20de850_0 .net "out_pos", 0 0, L_0x20e8340;  alias, 1 drivers
v0x20de910_0 .net "out_sop", 0 0, L_0x20b9ef0;  alias, 1 drivers
v0x20de9d0_0 .net "pos0", 0 0, L_0x20e7b40;  1 drivers
v0x20dea90_0 .net "pos1", 0 0, L_0x20e8080;  1 drivers
L_0x20e8340 .functor MUXZ 1, L_0x7faf8e597018, L_0x20e7b40, L_0x20e8230, C4<>;
S_0x20dec10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2088250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20df740_0 .var "a", 0 0;
v0x20df7e0_0 .var "b", 0 0;
v0x20df880_0 .var "c", 0 0;
v0x20df920_0 .net "clk", 0 0, v0x20e6c30_0;  1 drivers
v0x20df9c0_0 .var "d", 0 0;
v0x20dfab0_0 .var/2u "fail", 0 0;
v0x20dfb50_0 .var/2u "fail1", 0 0;
v0x20dfbf0_0 .net "tb_match", 0 0, L_0x20f0ba0;  alias, 1 drivers
v0x20dfc90_0 .var "wavedrom_enable", 0 0;
v0x20dfd30_0 .var "wavedrom_title", 511 0;
E_0x2086a30/0 .event negedge, v0x20df920_0;
E_0x2086a30/1 .event posedge, v0x20df920_0;
E_0x2086a30 .event/or E_0x2086a30/0, E_0x2086a30/1;
S_0x20def40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20dec10;
 .timescale -12 -12;
v0x20df180_0 .var/2s "i", 31 0;
E_0x20868d0 .event posedge, v0x20df920_0;
S_0x20df280 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20dec10;
 .timescale -12 -12;
v0x20df480_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20df560 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20dec10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20dff10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2088250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20e84f0 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20e8580 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20e8720 .functor AND 1, L_0x20e84f0, L_0x20e8580, C4<1>, C4<1>;
L_0x20e8830 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20e89e0 .functor AND 1, L_0x20e8720, L_0x20e8830, C4<1>, C4<1>;
L_0x20e8af0 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20e8cb0 .functor AND 1, L_0x20e89e0, L_0x20e8af0, C4<1>, C4<1>;
L_0x20e8dc0 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20e8f90 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20e9000 .functor AND 1, L_0x20e8dc0, L_0x20e8f90, C4<1>, C4<1>;
L_0x20e9170 .functor AND 1, L_0x20e9000, v0x20df880_0, C4<1>, C4<1>;
L_0x20e91e0 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20e92c0 .functor AND 1, L_0x20e9170, L_0x20e91e0, C4<1>, C4<1>;
L_0x20e93d0 .functor OR 1, L_0x20e8cb0, L_0x20e92c0, C4<0>, C4<0>;
L_0x20e9250 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20e9560 .functor AND 1, L_0x20e9250, v0x20df7e0_0, C4<1>, C4<1>;
L_0x20e96b0 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20e9720 .functor AND 1, L_0x20e9560, L_0x20e96b0, C4<1>, C4<1>;
L_0x20e98d0 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20e9940 .functor AND 1, L_0x20e9720, L_0x20e98d0, C4<1>, C4<1>;
L_0x20e9b00 .functor OR 1, L_0x20e93d0, L_0x20e9940, C4<0>, C4<0>;
L_0x20e9c10 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20e9d40 .functor AND 1, L_0x20e9c10, v0x20df7e0_0, C4<1>, C4<1>;
L_0x20e9e00 .functor AND 1, L_0x20e9d40, v0x20df880_0, C4<1>, C4<1>;
L_0x20e9f90 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20ea000 .functor AND 1, L_0x20e9e00, L_0x20e9f90, C4<1>, C4<1>;
L_0x20ea1f0 .functor OR 1, L_0x20e9b00, L_0x20ea000, C4<0>, C4<0>;
L_0x20ea300 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20ea460 .functor AND 1, L_0x20ea300, v0x20df7e0_0, C4<1>, C4<1>;
L_0x20ea520 .functor AND 1, L_0x20ea460, v0x20df880_0, C4<1>, C4<1>;
L_0x20ea6e0 .functor AND 1, L_0x20ea520, v0x20df9c0_0, C4<1>, C4<1>;
L_0x20ea7a0 .functor OR 1, L_0x20ea1f0, L_0x20ea6e0, C4<0>, C4<0>;
L_0x20ea9c0 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20eaa30 .functor AND 1, v0x20df740_0, L_0x20ea9c0, C4<1>, C4<1>;
L_0x20eac10 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20eac80 .functor AND 1, L_0x20eaa30, L_0x20eac10, C4<1>, C4<1>;
L_0x20eaec0 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20eaf30 .functor AND 1, L_0x20eac80, L_0x20eaec0, C4<1>, C4<1>;
L_0x20ead90 .functor OR 1, L_0x20ea7a0, L_0x20eaf30, C4<0>, C4<0>;
L_0x20eb180 .functor AND 1, v0x20df740_0, v0x20df7e0_0, C4<1>, C4<1>;
L_0x20eb340 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20eb3b0 .functor AND 1, L_0x20eb180, L_0x20eb340, C4<1>, C4<1>;
L_0x20eb620 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20eb690 .functor AND 1, L_0x20eb3b0, L_0x20eb620, C4<1>, C4<1>;
L_0x20eb910 .functor OR 1, L_0x20ead90, L_0x20eb690, C4<0>, C4<0>;
L_0x20eba20 .functor AND 1, v0x20df740_0, v0x20df7e0_0, C4<1>, C4<1>;
L_0x20ebc10 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20ebc80 .functor AND 1, L_0x20eba20, L_0x20ebc10, C4<1>, C4<1>;
L_0x20ebf20 .functor AND 1, L_0x20ebc80, v0x20df9c0_0, C4<1>, C4<1>;
L_0x20ebfe0 .functor OR 1, L_0x20eb910, L_0x20ebf20, C4<0>, C4<0>;
L_0x20ec2e0 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20ecb60 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20ece20 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20ed0c0 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20ed5b0 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20ed760 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20edae0 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20edde0 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20edea0 .functor NOT 1, v0x20df740_0, C4<0>, C4<0>, C4<0>;
L_0x20ee190 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20ee7e0 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20eea20 .functor NOT 1, v0x20df7e0_0, C4<0>, C4<0>, C4<0>;
L_0x20ef0a0 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20ef210 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20ef5d0 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
L_0x20efaf0 .functor NOT 1, v0x20df9c0_0, C4<0>, C4<0>, C4<0>;
L_0x20efec0 .functor NOT 1, v0x20df880_0, C4<0>, C4<0>, C4<0>;
v0x20e00d0_0 .net *"_ivl_0", 0 0, L_0x20e84f0;  1 drivers
v0x20e01b0_0 .net *"_ivl_10", 0 0, L_0x20e8af0;  1 drivers
v0x20e0290_0 .net *"_ivl_100", 0 0, L_0x20e9830;  1 drivers
v0x20e0380_0 .net *"_ivl_102", 0 0, L_0x20ec350;  1 drivers
v0x20e0460_0 .net *"_ivl_104", 0 0, L_0x20ec650;  1 drivers
v0x20e0590_0 .net *"_ivl_106", 0 0, L_0x20ec2e0;  1 drivers
v0x20e0670_0 .net *"_ivl_108", 0 0, L_0x20ecb60;  1 drivers
v0x20e0750_0 .net *"_ivl_110", 0 0, L_0x20ecd80;  1 drivers
v0x20e0830_0 .net *"_ivl_112", 0 0, L_0x20ecf30;  1 drivers
v0x20e09a0_0 .net *"_ivl_114", 0 0, L_0x20ece20;  1 drivers
v0x20e0a80_0 .net *"_ivl_116", 0 0, L_0x20ed020;  1 drivers
v0x20e0b60_0 .net *"_ivl_119", 0 0, L_0x20ed210;  1 drivers
v0x20e0c40_0 .net *"_ivl_12", 0 0, L_0x20e8cb0;  1 drivers
v0x20e0d20_0 .net *"_ivl_120", 0 0, L_0x20ed0c0;  1 drivers
v0x20e0e00_0 .net *"_ivl_122", 0 0, L_0x20ed510;  1 drivers
v0x20e0ee0_0 .net *"_ivl_124", 0 0, L_0x20ed5b0;  1 drivers
v0x20e0fc0_0 .net *"_ivl_126", 0 0, L_0x20ed6c0;  1 drivers
v0x20e11b0_0 .net *"_ivl_128", 0 0, L_0x20ed760;  1 drivers
v0x20e1290_0 .net *"_ivl_130", 0 0, L_0x20eda40;  1 drivers
v0x20e1370_0 .net *"_ivl_133", 0 0, L_0x20edc50;  1 drivers
v0x20e1450_0 .net *"_ivl_134", 0 0, L_0x20edae0;  1 drivers
v0x20e1530_0 .net *"_ivl_136", 0 0, L_0x20edd40;  1 drivers
v0x20e1610_0 .net *"_ivl_138", 0 0, L_0x20edde0;  1 drivers
v0x20e16f0_0 .net *"_ivl_14", 0 0, L_0x20e8dc0;  1 drivers
v0x20e17d0_0 .net *"_ivl_140", 0 0, L_0x20ee0f0;  1 drivers
v0x20e18b0_0 .net *"_ivl_142", 0 0, L_0x20ee2a0;  1 drivers
v0x20e1990_0 .net *"_ivl_145", 0 0, L_0x20ee410;  1 drivers
v0x20e1a70_0 .net *"_ivl_146", 0 0, L_0x20edea0;  1 drivers
v0x20e1b50_0 .net *"_ivl_148", 0 0, L_0x20ee190;  1 drivers
v0x20e1c30_0 .net *"_ivl_150", 0 0, L_0x20ee740;  1 drivers
v0x20e1d10_0 .net *"_ivl_152", 0 0, L_0x20ee7e0;  1 drivers
v0x20e1df0_0 .net *"_ivl_154", 0 0, L_0x20ee980;  1 drivers
v0x20e1ed0_0 .net *"_ivl_156", 0 0, L_0x20eeb30;  1 drivers
v0x20e21c0_0 .net *"_ivl_159", 0 0, L_0x20eecc0;  1 drivers
v0x20e22a0_0 .net *"_ivl_16", 0 0, L_0x20e8f90;  1 drivers
v0x20e2380_0 .net *"_ivl_160", 0 0, L_0x20eea20;  1 drivers
v0x20e2460_0 .net *"_ivl_162", 0 0, L_0x20ef000;  1 drivers
v0x20e2540_0 .net *"_ivl_164", 0 0, L_0x20ef0a0;  1 drivers
v0x20e2620_0 .net *"_ivl_166", 0 0, L_0x20eec20;  1 drivers
v0x20e2700_0 .net *"_ivl_168", 0 0, L_0x20ef210;  1 drivers
v0x20e27e0_0 .net *"_ivl_170", 0 0, L_0x20ef530;  1 drivers
v0x20e28c0_0 .net *"_ivl_173", 0 0, L_0x20ef7a0;  1 drivers
v0x20e29a0_0 .net *"_ivl_174", 0 0, L_0x20ef8e0;  1 drivers
v0x20e2a80_0 .net *"_ivl_176", 0 0, L_0x20ef5d0;  1 drivers
v0x20e2b60_0 .net *"_ivl_178", 0 0, L_0x20efa50;  1 drivers
v0x20e2c40_0 .net *"_ivl_18", 0 0, L_0x20e9000;  1 drivers
v0x20e2d20_0 .net *"_ivl_180", 0 0, L_0x20efaf0;  1 drivers
v0x20e2e00_0 .net *"_ivl_182", 0 0, L_0x20efe20;  1 drivers
v0x20e2ee0_0 .net *"_ivl_185", 0 0, L_0x20ef980;  1 drivers
v0x20e2fc0_0 .net *"_ivl_186", 0 0, L_0x20f0150;  1 drivers
v0x20e30a0_0 .net *"_ivl_188", 0 0, L_0x20efec0;  1 drivers
v0x20e3180_0 .net *"_ivl_190", 0 0, L_0x20f02e0;  1 drivers
v0x20e3260_0 .net *"_ivl_192", 0 0, L_0x20f0490;  1 drivers
v0x20e3340_0 .net *"_ivl_2", 0 0, L_0x20e8580;  1 drivers
v0x20e3420_0 .net *"_ivl_20", 0 0, L_0x20e9170;  1 drivers
v0x20e3500_0 .net *"_ivl_22", 0 0, L_0x20e91e0;  1 drivers
v0x20e35e0_0 .net *"_ivl_24", 0 0, L_0x20e92c0;  1 drivers
v0x20e36c0_0 .net *"_ivl_26", 0 0, L_0x20e93d0;  1 drivers
v0x20e37a0_0 .net *"_ivl_28", 0 0, L_0x20e9250;  1 drivers
v0x20e3880_0 .net *"_ivl_30", 0 0, L_0x20e9560;  1 drivers
v0x20e3960_0 .net *"_ivl_32", 0 0, L_0x20e96b0;  1 drivers
v0x20e3a40_0 .net *"_ivl_34", 0 0, L_0x20e9720;  1 drivers
v0x20e3b20_0 .net *"_ivl_36", 0 0, L_0x20e98d0;  1 drivers
v0x20e3c00_0 .net *"_ivl_38", 0 0, L_0x20e9940;  1 drivers
v0x20e3ce0_0 .net *"_ivl_4", 0 0, L_0x20e8720;  1 drivers
v0x20e41d0_0 .net *"_ivl_40", 0 0, L_0x20e9b00;  1 drivers
v0x20e42b0_0 .net *"_ivl_42", 0 0, L_0x20e9c10;  1 drivers
v0x20e4390_0 .net *"_ivl_44", 0 0, L_0x20e9d40;  1 drivers
v0x20e4470_0 .net *"_ivl_46", 0 0, L_0x20e9e00;  1 drivers
v0x20e4550_0 .net *"_ivl_48", 0 0, L_0x20e9f90;  1 drivers
v0x20e4630_0 .net *"_ivl_50", 0 0, L_0x20ea000;  1 drivers
v0x20e4710_0 .net *"_ivl_52", 0 0, L_0x20ea1f0;  1 drivers
v0x20e47f0_0 .net *"_ivl_54", 0 0, L_0x20ea300;  1 drivers
v0x20e48d0_0 .net *"_ivl_56", 0 0, L_0x20ea460;  1 drivers
v0x20e49b0_0 .net *"_ivl_58", 0 0, L_0x20ea520;  1 drivers
v0x20e4a90_0 .net *"_ivl_6", 0 0, L_0x20e8830;  1 drivers
v0x20e4b70_0 .net *"_ivl_60", 0 0, L_0x20ea6e0;  1 drivers
v0x20e4c50_0 .net *"_ivl_62", 0 0, L_0x20ea7a0;  1 drivers
v0x20e4d30_0 .net *"_ivl_64", 0 0, L_0x20ea9c0;  1 drivers
v0x20e4e10_0 .net *"_ivl_66", 0 0, L_0x20eaa30;  1 drivers
v0x20e4ef0_0 .net *"_ivl_68", 0 0, L_0x20eac10;  1 drivers
v0x20e4fd0_0 .net *"_ivl_70", 0 0, L_0x20eac80;  1 drivers
v0x20e50b0_0 .net *"_ivl_72", 0 0, L_0x20eaec0;  1 drivers
v0x20e5190_0 .net *"_ivl_74", 0 0, L_0x20eaf30;  1 drivers
v0x20e5270_0 .net *"_ivl_76", 0 0, L_0x20ead90;  1 drivers
v0x20e5350_0 .net *"_ivl_78", 0 0, L_0x20eb180;  1 drivers
v0x20e5430_0 .net *"_ivl_8", 0 0, L_0x20e89e0;  1 drivers
v0x20e5510_0 .net *"_ivl_80", 0 0, L_0x20eb340;  1 drivers
v0x20e55f0_0 .net *"_ivl_82", 0 0, L_0x20eb3b0;  1 drivers
v0x20e56d0_0 .net *"_ivl_84", 0 0, L_0x20eb620;  1 drivers
v0x20e57b0_0 .net *"_ivl_86", 0 0, L_0x20eb690;  1 drivers
v0x20e5890_0 .net *"_ivl_88", 0 0, L_0x20eb910;  1 drivers
v0x20e5970_0 .net *"_ivl_90", 0 0, L_0x20eba20;  1 drivers
v0x20e5a50_0 .net *"_ivl_92", 0 0, L_0x20ebc10;  1 drivers
v0x20e5b30_0 .net *"_ivl_94", 0 0, L_0x20ebc80;  1 drivers
v0x20e5c10_0 .net *"_ivl_96", 0 0, L_0x20ebf20;  1 drivers
v0x20e5cf0_0 .net "a", 0 0, v0x20df740_0;  alias, 1 drivers
v0x20e5d90_0 .net "b", 0 0, v0x20df7e0_0;  alias, 1 drivers
v0x20e5e80_0 .net "c", 0 0, v0x20df880_0;  alias, 1 drivers
v0x20e5f70_0 .net "d", 0 0, v0x20df9c0_0;  alias, 1 drivers
v0x20e6060_0 .net "out_pos", 0 0, L_0x20f0680;  alias, 1 drivers
v0x20e6120_0 .net "out_sop", 0 0, L_0x20ebfe0;  alias, 1 drivers
L_0x20e9830 .arith/sum 1, v0x20df740_0, v0x20df7e0_0;
L_0x20ec350 .arith/sum 1, L_0x20e9830, v0x20df880_0;
L_0x20ec650 .arith/sum 1, L_0x20ec350, v0x20df9c0_0;
L_0x20ecd80 .arith/sum 1, L_0x20ec2e0, L_0x20ecb60;
L_0x20ecf30 .arith/sum 1, L_0x20ecd80, v0x20df880_0;
L_0x20ed020 .arith/sum 1, L_0x20ecf30, L_0x20ece20;
L_0x20ed210 .arith/mult 1, L_0x20ec650, L_0x20ed020;
L_0x20ed510 .arith/sum 1, L_0x20ed0c0, v0x20df7e0_0;
L_0x20ed6c0 .arith/sum 1, L_0x20ed510, L_0x20ed5b0;
L_0x20eda40 .arith/sum 1, L_0x20ed6c0, L_0x20ed760;
L_0x20edc50 .arith/mult 1, L_0x20ed210, L_0x20eda40;
L_0x20edd40 .arith/sum 1, L_0x20edae0, v0x20df7e0_0;
L_0x20ee0f0 .arith/sum 1, L_0x20edd40, L_0x20edde0;
L_0x20ee2a0 .arith/sum 1, L_0x20ee0f0, v0x20df9c0_0;
L_0x20ee410 .arith/mult 1, L_0x20edc50, L_0x20ee2a0;
L_0x20ee740 .arith/sum 1, L_0x20edea0, L_0x20ee190;
L_0x20ee980 .arith/sum 1, L_0x20ee740, L_0x20ee7e0;
L_0x20eeb30 .arith/sum 1, L_0x20ee980, v0x20df9c0_0;
L_0x20eecc0 .arith/mult 1, L_0x20ee410, L_0x20eeb30;
L_0x20ef000 .arith/sum 1, v0x20df740_0, L_0x20eea20;
L_0x20eec20 .arith/sum 1, L_0x20ef000, L_0x20ef0a0;
L_0x20ef530 .arith/sum 1, L_0x20eec20, L_0x20ef210;
L_0x20ef7a0 .arith/mult 1, L_0x20eecc0, L_0x20ef530;
L_0x20ef8e0 .arith/sum 1, v0x20df740_0, v0x20df7e0_0;
L_0x20efa50 .arith/sum 1, L_0x20ef8e0, L_0x20ef5d0;
L_0x20efe20 .arith/sum 1, L_0x20efa50, L_0x20efaf0;
L_0x20ef980 .arith/mult 1, L_0x20ef7a0, L_0x20efe20;
L_0x20f0150 .arith/sum 1, v0x20df740_0, v0x20df7e0_0;
L_0x20f02e0 .arith/sum 1, L_0x20f0150, L_0x20efec0;
L_0x20f0490 .arith/sum 1, L_0x20f02e0, v0x20df9c0_0;
L_0x20f0680 .arith/mult 1, L_0x20ef980, L_0x20f0490;
S_0x20e62a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2088250;
 .timescale -12 -12;
E_0x206d9f0 .event anyedge, v0x20e7090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20e7090_0;
    %nor/r;
    %assign/vec4 v0x20e7090_0, 0;
    %wait E_0x206d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20dec10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20dfab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20dfb50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20dec10;
T_4 ;
    %wait E_0x2086a30;
    %load/vec4 v0x20dfbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20dfab0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20dec10;
T_5 ;
    %wait E_0x20868d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %wait E_0x20868d0;
    %load/vec4 v0x20dfab0_0;
    %store/vec4 v0x20dfb50_0, 0, 1;
    %fork t_1, S_0x20def40;
    %jmp t_0;
    .scope S_0x20def40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20df180_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20df180_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20868d0;
    %load/vec4 v0x20df180_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20df180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20df180_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20dec10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2086a30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20df9c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20df7e0_0, 0;
    %assign/vec4 v0x20df740_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20dfab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20dfb50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2088250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e6c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e7090_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2088250;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20e6c30_0;
    %inv;
    %store/vec4 v0x20e6c30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2088250;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20df920_0, v0x20e7200_0, v0x20e6a50_0, v0x20e6af0_0, v0x20e6b90_0, v0x20e6cd0_0, v0x20e6f50_0, v0x20e6eb0_0, v0x20e6e10_0, v0x20e6d70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2088250;
T_9 ;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2088250;
T_10 ;
    %wait E_0x2086a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e6ff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e6ff0_0, 4, 32;
    %load/vec4 v0x20e7130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e6ff0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e6ff0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e6ff0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20e6f50_0;
    %load/vec4 v0x20e6f50_0;
    %load/vec4 v0x20e6eb0_0;
    %xor;
    %load/vec4 v0x20e6f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e6ff0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e6ff0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20e6e10_0;
    %load/vec4 v0x20e6e10_0;
    %load/vec4 v0x20e6d70_0;
    %xor;
    %load/vec4 v0x20e6e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e6ff0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20e6ff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e6ff0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter6/response0/top_module.sv";
