// Seed: 812504210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1 ? 1 : 1;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  ); id_5(
      .id_0(1'b0),
      .id_1(id_4),
      .id_2({id_2, id_3}),
      .id_3(1'b0),
      .id_4(1),
      .id_5(1'b0 ^ 1),
      .id_6(id_1)
  );
  assign id_3 = 1'b0 > 1;
  wire id_6 = id_1[""];
endmodule
