<% use hqm_params; %>

regfile hqm_pcie_sciov_cap_rf {
	reg dvsec_cap_id_r {
  HqmClassification="PCI_CFG_REG_NA_1";

		name = "Dvsec Cap Id";
		desc = "SVSEC Capability ID Register";
		regwidth = 16;
		shared;
                IntelRsvd = false;

		field {
			name = "Capability Id";
			desc = "Capability ID: Designated Vendor-Specific Extended Capability (used to advertise SCIOV support)";
			PowerWell="vcccfn"; AccessType = "RO";
		} CAP_ID [15:00] = 16'h0023;

	}; // end register sciov_cap_id_r

	reg dvsec_cap_version_next_ptr_r {
  HqmClassification="PCI_CFG_REG_NA_1";

		name = "Dvsec Cap Version Next Ptr";
		desc = "DVSEC Capability Version and Next Capability Pointer Register";
		regwidth = 16;
		shared;
                IntelRsvd = false;

		field {
			name = "Cap Ptr";
			desc = "Next Capability Pointer";
			PowerWell="vcccfn"; AccessType = "RO";
		} CAP_PTR [15:4] = 12'h0;

		field {
			name = "Dvseccv";
			desc = "Capability Version";
			PowerWell="vcccfn"; AccessType = "RO";
		} DVSECCV [3:0] = 4'h1;

	}; // end register

	reg dvsec_hdr1_r {
  HqmClassification="PCI_CFG_REG_NA_1";

		name = "Dvsec Hdr1";
		desc = "DVSEC Header 1 Register ";
		regwidth = 32;
		shared;
                IntelRsvd = false;

		field {
			name = "Dvsec Length";
			desc = "DVSEC Length - Number of bytes in the entire DVSEC feature, including the PCI Express Extended Capability header, DVSEC Header 1, DVSEC Header 2, and DVSEC Vendor-Specific registers";
			PowerWell="vcccfn"; AccessType = "RO";
		} DVSEC_LENGTH [31:20] = 12'h018;

		field {
			name = "Dvsec Revision";
			desc = "DVSEC Revision";
			PowerWell="vcccfn"; AccessType = "RO";
		} DVSEC_REVISION [19:16] = 4'h0;

		field {
			name = "Dvsec Vendor ID";
			desc = "DVSEC Vendor ID";
			PowerWell="vcccfn"; AccessType = "RO";
		} DVSEC_VENDOR_ID [15:0] = 16'h8086;

	}; // end register

	reg dvsec_hdr2_r {
  HqmClassification="PCI_CFG_REG_NA_1";

		name = "Dvsec Hdr2";
		desc = "DVSEC Header 2 Register";
		regwidth = 16;
		shared;
                IntelRsvd = false;

		field {
			name = "Dvsec Id";
			desc = "DVSEC ID: Designated Vendor-Specific Extended Capability ID register - SCIOV ID";
			PowerWell="vcccfn"; AccessType = "RO";
		} DVSEC_ID [15:00] = 16'h0005;

	}; // end register dvsec_hdr2_r

	reg sciov_cap_r {
  HqmClassification="PCI_CFG_REG_NA_1";

		name = "Sciov Cap";
		desc = "SCIOV Capabilities Register ";
		regwidth = 16;
		shared;
                IntelRsvd = false;

		field {
			name = "Reserved";
			desc = "Reserved.";
			PowerWell="vcccfn"; AccessType = "RO";
		} RESERVED2 [15:10] = 6'h00;

		field {
			name = "Homogeneous Function";
			desc = "Homogeneous Function";
			PowerWell="vcccfn"; AccessType = "RO";
		} HOMOGEN_FUNC [9:9] = 1'h0;

		field {
			name = "Ais Dependent";
			desc = "AIs Dependent";
			PowerWell="vcccfn"; AccessType = "RO";
		} AIS_DEPENDENT [8:8] = 1'h0;

		field {
			name = "Function Dependency Link";
			desc = "Function Dependency Link.";
			PowerWell="vcccfn"; AccessType = "RO";
		} RESERVED0 [7:0] = 8'h00;

	}; // end register

	reg sciov_supp_pgsz_r {
  HqmClassification="PCI_CFG_REG_NA_1";

		name = "Sciov Supported Page Size";
		desc = "SCIOV Supported Page Size Register";
		regwidth = 32;
		shared;
                IntelRsvd = false;

		field {
			name = "Reserved";
			desc = "Reserved";
			PowerWell="vcccfn"; AccessType = "RO";
		} RESERVED [31:1] = 31'h00000000;

		field {
			name = "Sciov Supported Page Size";
			desc = "SCIOV Supported Page Size.";
			PowerWell="vcccfn"; AccessType = "RO";
		} SUPP_PGSZ [0:0] = 1'b1;

	}; // end register

	reg sciov_sys_pgsz_r {
  HqmClassification="PCI_CFG_REG_NA_1";

		name = "Sciov System Page Size";
		desc = "SCIOV System Page Size Register";
		regwidth = 32;
		shared;
                IntelRsvd = false;

		field {
			name = "Reserved";
			desc = "Reserved";
			PowerWell="vcccfn"; AccessType = "RO";
		} RESERVED [31:1] = 31'h00000000;

		field {
			name = "Sciov Supported Page Size";
			desc = "SCIOV Supported Page Size.";
			PowerWell="vcccfn"; AccessType = "RW";
		} SYS_PGSZ [0:0] = 1'b1;

	}; // end register

	reg sciov_ims_r {
  HqmClassification="PCI_CFG_REG_NA_1";

		name = "Sciov Ims";
		desc = "SCIOV IMS Register";
		regwidth = 32;
		shared;
                IntelRsvd = false;

		field {
			name = "Reserved";
			desc = "Reserved";
			PowerWell="vcccfn"; AccessType = "RO";
		} RESERVED [31:1] = 31'h00000000;

		field {
			name = "Sciov IMS Support";
			desc = "SCIOV IMS Support.";
			PowerWell="vcccfn"; AccessType = "RO";
		} IMS_SUPP [0:0] = 1'b1;

	}; // end register

	dvsec_cap_id_r                  DVSEC_CAP_ID                    @0x0;

	dvsec_cap_version_next_ptr_r    DVSEC_CAP_VERSION_NEXT_PTR      @0x2;

	dvsec_hdr1_r                    DVSEC_HDR1                      @0x4;

	dvsec_hdr2_r                    DVSEC_HDR2                      @0x8;

	sciov_cap_r                     SCIOV_CAP                       @0xa;

	sciov_supp_pgsz_r               SCIOV_SUPP_PGSZ                 @0xc;

	sciov_sys_pgsz_r                SCIOV_SYS_PGSZ                  @0x10;

	sciov_ims_r                     SCIOV_IMS                       @0x14;

};

