

================================================================
== Vitis HLS Report for 'svm_Pipeline_VITIS_LOOP_22_2'
================================================================
* Date:           Mon May 12 21:46:07 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        svm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.165 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_2  |       65|       65|        15|          3|          1|    18|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       20|    -|
|Memory               |       16|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      101|    -|
|Register             |        -|     -|      257|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|     0|      257|      216|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U4  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL11sup_vectors_0_U  |svm_Pipeline_VITIS_LOOP_22_2_p_ZL11sup_vectors_0_ROM_AUTO_1R  |       16|  0|   0|    0|  5616|   32|     1|       179712|
    +-----------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                                              |       16|  0|   0|    0|  5616|   32|     1|       179712|
    +-----------------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_192_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln25_3_fu_201_p2  |         +|   0|  0|  20|          13|           9|
    |add_ln25_fu_207_p2    |         +|   0|  0|  20|          13|          13|
    |icmp_ln22_fu_186_p2   |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  63|          37|          30|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3           |   9|          2|    5|         10|
    |ap_sig_allocacmp_norma_load    |   9|          2|   32|         64|
    |ap_sig_allocacmp_phi_mul_load  |   9|          2|   13|         26|
    |j_fu_70                        |   9|          2|    5|         10|
    |norma_fu_66                    |   9|          2|   32|         64|
    |phi_mul_fu_62                  |   9|          2|   13|         26|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 101|         22|  104|        210|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |diff_1_reg_364                    |  32|   0|   32|          0|
    |diff_reg_358                      |  32|   0|   32|          0|
    |icmp_ln22_reg_314                 |   1|   0|    1|          0|
    |j_fu_70                           |   5|   0|    5|          0|
    |norma_fu_66                       |  32|   0|   32|          0|
    |p_ZL11sup_vectors_0_load_reg_353  |  32|   0|   32|          0|
    |phi_mul_fu_62                     |  13|   0|   13|          0|
    |tmp_reg_348                       |  32|   0|   32|          0|
    |trunc_ln25_reg_323                |   2|   0|    2|          0|
    |icmp_ln22_reg_314                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 257|  32|  194|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_250_p_din0       |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_250_p_din1       |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_250_p_opcode     |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_250_p_dout0      |   in|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_250_p_ce         |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1054_p_din0      |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1054_p_din1      |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1054_p_opcode    |  out|    2|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1054_p_dout0     |   in|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1054_p_ce        |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1058_p_din0      |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1058_p_din1      |  out|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1058_p_dout0     |   in|   32|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|grp_fu_1058_p_ce        |  out|    1|  ap_ctrl_hs|  svm_Pipeline_VITIS_LOOP_22_2|  return value|
|zext_ln22               |   in|    9|     ap_none|                     zext_ln22|        scalar|
|test_vector_0_address0  |  out|    3|   ap_memory|                 test_vector_0|         array|
|test_vector_0_ce0       |  out|    1|   ap_memory|                 test_vector_0|         array|
|test_vector_0_q0        |   in|   32|   ap_memory|                 test_vector_0|         array|
|test_vector_1_address0  |  out|    3|   ap_memory|                 test_vector_1|         array|
|test_vector_1_ce0       |  out|    1|   ap_memory|                 test_vector_1|         array|
|test_vector_1_q0        |   in|   32|   ap_memory|                 test_vector_1|         array|
|test_vector_2_address0  |  out|    3|   ap_memory|                 test_vector_2|         array|
|test_vector_2_ce0       |  out|    1|   ap_memory|                 test_vector_2|         array|
|test_vector_2_q0        |   in|   32|   ap_memory|                 test_vector_2|         array|
|test_vector_3_address0  |  out|    3|   ap_memory|                 test_vector_3|         array|
|test_vector_3_ce0       |  out|    1|   ap_memory|                 test_vector_3|         array|
|test_vector_3_q0        |   in|   32|   ap_memory|                 test_vector_3|         array|
|norma_out               |  out|   32|      ap_vld|                     norma_out|       pointer|
|norma_out_ap_vld        |  out|    1|      ap_vld|                     norma_out|       pointer|
+------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 3, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 18 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%norma = alloca i32 1"   --->   Operation 19 'alloca' 'norma' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln22_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln22"   --->   Operation 21 'read' 'zext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln22_cast = zext i9 %zext_ln22_read"   --->   Operation 22 'zext' 'zext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_vector_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_vector_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_vector_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_vector_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %norma"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_3 = load i5 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 31 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.63ns)   --->   "%icmp_ln22 = icmp_eq  i5 %j_3, i5 18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 32 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 18, i64 18, i64 18"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln22 = add i5 %j_3, i5 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 34 'add' 'add_ln22' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.split, void %for.inc15.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 35 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 36 'load' 'phi_mul_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.75ns)   --->   "%add_ln25_3 = add i13 %phi_mul_load, i13 312" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 37 'add' 'add_ln25_3' <Predicate = (!icmp_ln22)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.75ns)   --->   "%add_ln25 = add i13 %phi_mul_load, i13 %zext_ln22_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 38 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i13 %add_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 39 'zext' 'zext_ln25_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL11sup_vectors_0_addr = getelementptr i32 %p_ZL11sup_vectors_0, i64 0, i64 %zext_ln25_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 40 'getelementptr' 'p_ZL11sup_vectors_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i5 %j_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 41 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln25_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %j_3, i32 2, i32 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 42 'partselect' 'lshr_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %lshr_ln25_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 43 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%test_vector_0_addr = getelementptr i32 %test_vector_0, i64 0, i64 %zext_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 44 'getelementptr' 'test_vector_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.69ns)   --->   "%test_vector_0_load = load i3 %test_vector_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 45 'load' 'test_vector_0_load' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%test_vector_1_addr = getelementptr i32 %test_vector_1, i64 0, i64 %zext_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 46 'getelementptr' 'test_vector_1_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.69ns)   --->   "%test_vector_1_load = load i3 %test_vector_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 47 'load' 'test_vector_1_load' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%test_vector_2_addr = getelementptr i32 %test_vector_2, i64 0, i64 %zext_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 48 'getelementptr' 'test_vector_2_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.69ns)   --->   "%test_vector_2_load = load i3 %test_vector_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 49 'load' 'test_vector_2_load' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%test_vector_3_addr = getelementptr i32 %test_vector_3, i64 0, i64 %zext_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 50 'getelementptr' 'test_vector_3_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.69ns)   --->   "%test_vector_3_load = load i3 %test_vector_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 51 'load' 'test_vector_3_load' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 52 [2/2] (1.24ns)   --->   "%p_ZL11sup_vectors_0_load = load i13 %p_ZL11sup_vectors_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 52 'load' 'p_ZL11sup_vectors_0_load' <Predicate = (!icmp_ln22)> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5616> <ROM>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln22 = store i5 %add_ln22, i5 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 53 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln22 = store i13 %add_ln25_3, i13 %phi_mul" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 54 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 55 [1/2] (0.69ns)   --->   "%test_vector_0_load = load i3 %test_vector_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 55 'load' 'test_vector_0_load' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %test_vector_0_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 56 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.69ns)   --->   "%test_vector_1_load = load i3 %test_vector_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 57 'load' 'test_vector_1_load' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %test_vector_1_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 58 'bitcast' 'bitcast_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%test_vector_2_load = load i3 %test_vector_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 59 'load' 'test_vector_2_load' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln25_2 = bitcast i32 %test_vector_2_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 60 'bitcast' 'bitcast_ln25_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (0.69ns)   --->   "%test_vector_3_load = load i3 %test_vector_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 61 'load' 'test_vector_3_load' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln25_3 = bitcast i32 %test_vector_3_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 62 'bitcast' 'bitcast_ln25_3' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.45ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %bitcast_ln25, i32 %bitcast_ln25_1, i32 %bitcast_ln25_2, i32 %bitcast_ln25_3, i2 %trunc_ln25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 63 'mux' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (1.24ns)   --->   "%p_ZL11sup_vectors_0_load = load i13 %p_ZL11sup_vectors_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 64 'load' 'p_ZL11sup_vectors_0_load' <Predicate = (!icmp_ln22)> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5616> <ROM>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 65 [5/5] (2.97ns)   --->   "%diff = fsub i32 %tmp, i32 %p_ZL11sup_vectors_0_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 65 'fsub' 'diff' <Predicate = (!icmp_ln22)> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 66 [4/5] (2.97ns)   --->   "%diff = fsub i32 %tmp, i32 %p_ZL11sup_vectors_0_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 66 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 67 [3/5] (2.97ns)   --->   "%diff = fsub i32 %tmp, i32 %p_ZL11sup_vectors_0_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 67 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 68 [2/5] (2.97ns)   --->   "%diff = fsub i32 %tmp, i32 %p_ZL11sup_vectors_0_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 68 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 69 [1/5] (2.97ns)   --->   "%diff = fsub i32 %tmp, i32 %p_ZL11sup_vectors_0_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:25]   --->   Operation 69 'fsub' 'diff' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 70 [4/4] (2.32ns)   --->   "%diff_1 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 70 'fmul' 'diff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 71 [3/4] (2.32ns)   --->   "%diff_1 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 71 'fmul' 'diff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 72 [2/4] (2.32ns)   --->   "%diff_1 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 72 'fmul' 'diff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 73 [1/4] (2.32ns)   --->   "%diff_1 = fmul i32 %diff, i32 %diff" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:26]   --->   Operation 73 'fmul' 'diff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.77>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%norma_load = load i32 %norma" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27]   --->   Operation 74 'load' 'norma_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [4/4] (2.77ns)   --->   "%norma_1 = fadd i32 %norma_load, i32 %diff_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27]   --->   Operation 75 'fadd' 'norma_1' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%norma_load_3 = load i32 %norma"   --->   Operation 83 'load' 'norma_load_3' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %norma_out, i32 %norma_load_3"   --->   Operation 84 'write' 'write_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.77>
ST_13 : Operation 76 [3/4] (2.77ns)   --->   "%norma_1 = fadd i32 %norma_load, i32 %diff_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27]   --->   Operation 76 'fadd' 'norma_1' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 77 [2/4] (2.77ns)   --->   "%norma_1 = fadd i32 %norma_load, i32 %diff_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27]   --->   Operation 77 'fadd' 'norma_1' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.16>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:23]   --->   Operation 78 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:17]   --->   Operation 79 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/4] (2.77ns)   --->   "%norma_1 = fadd i32 %norma_load, i32 %diff_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:27]   --->   Operation 80 'fadd' 'norma_1' <Predicate = true> <Delay = 2.77> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln22 = store i32 %norma_1, i32 %norma" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 81 'store' 'store_ln22' <Predicate = true> <Delay = 0.38>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/svm/svm_fast.cpp:22]   --->   Operation 82 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test_vector_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ test_vector_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ test_vector_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ test_vector_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norma_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_ZL11sup_vectors_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                  (alloca           ) [ 0100000000000000]
norma                    (alloca           ) [ 0111111111111111]
j                        (alloca           ) [ 0100000000000000]
zext_ln22_read           (read             ) [ 0000000000000000]
zext_ln22_cast           (zext             ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
store_ln0                (store            ) [ 0000000000000000]
store_ln0                (store            ) [ 0000000000000000]
store_ln0                (store            ) [ 0000000000000000]
br_ln0                   (br               ) [ 0000000000000000]
j_3                      (load             ) [ 0000000000000000]
icmp_ln22                (icmp             ) [ 0111111111111000]
empty                    (speclooptripcount) [ 0000000000000000]
add_ln22                 (add              ) [ 0000000000000000]
br_ln22                  (br               ) [ 0000000000000000]
phi_mul_load             (load             ) [ 0000000000000000]
add_ln25_3               (add              ) [ 0000000000000000]
add_ln25                 (add              ) [ 0000000000000000]
zext_ln25_3              (zext             ) [ 0000000000000000]
p_ZL11sup_vectors_0_addr (getelementptr    ) [ 0010000000000000]
trunc_ln25               (trunc            ) [ 0010000000000000]
lshr_ln25_1              (partselect       ) [ 0000000000000000]
zext_ln25                (zext             ) [ 0000000000000000]
test_vector_0_addr       (getelementptr    ) [ 0010000000000000]
test_vector_1_addr       (getelementptr    ) [ 0010000000000000]
test_vector_2_addr       (getelementptr    ) [ 0010000000000000]
test_vector_3_addr       (getelementptr    ) [ 0010000000000000]
store_ln22               (store            ) [ 0000000000000000]
store_ln22               (store            ) [ 0000000000000000]
test_vector_0_load       (load             ) [ 0000000000000000]
bitcast_ln25             (bitcast          ) [ 0000000000000000]
test_vector_1_load       (load             ) [ 0000000000000000]
bitcast_ln25_1           (bitcast          ) [ 0000000000000000]
test_vector_2_load       (load             ) [ 0000000000000000]
bitcast_ln25_2           (bitcast          ) [ 0000000000000000]
test_vector_3_load       (load             ) [ 0000000000000000]
bitcast_ln25_3           (bitcast          ) [ 0000000000000000]
tmp                      (mux              ) [ 0111111100000000]
p_ZL11sup_vectors_0_load (load             ) [ 0111111100000000]
diff                     (fsub             ) [ 0111000011110000]
diff_1                   (fmul             ) [ 0111000000001111]
norma_load               (load             ) [ 0111000000000111]
specpipeline_ln23        (specpipeline     ) [ 0000000000000000]
specloopname_ln17        (specloopname     ) [ 0000000000000000]
norma_1                  (fadd             ) [ 0000000000000000]
store_ln22               (store            ) [ 0000000000000000]
br_ln22                  (br               ) [ 0000000000000000]
norma_load_3             (load             ) [ 0000000000000000]
write_ln0                (write            ) [ 0000000000000000]
ret_ln0                  (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln22">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="test_vector_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_vector_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="test_vector_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_vector_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="test_vector_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_vector_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="test_vector_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_vector_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="norma_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norma_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZL11sup_vectors_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZL11sup_vectors_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="phi_mul_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="norma_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="norma/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln22_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln22_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln0_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_ZL11sup_vectors_0_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="13" slack="0"/>
<pin id="91" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZL11sup_vectors_0_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="test_vector_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_vector_0_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_vector_0_load/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="test_vector_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_vector_1_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_vector_1_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="test_vector_2_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_vector_2_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_vector_2_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="test_vector_3_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_vector_3_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_vector_3_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZL11sup_vectors_0_load/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="diff/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="norma_1/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="diff_1/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln22_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="13" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="j_3_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln22_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln22_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="phi_mul_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="0"/>
<pin id="200" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln25_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_3/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln25_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="9" slack="0"/>
<pin id="210" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln25_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="13" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln25_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="lshr_ln25_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="0" index="3" bw="4" slack="0"/>
<pin id="227" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln25_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln25_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln22_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln22_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="13" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="bitcast_ln25_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="bitcast_ln25_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bitcast_ln25_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln25_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_3/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="32" slack="0"/>
<pin id="271" dir="0" index="4" bw="32" slack="0"/>
<pin id="272" dir="0" index="5" bw="2" slack="1"/>
<pin id="273" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="norma_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="11"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norma_load/12 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln22_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="14"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/15 "/>
</bind>
</comp>

<comp id="288" class="1004" name="norma_load_3_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="11"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="norma_load_3/12 "/>
</bind>
</comp>

<comp id="292" class="1005" name="phi_mul_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="299" class="1005" name="norma_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="norma "/>
</bind>
</comp>

<comp id="307" class="1005" name="j_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln22_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_ZL11sup_vectors_0_addr_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="13" slack="1"/>
<pin id="320" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL11sup_vectors_0_addr "/>
</bind>
</comp>

<comp id="323" class="1005" name="trunc_ln25_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="1"/>
<pin id="325" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="328" class="1005" name="test_vector_0_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="1"/>
<pin id="330" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="test_vector_0_addr "/>
</bind>
</comp>

<comp id="333" class="1005" name="test_vector_1_addr_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="test_vector_1_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="test_vector_2_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="test_vector_2_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="test_vector_3_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="1"/>
<pin id="345" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="test_vector_3_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_ZL11sup_vectors_0_load_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZL11sup_vectors_0_load "/>
</bind>
</comp>

<comp id="358" class="1005" name="diff_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="364" class="1005" name="diff_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="norma_load_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="norma_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="60" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="44" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="87" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="167"><net_src comp="74" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="198" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="164" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="221"><net_src comp="183" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="183" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="222" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="239"><net_src comp="232" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="244"><net_src comp="192" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="201" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="101" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="114" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="127" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="140" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="250" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="254" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="258" pin="1"/><net_sink comp="266" pin=3"/></net>

<net id="278"><net_src comp="262" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="287"><net_src comp="156" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="295"><net_src comp="62" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="302"><net_src comp="66" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="305"><net_src comp="299" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="310"><net_src comp="70" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="317"><net_src comp="186" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="87" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="326"><net_src comp="218" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="266" pin=5"/></net>

<net id="331"><net_src comp="94" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="336"><net_src comp="107" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="341"><net_src comp="120" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="346"><net_src comp="133" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="351"><net_src comp="266" pin="6"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="356"><net_src comp="146" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="361"><net_src comp="152" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="367"><net_src comp="160" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="372"><net_src comp="279" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: test_vector_0 | {}
	Port: test_vector_1 | {}
	Port: test_vector_2 | {}
	Port: test_vector_3 | {}
	Port: norma_out | {12 }
	Port: p_ZL11sup_vectors_0 | {}
 - Input state : 
	Port: svm_Pipeline_VITIS_LOOP_22_2 : zext_ln22 | {1 }
	Port: svm_Pipeline_VITIS_LOOP_22_2 : test_vector_0 | {1 2 }
	Port: svm_Pipeline_VITIS_LOOP_22_2 : test_vector_1 | {1 2 }
	Port: svm_Pipeline_VITIS_LOOP_22_2 : test_vector_2 | {1 2 }
	Port: svm_Pipeline_VITIS_LOOP_22_2 : test_vector_3 | {1 2 }
	Port: svm_Pipeline_VITIS_LOOP_22_2 : p_ZL11sup_vectors_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j_3 : 1
		icmp_ln22 : 2
		add_ln22 : 2
		br_ln22 : 3
		phi_mul_load : 1
		add_ln25_3 : 2
		add_ln25 : 1
		zext_ln25_3 : 2
		p_ZL11sup_vectors_0_addr : 3
		trunc_ln25 : 2
		lshr_ln25_1 : 2
		zext_ln25 : 3
		test_vector_0_addr : 4
		test_vector_0_load : 5
		test_vector_1_addr : 4
		test_vector_1_load : 5
		test_vector_2_addr : 4
		test_vector_2_load : 5
		test_vector_3_addr : 4
		test_vector_3_load : 5
		p_ZL11sup_vectors_0_load : 4
		store_ln22 : 3
		store_ln22 : 3
	State 2
		bitcast_ln25 : 1
		bitcast_ln25_1 : 1
		bitcast_ln25_2 : 1
		bitcast_ln25_3 : 1
		tmp : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		norma_1 : 1
		write_ln0 : 1
	State 13
	State 14
	State 15
		store_ln22 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_152        |    2    |   205   |   220   |
|          |         grp_fu_156        |    0    |   168   |   338   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_160        |    3    |   143   |    78   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln22_fu_192      |    0    |    0    |    12   |
|    add   |     add_ln25_3_fu_201     |    0    |    0    |    20   |
|          |      add_ln25_fu_207      |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|    mux   |         tmp_fu_266        |    0    |    0    |    20   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln22_fu_186     |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|   read   | zext_ln22_read_read_fu_74 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_80   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   zext_ln22_cast_fu_164   |    0    |    0    |    0    |
|   zext   |     zext_ln25_3_fu_213    |    0    |    0    |    0    |
|          |      zext_ln25_fu_232     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln25_fu_218     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|     lshr_ln25_1_fu_222    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   516   |   717   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|         diff_1_reg_364         |   32   |
|          diff_reg_358          |   32   |
|        icmp_ln22_reg_314       |    1   |
|            j_reg_307           |    5   |
|       norma_load_reg_369       |   32   |
|          norma_reg_299         |   32   |
|p_ZL11sup_vectors_0_addr_reg_318|   13   |
|p_ZL11sup_vectors_0_load_reg_353|   32   |
|         phi_mul_reg_292        |   13   |
|   test_vector_0_addr_reg_328   |    3   |
|   test_vector_1_addr_reg_333   |    3   |
|   test_vector_2_addr_reg_338   |    3   |
|   test_vector_3_addr_reg_343   |    3   |
|           tmp_reg_348          |   32   |
|       trunc_ln25_reg_323       |    2   |
+--------------------------------+--------+
|              Total             |   238  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_146 |  p0  |   2  |  13  |   26   ||    9    |
|     grp_fu_156    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   114  ||  2.322  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   516  |   717  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   238  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   754  |   771  |
+-----------+--------+--------+--------+--------+
