{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635420435546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635420435546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 28 14:57:15 2021 " "Processing started: Thu Oct 28 14:57:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635420435546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635420435546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB1_top -c LAB1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB1_top -c LAB1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635420435547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1635420436704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext_6b.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext_6b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext_6b " "Found entity 1: sign_ext_6b" {  } { { "sign_ext_6b.v" "" { Text "C:/Users/iman/Desktop/LAB1/sign_ext_6b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_multiply " "Found entity 1: signed_multiply" {  } { { "signed_multiply.v" "" { Text "C:/Users/iman/Desktop/LAB1/signed_multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_adder " "Found entity 1: signed_adder" {  } { { "signed_adder.v" "" { Text "C:/Users/iman/Desktop/LAB1/signed_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialfirfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file serialfirfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 serialFIRfilter " "Found entity 1: serialFIRfilter" {  } { { "serialFIRfilter.v" "" { Text "C:/Users/iman/Desktop/LAB1/serialFIRfilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(17) " "Verilog HDL information at registerFile.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/iman/Desktop/LAB1/registerFile.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1635420436808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/iman/Desktop/LAB1/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/iman/Desktop/LAB1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LAB1_top_Controller.v(131) " "Verilog HDL information at LAB1_top_Controller.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1635420436815 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LAB1_top_Controller.v(158) " "Verilog HDL information at LAB1_top_Controller.v(158): always construct contains both blocking and non-blocking assignments" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1635420436816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FIR_Input FIR_input LAB1_top_Controller.v(12) " "Verilog HDL Declaration information at LAB1_top_Controller.v(12): object \"FIR_Input\" differs only in case from object \"FIR_input\" in the same scope" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1635420436816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_top_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_top_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB1_top_Controller " "Found entity 1: LAB1_top_Controller" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB1_top " "Found entity 1: LAB1_top" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.v 1 1 " "Found 1 design units, including 1 entities, in source file dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Found entity 1: DP" {  } { { "DP.v" "" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/iman/Desktop/LAB1/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/iman/Desktop/LAB1/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coefficient_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file coefficient_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 coefficients_Rom " "Found entity 1: coefficients_Rom" {  } { { "coefficient_Rom.v" "" { Text "C:/Users/iman/Desktop/LAB1/coefficient_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "BaudTickGen.v" "" { Text "C:/Users/iman/Desktop/LAB1/BaudTickGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "async_transmitter.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436845 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "async_receiver.v(20) " "Verilog HDL information at async_receiver.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1635420436851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420436851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420436851 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "LAB1_top_Controller LAB1_top_Controller.v(43) " "Verilog HDL Parameter Declaration warning at LAB1_top_Controller.v(43): Parameter Declaration in module \"LAB1_top_Controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1635420436854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB1_top " "Elaborating entity \"LAB1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635420436919 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR LAB1_top.v(6) " "Output port \"LEDR\" at LAB1_top.v(6) has no driver" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635420436921 "|LAB1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAB1_top_Controller LAB1_top_Controller:LAB1_TOP_CONTROLLER " "Elaborating entity \"LAB1_top_Controller\" for hierarchy \"LAB1_top_Controller:LAB1_TOP_CONTROLLER\"" {  } { { "LAB1_top.v" "LAB1_TOP_CONTROLLER" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436925 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "presentState_FIR LAB1_top_Controller.v(103) " "Verilog HDL Event Control warning at LAB1_top_Controller.v(103): posedge or negedge of vector \"presentState_FIR\" depends solely on its least-significant bit" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 103 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "presentState_TX LAB1_top_Controller.v(115) " "Verilog HDL Event Control warning at LAB1_top_Controller.v(115): posedge or negedge of vector \"presentState_TX\" depends solely on its least-significant bit" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 115 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXD LAB1_top_Controller.v(136) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(136): variable \"RXD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RX_reg LAB1_top_Controller.v(137) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(137): variable \"RX_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXD LAB1_top_Controller.v(137) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(137): variable \"RXD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB1_top_Controller.v(134) " "Verilog HDL Case Statement warning at LAB1_top_Controller.v(134): incomplete case statement has no default case item" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LAB1_top_Controller.v(134) " "Verilog HDL Case Statement information at LAB1_top_Controller.v(134): all case item expressions in this case statement are onehot" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RX_reg LAB1_top_Controller.v(131) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(131): inferring latch(es) for variable \"RX_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB1_top_Controller.v(150) " "Verilog HDL Case Statement warning at LAB1_top_Controller.v(150): incomplete case statement has no default case item" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 150 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1635420436927 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FIR_Output LAB1_top_Controller.v(162) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(162): variable \"FIR_Output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FIR_Output LAB1_top_Controller.v(163) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(163): variable \"FIR_Output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LAB1_top_Controller.v(161) " "Verilog HDL Case Statement warning at LAB1_top_Controller.v(161): incomplete case statement has no default case item" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 161 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LAB1_top_Controller.v(161) " "Verilog HDL Case Statement information at LAB1_top_Controller.v(161): all case item expressions in this case statement are onehot" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 161 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TXD LAB1_top_Controller.v(158) " "Verilog HDL Always Construct warning at LAB1_top_Controller.v(158): inferring latch(es) for variable \"TXD\", which holds its previous value in one or more paths through the always construct" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[0\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[0\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[1\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[1\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[2\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[2\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[3\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[3\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436928 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[4\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[4\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436929 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[5\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[5\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436929 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[6\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[6\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436929 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXD\[7\] LAB1_top_Controller.v(158) " "Inferred latch for \"TXD\[7\]\" at LAB1_top_Controller.v(158)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436929 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[0\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[0\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436929 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[1\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[1\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[2\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[2\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[3\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[3\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[4\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[4\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[5\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[5\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[6\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[6\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[7\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[7\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[8\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[8\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[9\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[9\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[10\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[10\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436930 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[11\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[11\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436931 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[12\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[12\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436931 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[13\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[13\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436931 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[14\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[14\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436931 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RX_reg\[15\] LAB1_top_Controller.v(131) " "Inferred latch for \"RX_reg\[15\]\" at LAB1_top_Controller.v(131)" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420436931 "|LAB1_top|LAB1_top_Controller:LAB1_TOP_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialFIRfilter serialFIRfilter:SERIAL_FIR_FILTER " "Elaborating entity \"serialFIRfilter\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\"" {  } { { "LAB1_top.v" "SERIAL_FIR_FILTER" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp " "Elaborating entity \"DP\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\"" {  } { { "serialFIRfilter.v" "dp" { Text "C:/Users/iman/Desktop/LAB1/serialFIRfilter.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|registerFile:RF\"" {  } { { "DP.v" "RF" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coefficients_Rom serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|coefficients_Rom:CoeffRom " "Elaborating entity \"coefficients_Rom\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|coefficients_Rom:CoeffRom\"" {  } { { "DP.v" "CoeffRom" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436954 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coeffs.data_a 0 coefficient_Rom.v(8) " "Net \"coeffs.data_a\" at coefficient_Rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "coefficient_Rom.v" "" { Text "C:/Users/iman/Desktop/LAB1/coefficient_Rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1635420436956 "|LAB1_top|serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|coefficients_Rom:CoeffRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coeffs.waddr_a 0 coefficient_Rom.v(8) " "Net \"coeffs.waddr_a\" at coefficient_Rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "coefficient_Rom.v" "" { Text "C:/Users/iman/Desktop/LAB1/coefficient_Rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1635420436956 "|LAB1_top|serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|coefficients_Rom:CoeffRom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coeffs.we_a 0 coefficient_Rom.v(8) " "Net \"coeffs.we_a\" at coefficient_Rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "coefficient_Rom.v" "" { Text "C:/Users/iman/Desktop/LAB1/coefficient_Rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1635420436956 "|LAB1_top|serialFIRfilter:SERIAL_FIR_FILTER|DP:dp|coefficients_Rom:CoeffRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|counter:cnt " "Elaborating entity \"counter\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|counter:cnt\"" {  } { { "DP.v" "cnt" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_multiply serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult " "Elaborating entity \"signed_multiply\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\"" {  } { { "DP.v" "Smult" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_adder serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_adder:Sadder " "Elaborating entity \"signed_adder\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_adder:Sadder\"" {  } { { "DP.v" "Sadder" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg " "Elaborating entity \"register\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|register:Reg\"" {  } { { "DP.v" "Reg" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext_6b serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|sign_ext_6b:sngExt " "Elaborating entity \"sign_ext_6b\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|sign_ext_6b:sngExt\"" {  } { { "DP.v" "sngExt" { Text "C:/Users/iman/Desktop/LAB1/DP.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU serialFIRfilter:SERIAL_FIR_FILTER\|CU:cu " "Elaborating entity \"CU\" for hierarchy \"serialFIRfilter:SERIAL_FIR_FILTER\|CU:cu\"" {  } { { "serialFIRfilter.v" "cu" { Text "C:/Users/iman/Desktop/LAB1/serialFIRfilter.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420436999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:ASYNC_TRANSMITTER " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:ASYNC_TRANSMITTER\"" {  } { { "LAB1_top.v" "ASYNC_TRANSMITTER" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420437005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:ASYNC_TRANSMITTER\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:ASYNC_TRANSMITTER\|BaudTickGen:tickgen\"" {  } { { "async_transmitter.v" "tickgen" { Text "C:/Users/iman/Desktop/LAB1/async_transmitter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420437011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 BaudTickGen.v(15) " "Verilog HDL assignment warning at BaudTickGen.v(15): truncated value with size 32 to match size of target (25)" {  } { { "BaudTickGen.v" "" { Text "C:/Users/iman/Desktop/LAB1/BaudTickGen.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635420437012 "|LAB1_top|async_transmitter:ASYNC_TRANSMITTER|BaudTickGen:tickgen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:ASYNC_RECEIVER " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:ASYNC_RECEIVER\"" {  } { { "LAB1_top.v" "ASYNC_RECEIVER" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420437016 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RxD_state async_receiver.v(51) " "Verilog HDL Always Construct warning at async_receiver.v(51): variable \"RxD_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635420437019 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count async_receiver.v(56) " "Verilog HDL Always Construct warning at async_receiver.v(56): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1635420437019 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 async_receiver.v(56) " "Verilog HDL assignment warning at async_receiver.v(56): truncated value with size 32 to match size of target (2)" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635420437019 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count async_receiver.v(49) " "Verilog HDL Always Construct warning at async_receiver.v(49): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1635420437019 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout async_receiver.v(49) " "Verilog HDL Always Construct warning at async_receiver.v(49): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1635420437019 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout async_receiver.v(61) " "Inferred latch for \"cout\" at async_receiver.v(61)" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420437019 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] async_receiver.v(54) " "Inferred latch for \"count\[0\]\" at async_receiver.v(54)" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420437020 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] async_receiver.v(54) " "Inferred latch for \"count\[1\]\" at async_receiver.v(54)" {  } { { "async_receiver.v" "" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1635420437020 "|LAB1_top|async_receiver:ASYNC_RECEIVER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:ASYNC_RECEIVER\|BaudTickGen:tickgen\"" {  } { { "async_receiver.v" "tickgen" { Text "C:/Users/iman/Desktop/LAB1/async_receiver.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420437023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 BaudTickGen.v(15) " "Verilog HDL assignment warning at BaudTickGen.v(15): truncated value with size 32 to match size of target (25)" {  } { { "BaudTickGen.v" "" { Text "C:/Users/iman/Desktop/LAB1/BaudTickGen.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635420437025 "|LAB1_top|async_receiver:ASYNC_RECEIVER|BaudTickGen:tickgen"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|Mult0\"" {  } { { "signed_multiply.v" "Mult0" { Text "C:/Users/iman/Desktop/LAB1/signed_multiply.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420438581 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1635420438581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|lpm_mult:Mult0\"" {  } { { "signed_multiply.v" "" { Text "C:/Users/iman/Desktop/LAB1/signed_multiply.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|lpm_mult:Mult0 " "Instantiated megafunction \"serialFIRfilter:SERIAL_FIR_FILTER\|DP:dp\|signed_multiply:Smult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635420438656 ""}  } { { "signed_multiply.v" "" { Text "C:/Users/iman/Desktop/LAB1/signed_multiply.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1635420438656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_f1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_f1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_f1t " "Found entity 1: mult_f1t" {  } { { "db/mult_f1t.tdf" "" { Text "C:/Users/iman/Desktop/LAB1/db/mult_f1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635420438741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1635420438741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[0\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635420439259 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635420439259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[1\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635420439259 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635420439259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[2\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635420439259 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635420439259 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[3\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635420439260 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635420439260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[4\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635420439260 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635420439260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[5\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635420439260 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635420439260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[6\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635420439260 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635420439260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[7\] " "Latch LAB1_top_Controller:LAB1_TOP_CONTROLLER\|TXD\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX " "Ports D and ENA on the latch are fed by the same signal LAB1_top_Controller:LAB1_TOP_CONTROLLER\|presentState_TX.send_2_TX" {  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1635420439260 ""}  } { { "LAB1_top_Controller.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top_Controller.v" 158 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1635420439260 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1635420440012 "|LAB1_top|LEDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1635420440012 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1635420441339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iman/Desktop/LAB1/output_files/LAB1_top.map.smsg " "Generated suppressed messages file C:/Users/iman/Desktop/LAB1/output_files/LAB1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1635420441503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1635420441821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420441821 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420442105 "|LAB1_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420442105 "|LAB1_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420442105 "|LAB1_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "LAB1_top.v" "" { Text "C:/Users/iman/Desktop/LAB1/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1635420442105 "|LAB1_top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1635420442105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2135 " "Implemented 2135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1635420442106 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1635420442106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2109 " "Implemented 2109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1635420442106 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1635420442106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1635420442106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635420442164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 28 14:57:22 2021 " "Processing ended: Thu Oct 28 14:57:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635420442164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635420442164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635420442164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635420442164 ""}
