 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:40:55 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.22
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.32
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1582
  Buf/Inv Cell Count:             199
  Buf Cell Count:                   2
  Inv Cell Count:                 197
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1387
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3043.120250
  Noncombinational Area:  1291.305705
  Buf/Inv Area:            262.276609
  Total Buffer Area:             7.62
  Total Inverter Area:         254.65
  Macro/Black Box Area:      0.000000
  Net Area:               1085.096898
  -----------------------------------
  Cell Area:              4334.425956
  Design Area:            5419.522853


  Design Rules
  -----------------------------------
  Total Number of Nets:          1815
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.27
  Logic Optimization:                  6.01
  Mapping Optimization:               24.69
  -----------------------------------------
  Overall Compile Time:               57.12
  Overall Compile Wall Clock Time:    59.03

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
