

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Mon Dec 30 01:10:30 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.866|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3926|  3926|  3926|  3926|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3924|  3924|        10|          5|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten80 = phi i10 [ 0, %0 ], [ %add_ln24, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 14 'phi' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%out_d_0 = phi i1 [ false, %0 ], [ %select_ln24_23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 15 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_3, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 17 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 18 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 19 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i1 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 20 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%out_d = xor i1 %out_d_0, true" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 21 'xor' 'out_d' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i1 %out_d to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 22 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.98ns)   --->   "%select_ln27 = select i1 %out_d_0, i3 -2, i3 -3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 23 'select' 'select_ln27' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i1 %out_d_0 to i5" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 24 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 25 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i10 %p_shl to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 26 'zext' 'p_shl19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 27 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i6 %p_shl1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 28 'zext' 'p_shl20_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%tmp10_0_0 = sub i11 %p_shl19_cast, %p_shl20_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 29 'sub' 'tmp10_0_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%tmp_1_0 = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 30 'add' 'tmp_1_0' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 31 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i10 %p_shl2 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 32 'zext' 'p_shl17_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 33 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i6 %p_shl3 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'zext' 'p_shl18_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%tmp10_1_0 = sub i11 %p_shl17_cast, %p_shl18_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 35 'sub' 'tmp10_1_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%tmp_2_0 = add i5 %out_h_0, 2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 36 'add' 'tmp_2_0' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 37 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 38 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i6 %p_shl5 to i10" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 39 'zext' 'p_shl16_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%tmp10_2_0 = sub i10 %p_shl4, %p_shl16_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 40 'sub' 'tmp10_2_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.78ns)   --->   "%tmp11 = add i5 %out_h_0, %zext_ln46_1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 41 'add' 'tmp11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp11, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 42 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i10 %p_shl6 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 43 'zext' 'p_shl13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp11, i2 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i7 %p_shl7 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 45 'zext' 'p_shl14_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%tmp12 = sub i11 %p_shl13_cast, %p_shl14_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 46 'sub' 'tmp12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp eq i10 %indvar_flatten80, -240" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 47 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %indvar_flatten80, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 48 'add' 'add_ln24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, -240" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 50 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln24)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.21ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 51 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln24_15 = select i1 %icmp_ln32, i64 %zext_ln27_2, i64 %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 52 'select' 'select_ln24_15' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_1 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'getelementptr' 'SeparableConv2D_0_w_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 54 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%select_ln24_16 = select i1 %icmp_ln32, i64 %zext_ln27_1, i64 %zext_ln27_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 55 'select' 'select_ln24_16' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_3 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 56 'getelementptr' 'SeparableConv2D_0_w_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'load' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_2 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 58 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln24)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.78ns)   --->   "%out_h = add i5 %select_ln24, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 59 'add' 'out_h' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.86>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 60 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_3 : Operation 61 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 61 'load' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln27_mid1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 62 'bitconcatenate' 'or_ln27_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 63 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.99ns)   --->   "%select_ln24_17 = select i1 %icmp_ln32, i2 %or_ln27_mid1, i2 %or_ln" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 64 'select' 'select_ln24_17' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %select_ln24_17 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 65 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_5 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 66 'getelementptr' 'SeparableConv2D_0_w_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'load' 'SeparableConv2D_0_w_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_2)   --->   "%xor_ln24_1 = xor i1 %icmp_ln32, true" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 68 'xor' 'xor_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln24_2 = xor i1 %out_d_0, %xor_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'xor' 'xor_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.98ns)   --->   "%select_ln24_18 = select i1 %xor_ln24_2, i64 3, i64 0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 70 'select' 'select_ln24_18' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_7 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_18" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'getelementptr' 'SeparableConv2D_0_w_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'load' 'SeparableConv2D_0_w_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2)   --->   "%select_ln24_24 = select i1 %icmp_ln32, i11 0, i11 %tmp10_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'select' 'select_ln24_24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp10_1_0_mid2)   --->   "%select_ln24_25 = select i1 %icmp_ln32, i11 30, i11 %tmp10_1_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 74 'select' 'select_ln24_25' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln32, true" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 75 'xor' 'xor_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln33, %xor_ln24" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'and' 'and_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_66 = or i1 %and_ln24, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'or' 'empty_66' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_66, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 78 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl19_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 79 'bitconcatenate' 'p_shl19_mid1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl19_cast_mid1 = zext i10 %p_shl19_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 80 'zext' 'p_shl19_cast_mid1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl20_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 81 'bitconcatenate' 'p_shl20_mid1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl20_cast_mid1 = zext i6 %p_shl20_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 82 'zext' 'p_shl20_cast_mid1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.73ns)   --->   "%tmp10_0_0_mid1 = sub i11 %p_shl19_cast_mid1, %p_shl20_cast_mid1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 83 'sub' 'tmp10_0_0_mid1' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2 = select i1 %and_ln24, i11 %tmp10_0_0_mid1, i11 %select_ln24_24" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 84 'select' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.78ns)   --->   "%tmp_1_0_mid1 = add i5 %select_ln24, 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 85 'add' 'tmp_1_0_mid1' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl17_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_0_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 86 'bitconcatenate' 'p_shl17_mid1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl17_cast_mid1 = zext i10 %p_shl17_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 87 'zext' 'p_shl17_cast_mid1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl18_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_0_mid1, i1 false)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 88 'bitconcatenate' 'p_shl18_mid1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl18_cast_mid1 = zext i6 %p_shl18_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 89 'zext' 'p_shl18_cast_mid1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.73ns)   --->   "%tmp10_1_0_mid1 = sub i11 %p_shl17_cast_mid1, %p_shl18_cast_mid1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 90 'sub' 'tmp10_1_0_mid1' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp10_1_0_mid2 = select i1 %and_ln24, i11 %tmp10_1_0_mid1, i11 %select_ln24_25" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'select' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 92 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.63ns)   --->   "%add_ln38 = add i11 %zext_ln38_1, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 93 'add' 'add_ln38' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i11 %add_ln38 to i32" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 94 'sext' 'sext_ln38_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i32 %sext_ln38_1 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 95 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 96 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 97 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 98 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0_mid2, 1" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 98 'add' 'out_w' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln38_12 = zext i5 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 99 'zext' 'zext_ln38_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.63ns)   --->   "%add_ln38_2 = add i11 %tmp10_0_0_mid2, %zext_ln38_12" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 100 'add' 'add_ln38_2' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i11 %add_ln38_2 to i32" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 101 'sext' 'sext_ln38_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i32 %sext_ln38_3 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 102 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_3" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 103 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 104 'load' 'input_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 105 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 105 'load' 'SeparableConv2D_0_w_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 106 'load' 'SeparableConv2D_0_w_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln27_1_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 -2, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 107 'bitconcatenate' 'or_ln27_1_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln27_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 -2, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 108 'bitconcatenate' 'or_ln27_s' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.98ns)   --->   "%select_ln24_19 = select i1 %icmp_ln32, i3 %or_ln27_1_mid1, i3 %or_ln27_s" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'select' 'select_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i3 %select_ln24_19 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 110 'zext' 'zext_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_9 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 111 'getelementptr' 'SeparableConv2D_0_w_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'load' 'SeparableConv2D_0_w_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_20)   --->   "%select_ln27_1 = select i1 %out_d_0, i3 -3, i3 -2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 113 'select' 'select_ln27_1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln24_20 = select i1 %icmp_ln32, i3 %select_ln27_1, i3 %select_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 114 'select' 'select_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln24_22 = zext i3 %select_ln24_20 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 115 'zext' 'zext_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_11 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_22" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 116 'getelementptr' 'SeparableConv2D_0_w_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 117 'load' 'SeparableConv2D_0_w_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_4 : Operation 118 [1/1] (0.99ns)   --->   "%select_ln24_23 = select i1 %icmp_ln32, i1 %out_d, i1 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 118 'select' 'select_ln24_23' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln24_23 = zext i1 %select_ln24_23 to i5" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 119 'zext' 'zext_ln24_23' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %out_d, i5 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 120 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl13_cast_mid170_c = zext i6 %tmp to i7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 121 'zext' 'p_shl13_cast_mid170_c' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %out_d, i2 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 122 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl14_cast_mid174_c = zext i3 %tmp_3 to i7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 123 'zext' 'p_shl14_cast_mid174_c' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.82ns)   --->   "%tmp12_mid176 = sub i7 %p_shl13_cast_mid170_c, %p_shl14_cast_mid174_c" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 124 'sub' 'tmp12_mid176' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp12_mid176_cast = sext i7 %tmp12_mid176 to i11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 125 'sext' 'tmp12_mid176_cast' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%select_ln24_27 = select i1 %icmp_ln32, i11 %tmp12_mid176_cast, i11 %tmp12" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 126 'select' 'select_ln24_27' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.78ns)   --->   "%tmp11_mid1 = add i5 %out_h, %zext_ln24_23" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 127 'add' 'tmp11_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl13_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp11_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 128 'bitconcatenate' 'p_shl13_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl13_cast_mid1 = zext i10 %p_shl13_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 129 'zext' 'p_shl13_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl14_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp11_mid1, i2 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 130 'bitconcatenate' 'p_shl14_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl14_cast_mid1 = zext i7 %p_shl14_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 131 'zext' 'p_shl14_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.73ns)   --->   "%tmp12_mid1 = sub i11 %p_shl13_cast_mid1, %p_shl14_cast_mid1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 132 'sub' 'tmp12_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp12_mid2 = select i1 %and_ln24, i11 %tmp12_mid1, i11 %select_ln24_27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 133 'select' 'tmp12_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 134 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 135 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 135 'load' 'input_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 136 [1/1] (1.78ns)   --->   "%add_ln38_3 = add i5 %out_w_0_mid2, 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 136 'add' 'add_ln38_3' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln38_14 = zext i5 %add_ln38_3 to i11" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 137 'zext' 'zext_ln38_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.63ns)   --->   "%add_ln38_4 = add i11 %tmp10_0_0_mid2, %zext_ln38_14" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 138 'add' 'add_ln38_4' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i11 %add_ln38_4 to i32" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 139 'sext' 'sext_ln38_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i32 %sext_ln38_5 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 140 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_4" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 141 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 142 'load' 'input_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 143 [1/1] (1.63ns)   --->   "%add_ln38_5 = add i11 %zext_ln38_1, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 143 'add' 'add_ln38_5' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i11 %add_ln38_5 to i32" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 144 'sext' 'sext_ln38_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i32 %sext_ln38_7 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 145 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_5" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 146 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 147 'load' 'input_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln38_6 = add i11 %tmp10_1_0_mid2, %zext_ln38_12" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 148 'add' 'add_ln38_6' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (1.63ns)   --->   "%add_ln38_7 = add i11 %tmp10_1_0_mid2, %zext_ln38_14" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 149 'add' 'add_ln38_7' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln46 = add i11 %zext_ln38_1, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 150 'add' 'add_ln46' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln24_24 = sext i15 %SeparableConv2D_0_w_2 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 151 'sext' 'sext_ln24_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln24_25 = sext i15 %SeparableConv2D_0_w_4 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 152 'sext' 'sext_ln24_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 153 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 153 'load' 'SeparableConv2D_0_w_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 154 'load' 'SeparableConv2D_0_w_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln24_20 = sext i2 %select_ln24_17 to i3" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 155 'sext' 'sext_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln24_20 = zext i3 %sext_ln24_20 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 156 'zext' 'zext_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_13 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_20" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 157 'getelementptr' 'SeparableConv2D_0_w_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 158 'load' 'SeparableConv2D_0_w_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 159 [1/1] (1.02ns)   --->   "%select_ln24_21 = select i1 %xor_ln24_2, i64 7, i64 0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 159 'select' 'select_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_15 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_21" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 160 'getelementptr' 'SeparableConv2D_0_w_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 161 'load' 'SeparableConv2D_0_w_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp10_2_0_mid2)   --->   "%select_ln24_26 = select i1 %icmp_ln32, i10 60, i10 %tmp10_2_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 162 'select' 'select_ln24_26' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.78ns)   --->   "%tmp_2_0_mid1 = add i5 %select_ln24, 3" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 163 'add' 'tmp_2_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl15_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_0_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 164 'bitconcatenate' 'p_shl15_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl16_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2_0_mid1, i1 false)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'bitconcatenate' 'p_shl16_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl16_cast_mid1 = zext i6 %p_shl16_mid1 to i10" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 166 'zext' 'p_shl16_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (1.73ns)   --->   "%tmp10_2_0_mid1 = sub i10 %p_shl15_mid1, %p_shl16_cast_mid1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'sub' 'tmp10_2_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.68ns) (out node of the LUT)   --->   "%tmp10_2_0_mid2 = select i1 %and_ln24, i10 %tmp10_2_0_mid1, i10 %select_ln24_26" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'select' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 169 'sext' 'sext_ln38_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38 = mul i30 %sext_ln38_2, %sext_ln24_24" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 170 'mul' 'mul_ln38' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 171 'partselect' 'trunc_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 172 'sext' 'sext_ln38_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_1 = mul i30 %sext_ln38_4, %sext_ln24_25" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 173 'mul' 'mul_ln38_1' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_1, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 174 'partselect' 'trunc_ln46_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 175 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 175 'load' 'input_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 176 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 176 'load' 'input_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln38_9 = sext i11 %add_ln38_6 to i32" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 177 'sext' 'sext_ln38_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i32 %sext_ln38_9 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 178 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_6" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 179 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 180 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 180 'load' 'input_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln38_11 = sext i11 %add_ln38_7 to i32" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 181 'sext' 'sext_ln38_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i32 %sext_ln38_11 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 182 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_7" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 183 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 184 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 184 'load' 'input_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 185 [1/1] (1.73ns)   --->   "%add_ln32_3 = add i10 %indvar_flatten, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 185 'add' 'add_ln32_3' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i15 %SeparableConv2D_0_w_6 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 186 'sext' 'sext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln24_17 = sext i15 %SeparableConv2D_0_w_8 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 187 'sext' 'sext_ln24_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 188 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 188 'load' 'SeparableConv2D_0_w_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_6 : Operation 189 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'load' 'SeparableConv2D_0_w_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln27_3_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -4, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 190 'bitconcatenate' 'or_ln27_3_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln27_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -4, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 191 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (1.02ns)   --->   "%select_ln24_22 = select i1 %icmp_ln32, i4 %or_ln27_3_mid1, i4 %or_ln27_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 192 'select' 'select_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln24_21 = zext i4 %select_ln24_22 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 193 'zext' 'zext_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_17 = getelementptr [9 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_21" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 194 'getelementptr' 'SeparableConv2D_0_w_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 195 'load' 'SeparableConv2D_0_w_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_6 : Operation 196 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %and_ln24, i5 %out_h, i5 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 196 'select' 'select_ln32' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i5 %out_w_0_mid2 to i10" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 197 'zext' 'zext_ln38' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln38_11 = zext i5 %out_w to i10" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 198 'zext' 'zext_ln38_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln38_13 = zext i5 %add_ln38_3 to i10" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 199 'zext' 'zext_ln38_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 200 'sext' 'sext_ln38_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_2 = mul i30 %sext_ln38_6, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 201 'mul' 'mul_ln38_2' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 202 'partselect' 'trunc_ln46_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 203 'sext' 'sext_ln38_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_3 = mul i30 %sext_ln38_8, %sext_ln24_17" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 204 'mul' 'mul_ln38_3' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln46_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 205 'partselect' 'trunc_ln46_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 206 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 206 'load' 'input_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 207 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 207 'load' 'input_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 208 [1/1] (1.73ns)   --->   "%add_ln38_8 = add i10 %zext_ln38, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 208 'add' 'add_ln38_8' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i10 %add_ln38_8 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 209 'zext' 'zext_ln38_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_8" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 210 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 211 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 211 'load' 'input_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 212 [1/1] (1.73ns)   --->   "%add_ln38_9 = add i10 %tmp10_2_0_mid2, %zext_ln38_11" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 212 'add' 'add_ln38_9' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i10 %add_ln38_9 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 213 'zext' 'zext_ln38_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_9" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 214 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 215 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 215 'load' 'input_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 216 [1/1] (1.73ns)   --->   "%add_ln38_10 = add i10 %tmp10_2_0_mid2, %zext_ln38_13" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 216 'add' 'add_ln38_10' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln46_1 = add i16 %trunc_ln, %trunc_ln46_1" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 217 'add' 'add_ln46_1' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.68ns)   --->   "%select_ln32_3 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_3" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 218 'select' 'select_ln32_3' <Predicate = (!icmp_ln24)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln24_18 = sext i15 %SeparableConv2D_0_w_10 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 219 'sext' 'sext_ln24_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln24_19 = sext i15 %SeparableConv2D_0_w_12 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 220 'sext' 'sext_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 221 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 221 'load' 'SeparableConv2D_0_w_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln38_10 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 222 'sext' 'sext_ln38_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_4 = mul i30 %sext_ln38_10, %sext_ln24_18" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 223 'mul' 'mul_ln38_4' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln46_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 224 'partselect' 'trunc_ln46_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln38_12 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 225 'sext' 'sext_ln38_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_5 = mul i30 %sext_ln38_12, %sext_ln24_19" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 226 'mul' 'mul_ln38_5' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln46_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 227 'partselect' 'trunc_ln46_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 228 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 228 'load' 'input_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 229 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 229 'load' 'input_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln38_10 = zext i10 %add_ln38_10 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 230 'zext' 'zext_ln38_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_10" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 231 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 232 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 232 'load' 'input_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_2 = add i16 %trunc_ln46_3, %trunc_ln46_2" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 233 'add' 'add_ln46_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln46_3 = add i16 %add_ln46_1, %add_ln46_2" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 234 'add' 'add_ln46_3' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln24_21 = sext i15 %SeparableConv2D_0_w_14 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 235 'sext' 'sext_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln24_22 = sext i15 %SeparableConv2D_0_w_16 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 236 'sext' 'sext_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln38_13 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 237 'sext' 'sext_ln38_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_6 = mul i30 %sext_ln38_13, %sext_ln24_21" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 238 'mul' 'mul_ln38_6' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln46_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 239 'partselect' 'trunc_ln46_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln38_14 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 240 'sext' 'sext_ln38_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_7 = mul i30 %sext_ln38_14, %sext_ln24_22" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 241 'mul' 'mul_ln38_7' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln46_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 242 'partselect' 'trunc_ln46_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 243 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 243 'load' 'input_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 244 [1/1] (2.07ns)   --->   "%add_ln46_4 = add i16 %trunc_ln46_5, %trunc_ln46_4" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 244 'add' 'add_ln46_4' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln24_23 = sext i15 %SeparableConv2D_0_w_18 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 245 'sext' 'sext_ln24_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln38_15 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 246 'sext' 'sext_ln38_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_8 = mul i30 %sext_ln38_15, %sext_ln24_23" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 247 'mul' 'mul_ln38_8' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln46_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 248 'partselect' 'trunc_ln46_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.80>
ST_10 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_5 = add i16 %trunc_ln46_8, %trunc_ln46_7" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 249 'add' 'add_ln46_5' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 250 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln46_6 = add i16 %trunc_ln46_6, %add_ln46_5" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 250 'add' 'add_ln46_6' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_7 = add i16 %add_ln46_4, %add_ln46_6" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 251 'add' 'add_ln46_7' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 252 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln46_8 = add i16 %add_ln46_3, %add_ln46_7" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 252 'add' 'add_ln46_8' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 253 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 254 'speclooptripcount' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 255 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 256 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 257 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i11 %add_ln46 to i32" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 258 'sext' 'sext_ln46' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i32 %sext_ln46 to i64" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 259 'zext' 'zext_ln46' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln46" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 260 'getelementptr' 'output_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (3.25ns)   --->   "store i16 %add_ln46_8, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 261 'store' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 262 'specregionend' 'empty_67' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 263 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 264 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten80', ../layers_c/depthwise_conv2d.cpp:24) with incoming values : ('add_ln24', ../layers_c/depthwise_conv2d.cpp:24) [6]  (1.77 ns)

 <State 2>: 6.02ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../layers_c/depthwise_conv2d.cpp:32) with incoming values : ('select_ln32_3', ../layers_c/depthwise_conv2d.cpp:32) [8]  (0 ns)
	'icmp' operation ('icmp_ln32', ../layers_c/depthwise_conv2d.cpp:32) [45]  (1.77 ns)
	'select' operation ('select_ln24_15', ../layers_c/depthwise_conv2d.cpp:24) [48]  (0.993 ns)
	'getelementptr' operation ('SeparableConv2D_0_w_1', ../layers_c/depthwise_conv2d.cpp:27) [49]  (0 ns)
	'load' operation ('SeparableConv2D_0_w_2', ../layers_c/depthwise_conv2d.cpp:24) on array 'SeparableConv2D_0_w_s' [50]  (3.25 ns)

 <State 3>: 8.87ns
The critical path consists of the following:
	'xor' operation ('xor_ln24', ../layers_c/depthwise_conv2d.cpp:24) [110]  (0 ns)
	'and' operation ('and_ln24', ../layers_c/depthwise_conv2d.cpp:24) [112]  (0.978 ns)
	'or' operation ('empty_66', ../layers_c/depthwise_conv2d.cpp:24) [114]  (0 ns)
	'select' operation ('out_w_0_mid2', ../layers_c/depthwise_conv2d.cpp:24) [115]  (1.22 ns)
	'add' operation ('out_w', ../layers_c/depthwise_conv2d.cpp:38) [155]  (1.78 ns)
	'add' operation ('add_ln38_2', ../layers_c/depthwise_conv2d.cpp:38) [158]  (1.64 ns)
	'getelementptr' operation ('input_addr_7', ../layers_c/depthwise_conv2d.cpp:38) [161]  (0 ns)
	'load' operation ('input_load_7', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' [162]  (3.25 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'add' operation ('add_ln38_3', ../layers_c/depthwise_conv2d.cpp:38) [166]  (1.78 ns)
	'add' operation ('add_ln38_4', ../layers_c/depthwise_conv2d.cpp:38) [169]  (1.64 ns)
	'getelementptr' operation ('input_addr_8', ../layers_c/depthwise_conv2d.cpp:38) [172]  (0 ns)
	'load' operation ('input_load_8', ../layers_c/depthwise_conv2d.cpp:38) on array 'input_r' [173]  (3.25 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[153] ('mul_ln38', ../layers_c/depthwise_conv2d.cpp:38) [153]  (6.38 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[175] ('mul_ln38_2', ../layers_c/depthwise_conv2d.cpp:38) [175]  (6.38 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[191] ('mul_ln38_4', ../layers_c/depthwise_conv2d.cpp:38) [191]  (6.38 ns)

 <State 8>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[206] ('mul_ln38_6', ../layers_c/depthwise_conv2d.cpp:38) [206]  (6.38 ns)

 <State 9>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[220] ('mul_ln38_8', ../layers_c/depthwise_conv2d.cpp:38) [220]  (6.38 ns)

 <State 10>: 7.81ns
The critical path consists of the following:
	'add' operation ('add_ln46_5', ../layers_c/depthwise_conv2d.cpp:46) [226]  (0 ns)
	'add' operation ('add_ln46_6', ../layers_c/depthwise_conv2d.cpp:46) [227]  (3.9 ns)
	'add' operation ('add_ln46_7', ../layers_c/depthwise_conv2d.cpp:46) [228]  (0 ns)
	'add' operation ('add_ln46_8', ../layers_c/depthwise_conv2d.cpp:46) [229]  (3.9 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr', ../layers_c/depthwise_conv2d.cpp:46) [233]  (0 ns)
	'store' operation ('store_ln46', ../layers_c/depthwise_conv2d.cpp:46) of variable 'add_ln46_8', ../layers_c/depthwise_conv2d.cpp:46 on array 'output_r' [234]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
