# Verilog-codes
Verilog synthesis and simulation files
1. Gate level synthesis of 2:1 Mux; used to design and simulate a 16:1 Mux.
2. Binary adders:
   i. 32-bit signed carry select adder
   ii. 64-bit signed hierarchical carry look ahead adder (CLA)
