/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_MAC_CH1_MAC_PCS_REGS_H_
#define ASIC_REG_NIC0_MAC_CH1_MAC_PCS_REGS_H_

/*****************************************
 *   NIC0_MAC_CH1_MAC_PCS
 *   (Prototype: NIC_XPCS91)
 *****************************************
 */

#define NIC0_MAC_CH1_MAC_PCS_CONTROL1 0x546D000

#define NIC0_MAC_CH1_MAC_PCS_STATUS1 0x546D004

#define NIC0_MAC_CH1_MAC_PCS_DEVICE_ID0 0x546D008

#define NIC0_MAC_CH1_MAC_PCS_DEVICE_ID1 0x546D00C

#define NIC0_MAC_CH1_MAC_PCS_SPEED_ABILITY 0x546D010

#define NIC0_MAC_CH1_MAC_PCS_DEVICES_IN_PKG1 0x546D014

#define NIC0_MAC_CH1_MAC_PCS_DEVICES_IN_PKG2 0x546D018

#define NIC0_MAC_CH1_MAC_PCS_CONTROL2 0x546D01C

#define NIC0_MAC_CH1_MAC_PCS_STATUS2 0x546D020

#define NIC0_MAC_CH1_MAC_PCS_PKG_ID0 0x546D038

#define NIC0_MAC_CH1_MAC_PCS_PKG_ID1 0x546D03C

#define NIC0_MAC_CH1_MAC_PCS_EEE_CTRL_CAPABILITY 0x546D050

#define NIC0_MAC_CH1_MAC_PCS_WAKE_ERR_COUNTER 0x546D058

#define NIC0_MAC_CH1_MAC_PCS_BASER_STATUS1 0x546D080

#define NIC0_MAC_CH1_MAC_PCS_BASER_STATUS2 0x546D084

#define NIC0_MAC_CH1_MAC_PCS_SEED_A0 0x546D088

#define NIC0_MAC_CH1_MAC_PCS_SEED_A1 0x546D08C

#define NIC0_MAC_CH1_MAC_PCS_SEED_A2 0x546D090

#define NIC0_MAC_CH1_MAC_PCS_SEED_A3 0x546D094

#define NIC0_MAC_CH1_MAC_PCS_SEED_B0 0x546D098

#define NIC0_MAC_CH1_MAC_PCS_SEED_B1 0x546D09C

#define NIC0_MAC_CH1_MAC_PCS_SEED_B2 0x546D0A0

#define NIC0_MAC_CH1_MAC_PCS_SEED_B3 0x546D0A4

#define NIC0_MAC_CH1_MAC_PCS_BASER_TEST_CONTROL 0x546D0A8

#define NIC0_MAC_CH1_MAC_PCS_BASER_TEST_ERR_CNT 0x546D0AC

#define NIC0_MAC_CH1_MAC_PCS_BER_HIGH_ORDER_CNT 0x546D0B0

#define NIC0_MAC_CH1_MAC_PCS_ERR_BLK_HIGH_ORDER_CNT 0x546D0B4

#define NIC0_MAC_CH1_MAC_PCS_MULTILANE_ALIGN_STAT1 0x546D0C8

#define NIC0_MAC_CH1_MAC_PCS_MULTILANE_ALIGN_STAT2 0x546D0CC

#define NIC0_MAC_CH1_MAC_PCS_MULTILANE_ALIGN_STAT3 0x546D0D0

#define NIC0_MAC_CH1_MAC_PCS_MULTILANE_ALIGN_STAT4 0x546D0D4

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE0 0x546D0D8

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE1 0x546D0DC

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE2 0x546D0E0

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE3 0x546D0E4

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE4 0x546D0E8

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE5 0x546D0EC

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE6 0x546D0F0

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE7 0x546D0F4

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE8 0x546D0F8

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE9 0x546D0FC

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE10 0x546D100

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE11 0x546D104

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE12 0x546D108

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE13 0x546D10C

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE14 0x546D110

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE15 0x546D114

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE16 0x546D118

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE17 0x546D11C

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE18 0x546D120

#define NIC0_MAC_CH1_MAC_PCS_BIP_ERR_CNT_LANE19 0x546D124

#define NIC0_MAC_CH1_MAC_PCS_LANE0_MAPPING 0x546D128

#define NIC0_MAC_CH1_MAC_PCS_LANE1_MAPPING 0x546D12C

#define NIC0_MAC_CH1_MAC_PCS_LANE2_MAPPING 0x546D130

#define NIC0_MAC_CH1_MAC_PCS_LANE3_MAPPING 0x546D134

#define NIC0_MAC_CH1_MAC_PCS_LANE4_MAPPING 0x546D138

#define NIC0_MAC_CH1_MAC_PCS_LANE5_MAPPING 0x546D13C

#define NIC0_MAC_CH1_MAC_PCS_LANE6_MAPPING 0x546D140

#define NIC0_MAC_CH1_MAC_PCS_LANE7_MAPPING 0x546D144

#define NIC0_MAC_CH1_MAC_PCS_LANE8_MAPPING 0x546D148

#define NIC0_MAC_CH1_MAC_PCS_LANE9_MAPPING 0x546D14C

#define NIC0_MAC_CH1_MAC_PCS_LANE10_MAPPING 0x546D150

#define NIC0_MAC_CH1_MAC_PCS_LANE11_MAPPING 0x546D154

#define NIC0_MAC_CH1_MAC_PCS_LANE12_MAPPING 0x546D158

#define NIC0_MAC_CH1_MAC_PCS_LANE13_MAPPING 0x546D15C

#define NIC0_MAC_CH1_MAC_PCS_LANE14_MAPPING 0x546D160

#define NIC0_MAC_CH1_MAC_PCS_LANE15_MAPPING 0x546D164

#define NIC0_MAC_CH1_MAC_PCS_LANE16_MAPPING 0x546D168

#define NIC0_MAC_CH1_MAC_PCS_LANE17_MAPPING 0x546D16C

#define NIC0_MAC_CH1_MAC_PCS_LANE18_MAPPING 0x546D170

#define NIC0_MAC_CH1_MAC_PCS_LANE19_MAPPING 0x546D174

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_SCRATCH 0x546D17C

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_CORE_REV 0x546D180

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL_INTVL 0x546D184

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_TXLANE_THRESH 0x546D188

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL0_0 0x546D19C

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL0_1 0x546D1A0

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL1_0 0x546D1A4

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL1_1 0x546D1A8

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL2_0 0x546D1AC

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL2_1 0x546D1B0

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL3_0 0x546D1B4

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_VL3_1 0x546D1B8

#define NIC0_MAC_CH1_MAC_PCS_VENDOR_PCS_MODE 0x546D1BC

#define NIC0_MAC_CH1_MAC_PCS_VL0_0 0x546D27C

#define NIC0_MAC_CH1_MAC_PCS_VL0_1 0x546D280

#define NIC0_MAC_CH1_MAC_PCS_VL1_0 0x546D284

#define NIC0_MAC_CH1_MAC_PCS_VL1_1 0x546D288

#define NIC0_MAC_CH1_MAC_PCS_VL2_0 0x546D28C

#define NIC0_MAC_CH1_MAC_PCS_VL2_1 0x546D290

#define NIC0_MAC_CH1_MAC_PCS_VL3_0 0x546D294

#define NIC0_MAC_CH1_MAC_PCS_VL3_1 0x546D298

#define NIC0_MAC_CH1_MAC_PCS_VL4_0 0x546D29C

#define NIC0_MAC_CH1_MAC_PCS_VL4_1 0x546D2A0

#define NIC0_MAC_CH1_MAC_PCS_VL5_0 0x546D2A4

#define NIC0_MAC_CH1_MAC_PCS_VL5_1 0x546D2A8

#define NIC0_MAC_CH1_MAC_PCS_VL6_0 0x546D2AC

#define NIC0_MAC_CH1_MAC_PCS_VL6_1 0x546D2B0

#define NIC0_MAC_CH1_MAC_PCS_VL7_0 0x546D2B4

#define NIC0_MAC_CH1_MAC_PCS_VL7_1 0x546D2B8

#define NIC0_MAC_CH1_MAC_PCS_VL8_0 0x546D2BC

#define NIC0_MAC_CH1_MAC_PCS_VL8_1 0x546D2C0

#define NIC0_MAC_CH1_MAC_PCS_VL9_0 0x546D2C4

#define NIC0_MAC_CH1_MAC_PCS_VL9_1 0x546D2C8

#define NIC0_MAC_CH1_MAC_PCS_VL10_0 0x546D2CC

#define NIC0_MAC_CH1_MAC_PCS_VL10_1 0x546D2D0

#define NIC0_MAC_CH1_MAC_PCS_VL11_0 0x546D2D4

#define NIC0_MAC_CH1_MAC_PCS_VL11_1 0x546D2D8

#define NIC0_MAC_CH1_MAC_PCS_VL12_0 0x546D2DC

#define NIC0_MAC_CH1_MAC_PCS_VL12_1 0x546D2E0

#define NIC0_MAC_CH1_MAC_PCS_VL13_0 0x546D2E4

#define NIC0_MAC_CH1_MAC_PCS_VL13_1 0x546D2E8

#define NIC0_MAC_CH1_MAC_PCS_VL14_0 0x546D2EC

#define NIC0_MAC_CH1_MAC_PCS_VL14_1 0x546D2F0

#define NIC0_MAC_CH1_MAC_PCS_VL15_0 0x546D2F4

#define NIC0_MAC_CH1_MAC_PCS_VL15_1 0x546D2F8

#define NIC0_MAC_CH1_MAC_PCS_VL16_0 0x546D2FC

#define NIC0_MAC_CH1_MAC_PCS_VL16_1 0x546D300

#define NIC0_MAC_CH1_MAC_PCS_VL17_0 0x546D304

#define NIC0_MAC_CH1_MAC_PCS_VL17_1 0x546D308

#define NIC0_MAC_CH1_MAC_PCS_VL18_0 0x546D30C

#define NIC0_MAC_CH1_MAC_PCS_VL18_1 0x546D310

#define NIC0_MAC_CH1_MAC_PCS_VL19_0 0x546D314

#define NIC0_MAC_CH1_MAC_PCS_VL19_1 0x546D318

#endif /* ASIC_REG_NIC0_MAC_CH1_MAC_PCS_REGS_H_ */
