design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/home/hosni/OpenFPGA/clear_erc/clear/openlane/left_tile,left_tile,23_03_30_10_39,flow completed,0h1m46s0ms,0h1m4s0ms,45172.18973359324,0.038475,22586.09486679662,26.21,39.0,551.31,643,0,0,0,0,0,0,0,0,0,0,-1,-1,46201,6602,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,38557917.0,0.0,26.91,47.59,2.06,11.44,-1,1242,2406,1242,2406,0,0,0,491,0,0,0,0,0,0,0,0,-1,-1,-1,1865,441,506,1128,869,4809,32310.9888,-1,-1,-1,-1,-1,-1,-1,-1,-1,1.04,200.0,5.0,200,1,50,153.18,50,0.3,1,0.42,1,sky130_fd_sc_hd,10,AREA 0
