

================================================================
== Vitis HLS Report for 'doitgen'
================================================================
* Date:           Mon May  5 03:28:05 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        doitgen
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.661 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   325001|   325001|  1.625 ms|  1.625 ms|  325002|  325002|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393  |doitgen_Pipeline_VITIS_LOOP_16_3  |      597|      597|  2.985 us|  2.985 us|  597|  597|       no|
        |grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431  |doitgen_Pipeline_VITIS_LOOP_22_5  |       33|       33|  0.165 us|  0.165 us|   33|   33|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_13_2  |   325000|   325000|       650|          -|          -|   500|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      729|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    22|     6311|     3834|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      340|    -|
|Register             |        -|     -|     4131|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    22|    10442|     4903|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393  |doitgen_Pipeline_VITIS_LOOP_16_3  |        0|  22|  6218|  3754|    0|
    |grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431  |doitgen_Pipeline_VITIS_LOOP_22_5  |        0|   0|    93|    80|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|  22|  6311|  3834|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_464_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln10_fu_476_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln13_fu_574_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln19_10_fu_681_p2    |         +|   0|  0|  21|          14|           4|
    |add_ln19_11_fu_686_p2    |         +|   0|  0|  21|          14|           4|
    |add_ln19_12_fu_699_p2    |         +|   0|  0|  21|          14|           4|
    |add_ln19_13_fu_704_p2    |         +|   0|  0|  21|          14|           4|
    |add_ln19_14_fu_717_p2    |         +|   0|  0|  21|          14|           4|
    |add_ln19_15_fu_722_p2    |         +|   0|  0|  21|          14|           4|
    |add_ln19_16_fu_735_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_17_fu_740_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_18_fu_753_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_19_fu_758_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_1_fu_538_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln19_20_fu_771_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_21_fu_776_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_22_fu_789_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_23_fu_794_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_24_fu_807_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_25_fu_812_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_26_fu_825_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_27_fu_830_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_28_fu_843_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_29_fu_848_p2    |         +|   0|  0|  21|          14|           5|
    |add_ln19_2_fu_609_p2     |         +|   0|  0|  21|          14|           2|
    |add_ln19_3_fu_614_p2     |         +|   0|  0|  21|          14|           2|
    |add_ln19_4_fu_627_p2     |         +|   0|  0|  21|          14|           3|
    |add_ln19_5_fu_632_p2     |         +|   0|  0|  21|          14|           3|
    |add_ln19_6_fu_645_p2     |         +|   0|  0|  21|          14|           3|
    |add_ln19_7_fu_650_p2     |         +|   0|  0|  21|          14|           3|
    |add_ln19_8_fu_663_p2     |         +|   0|  0|  21|          14|           4|
    |add_ln19_9_fu_668_p2     |         +|   0|  0|  21|          14|           4|
    |add_ln19_fu_528_p2       |         +|   0|  0|  18|          10|          10|
    |sub_ln19_fu_568_p2       |         -|   0|  0|  21|          14|          14|
    |icmp_ln10_fu_458_p2      |      icmp|   0|  0|  11|           9|           5|
    |icmp_ln13_fu_482_p2      |      icmp|   0|  0|   9|           5|           5|
    |or_ln19_fu_599_p2        |        or|   0|  0|  14|          14|           1|
    |select_ln10_1_fu_496_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln10_fu_488_p3    |    select|   0|  0|   5|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 729|         475|         172|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |A_address0             |   81|         17|   14|        238|
    |A_address1             |   65|         16|   14|        224|
    |A_ce0                  |   14|          3|    1|          3|
    |A_we0                  |    9|          2|    1|          2|
    |ap_NS_fsm              |  107|         22|    1|         22|
    |indvar_flatten_fu_140  |    9|          2|    9|         18|
    |q_fu_132               |    9|          2|    5|         10|
    |r_fu_136               |    9|          2|    5|         10|
    |sum_address0           |   14|          3|    5|         15|
    |sum_ce0                |   14|          3|    1|          3|
    |sum_we0                |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  340|         74|   57|        547|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |A_load_10_reg_1232                                        |  64|   0|   64|          0|
    |A_load_11_reg_1237                                        |  64|   0|   64|          0|
    |A_load_12_reg_1262                                        |  64|   0|   64|          0|
    |A_load_13_reg_1267                                        |  64|   0|   64|          0|
    |A_load_14_reg_1292                                        |  64|   0|   64|          0|
    |A_load_15_reg_1297                                        |  64|   0|   64|          0|
    |A_load_16_reg_1322                                        |  64|   0|   64|          0|
    |A_load_17_reg_1327                                        |  64|   0|   64|          0|
    |A_load_18_reg_1352                                        |  64|   0|   64|          0|
    |A_load_19_reg_1357                                        |  64|   0|   64|          0|
    |A_load_1_reg_1087                                         |  64|   0|   64|          0|
    |A_load_20_reg_1382                                        |  64|   0|   64|          0|
    |A_load_21_reg_1387                                        |  64|   0|   64|          0|
    |A_load_22_reg_1412                                        |  64|   0|   64|          0|
    |A_load_23_reg_1417                                        |  64|   0|   64|          0|
    |A_load_24_reg_1442                                        |  64|   0|   64|          0|
    |A_load_25_reg_1447                                        |  64|   0|   64|          0|
    |A_load_26_reg_1462                                        |  64|   0|   64|          0|
    |A_load_27_reg_1467                                        |  64|   0|   64|          0|
    |A_load_2_reg_1112                                         |  64|   0|   64|          0|
    |A_load_3_reg_1117                                         |  64|   0|   64|          0|
    |A_load_4_reg_1142                                         |  64|   0|   64|          0|
    |A_load_5_reg_1147                                         |  64|   0|   64|          0|
    |A_load_6_reg_1172                                         |  64|   0|   64|          0|
    |A_load_7_reg_1177                                         |  64|   0|   64|          0|
    |A_load_8_reg_1202                                         |  64|   0|   64|          0|
    |A_load_9_reg_1207                                         |  64|   0|   64|          0|
    |A_load_reg_1082                                           |  64|   0|   64|          0|
    |add_ln19_10_reg_1162                                      |  13|   0|   14|          1|
    |add_ln19_11_reg_1167                                      |  13|   0|   14|          1|
    |add_ln19_12_reg_1192                                      |  13|   0|   14|          1|
    |add_ln19_13_reg_1197                                      |  13|   0|   14|          1|
    |add_ln19_14_reg_1222                                      |  13|   0|   14|          1|
    |add_ln19_15_reg_1227                                      |  13|   0|   14|          1|
    |add_ln19_16_reg_1252                                      |  13|   0|   14|          1|
    |add_ln19_17_reg_1257                                      |  13|   0|   14|          1|
    |add_ln19_18_reg_1282                                      |  13|   0|   14|          1|
    |add_ln19_19_reg_1287                                      |  13|   0|   14|          1|
    |add_ln19_20_reg_1312                                      |  13|   0|   14|          1|
    |add_ln19_21_reg_1317                                      |  13|   0|   14|          1|
    |add_ln19_22_reg_1342                                      |  13|   0|   14|          1|
    |add_ln19_23_reg_1347                                      |  13|   0|   14|          1|
    |add_ln19_24_reg_1372                                      |  13|   0|   14|          1|
    |add_ln19_25_reg_1377                                      |  13|   0|   14|          1|
    |add_ln19_26_reg_1402                                      |  13|   0|   14|          1|
    |add_ln19_27_reg_1407                                      |  13|   0|   14|          1|
    |add_ln19_28_reg_1432                                      |  13|   0|   14|          1|
    |add_ln19_29_reg_1437                                      |  13|   0|   14|          1|
    |add_ln19_2_reg_1052                                       |  13|   0|   14|          1|
    |add_ln19_3_reg_1057                                       |  13|   0|   14|          1|
    |add_ln19_4_reg_1072                                       |  13|   0|   14|          1|
    |add_ln19_5_reg_1077                                       |  13|   0|   14|          1|
    |add_ln19_6_reg_1102                                       |  13|   0|   14|          1|
    |add_ln19_7_reg_1107                                       |  13|   0|   14|          1|
    |add_ln19_8_reg_1132                                       |  13|   0|   14|          1|
    |add_ln19_9_reg_1137                                       |  13|   0|   14|          1|
    |ap_CS_fsm                                                 |  21|   0|   21|          0|
    |bitcast_ln19_11_reg_1497                                  |  64|   0|   64|          0|
    |bitcast_ln19_13_reg_1502                                  |  64|   0|   64|          0|
    |bitcast_ln19_15_reg_1507                                  |  64|   0|   64|          0|
    |bitcast_ln19_17_reg_1512                                  |  64|   0|   64|          0|
    |bitcast_ln19_19_reg_1517                                  |  64|   0|   64|          0|
    |bitcast_ln19_1_reg_1472                                   |  64|   0|   64|          0|
    |bitcast_ln19_21_reg_1522                                  |  64|   0|   64|          0|
    |bitcast_ln19_23_reg_1527                                  |  64|   0|   64|          0|
    |bitcast_ln19_25_reg_1532                                  |  64|   0|   64|          0|
    |bitcast_ln19_27_reg_1537                                  |  64|   0|   64|          0|
    |bitcast_ln19_29_reg_1542                                  |  64|   0|   64|          0|
    |bitcast_ln19_31_reg_1547                                  |  64|   0|   64|          0|
    |bitcast_ln19_33_reg_1552                                  |  64|   0|   64|          0|
    |bitcast_ln19_35_reg_1557                                  |  64|   0|   64|          0|
    |bitcast_ln19_37_reg_1562                                  |  64|   0|   64|          0|
    |bitcast_ln19_39_reg_1567                                  |  64|   0|   64|          0|
    |bitcast_ln19_3_reg_1477                                   |  64|   0|   64|          0|
    |bitcast_ln19_41_reg_1572                                  |  64|   0|   64|          0|
    |bitcast_ln19_43_reg_1577                                  |  64|   0|   64|          0|
    |bitcast_ln19_45_reg_1582                                  |  64|   0|   64|          0|
    |bitcast_ln19_47_reg_1587                                  |  64|   0|   64|          0|
    |bitcast_ln19_49_reg_1592                                  |  64|   0|   64|          0|
    |bitcast_ln19_51_reg_1597                                  |  64|   0|   64|          0|
    |bitcast_ln19_53_reg_1602                                  |  64|   0|   64|          0|
    |bitcast_ln19_55_reg_1607                                  |  64|   0|   64|          0|
    |bitcast_ln19_57_reg_1612                                  |  64|   0|   64|          0|
    |bitcast_ln19_59_reg_1617                                  |  64|   0|   64|          0|
    |bitcast_ln19_5_reg_1482                                   |  64|   0|   64|          0|
    |bitcast_ln19_7_reg_1487                                   |  64|   0|   64|          0|
    |bitcast_ln19_9_reg_1492                                   |  64|   0|   64|          0|
    |grp_doitgen_Pipeline_VITIS_LOOP_16_3_fu_393_ap_start_reg  |   1|   0|    1|          0|
    |grp_doitgen_Pipeline_VITIS_LOOP_22_5_fu_431_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_140                                     |   9|   0|    9|          0|
    |q_fu_132                                                  |   5|   0|    5|          0|
    |r_fu_136                                                  |   5|   0|    5|          0|
    |sub_ln19_reg_1007                                         |  13|   0|   14|          1|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |4131|   0| 4160|         29|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|       doitgen|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       doitgen|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       doitgen|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       doitgen|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       doitgen|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       doitgen|  return value|
|nr            |   in|   32|     ap_none|            nr|        scalar|
|nq            |   in|   32|     ap_none|            nq|        scalar|
|np            |   in|   32|     ap_none|            np|        scalar|
|A_address0    |  out|   14|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_we0         |  out|    1|   ap_memory|             A|         array|
|A_d0          |  out|   64|   ap_memory|             A|         array|
|A_q0          |   in|   64|   ap_memory|             A|         array|
|A_address1    |  out|   14|   ap_memory|             A|         array|
|A_ce1         |  out|    1|   ap_memory|             A|         array|
|A_q1          |   in|   64|   ap_memory|             A|         array|
|C4_address0   |  out|   10|   ap_memory|            C4|         array|
|C4_ce0        |  out|    1|   ap_memory|            C4|         array|
|C4_q0         |   in|   64|   ap_memory|            C4|         array|
|C4_address1   |  out|   10|   ap_memory|            C4|         array|
|C4_ce1        |  out|    1|   ap_memory|            C4|         array|
|C4_q1         |   in|   64|   ap_memory|            C4|         array|
|sum_address0  |  out|    5|   ap_memory|           sum|         array|
|sum_ce0       |  out|    1|   ap_memory|           sum|         array|
|sum_we0       |  out|    1|   ap_memory|           sum|         array|
|sum_d0        |  out|   64|   ap_memory|           sum|         array|
|sum_q0        |   in|   64|   ap_memory|           sum|         array|
+--------------+-----+-----+------------+--------------+--------------+

