<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-10T18:35:02.772-0700"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-10T18:35:02.655-0700"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-10T18:35:02.648-0700"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-10T18:35:02.640-0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-10T18:32:21.553-0700"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-10T18:32:21.440-0700"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-10T18:32:21.434-0700"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-10T18:32:21.425-0700"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch5.1' to 'merge_sort_batch5_1'." projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-08T18:59:34.966-0700" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'merge_sort_batch4.120' to 'merge_sort_batch4_120'." projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-08T18:59:32.985-0700" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:06:10 ; elapsed = 00:02:17 . Memory (MB): peak = 8165.688 ; gain = 3118.504 ; free physical = 27713 ; free virtual = 174235" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-09T15:13:35.854-0700" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3938.570 ; gain = 558.141 ; free physical = 30367 ; free virtual = 176760&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3151.808; parent = 2944.637; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 4876.344; parent = 3906.559; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 4252.312 ; gain = 871.883 ; free physical = 29853 ; free virtual = 176246&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3644.477; parent = 3437.844; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5222.102; parent = 4252.316; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 4256.312 ; gain = 875.883 ; free physical = 29849 ; free virtual = 176242&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3648.469; parent = 3441.838; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5226.102; parent = 4256.316; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 4276.352 ; gain = 895.922 ; free physical = 29844 ; free virtual = 176238&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3650.688; parent = 3444.057; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5246.141; parent = 4276.355; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4282.289 ; gain = 901.859 ; free physical = 29853 ; free virtual = 176246&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3650.843; parent = 3444.211; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5252.078; parent = 4282.293; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4282.289 ; gain = 901.859 ; free physical = 29789 ; free virtual = 176182&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3650.843; parent = 3444.211; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5252.078; parent = 4282.293; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4282.289 ; gain = 901.859 ; free physical = 29850 ; free virtual = 176244&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3650.897; parent = 3444.271; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5252.078; parent = 4282.293; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4282.289 ; gain = 901.859 ; free physical = 29851 ; free virtual = 176244&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3650.913; parent = 3444.287; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5252.078; parent = 4282.293; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4282.289 ; gain = 901.859 ; free physical = 29851 ; free virtual = 176244&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3650.913; parent = 3444.287; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5252.078; parent = 4282.293; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4282.289 ; gain = 901.859 ; free physical = 29851 ; free virtual = 176244&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3650.944; parent = 3444.318; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5252.078; parent = 4282.293; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 4282.289 ; gain = 901.859 ; free physical = 29851 ; free virtual = 176244&#xA;Synthesis current peak Physical Memory [PSS] (MB): peak = 3650.960; parent = 3444.334; children = 207.171&#xA;Synthesis current peak Virtual Memory [VSS] (MB): peak = 5252.078; parent = 4282.293; children = 969.785&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 4282.289 ; gain = 805.172 ; free physical = 29882 ; free virtual = 176275&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 4282.297 ; gain = 901.859 ; free physical = 29879 ; free virtual = 176272" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-09T15:09:00.549-0700" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Tue May  9 14:39:19 2023] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/boyiw7/sort_seperate_bucket/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Tue May  9 14:39:19 2023] Launched synth_1...&#xA;Run output will be captured here: /home/boyiw7/sort_seperate_bucket/solution1/impl/verilog/project.runs/synth_1/runme.log&#xA;[Tue May  9 14:39:19 2023] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2022.2 (64-bit)&#xA;  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-09T15:07:50.508-0700" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2417.488 ; gain = 76.004 ; free physical = 33145 ; free virtual = 180892&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2023-05-09 14:39:18 PDT&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-09T14:39:18.877-0700" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xA;#   }&#xA;# }&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xA;# assign_bd_address&#xA;Wrote  : &lt;/home/boyiw7/sort_seperate_bucket/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> &#xA;Verilog Output written to : /home/boyiw7/sort_seperate_bucket/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v&#xA;Verilog Output written to : /home/boyiw7/sort_seperate_bucket/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v&#xA;Verilog Output written to : /home/boyiw7/sort_seperate_bucket/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xA;# add_files -norecurse $toprtl&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xA;Using BD top: bd_0_wrapper&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xA;# if { [llength $xdc_files] } {&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xA;# }&#xA;# launch_runs synth_1 -scripts_only" projectName="sort_seperate_bucket" solutionName="solution1" date="2023-05-09T14:39:12.845-0700" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
