<html>
<head>
<link rel="stylesheet" type="text/css" href="rtwreport.css" /><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>
Code Generation Report for ZynqBF_2tx_fpga
</title>

</head>
<body bgcolor="#ffffff" link="0033CC" vlink="#666666" onload="try {if (top) {if (top.rtwPageOnLoad) top.rtwPageOnLoad('rtwIdSummaryPage'); else local_onload();}} catch(err) {};">
<font SIZE="+2" COLOR="#000066">
HDL Code Generation Report Summary for ZynqBF_2tx_fpga
</font>
<br /><br /><br /><a name="Summary">
<font size="+1" color="#000066">
<b class="midprod">
Summary
</b>

</font>

</a>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Model
</td>
<td align="right" valign="top" style="border-style: none">
<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga')" name="code2model" class="code2model">
ZynqBF_2tx_fpga
</a>

</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Model version
</td>
<td align="right" valign="top" style="border-style: none">
1.1627
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
HDL Coder version
</td>
<td align="right" valign="top" style="border-style: none">
3.13
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
HDL code generated on
</td>
<td align="right" valign="top" style="border-style: none">
2019-02-11 10:11:28
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
HDL code generated for
</td>
<td align="right" valign="top" style="border-style: none">
<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga')" name="code2model" class="code2model">
ZynqBF_2tx_fpga
</a>

</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Target Language
</td>
<td align="right" valign="top" style="border-style: none">
VHDL
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Target Directory
</td>
<td align="right" valign="top" style="border-style: none">
hdl_prj/hdlsrc
</td>

</tr>

</table>
<br /><br /><a name="Non-default model properties">
<font size="+1" color="#000066">
<b class="midprod">
Non-default model properties
</b>

</font>

</a>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
BalanceDelays
</td>
<td align="right" valign="top" style="border-style: none">
off
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
CriticalPathEstimation
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
HDLCodingStandardCustomizations
</td>
<td align="right" valign="top" style="border-style: none">
<pre>IndustryCustomizations Structure


 AsynchronousResetCheck 
	 Check  rule CGSL-2.C.C.6 

 ConditionalRegionCheck 
	 Check  rule CGSL-2.F.B.1 
	 length = 1 

 DetectDuplicateNamesCheck 
	 Check  rule CGSL-1.A.A.5 

 HDLKeywords 
	 Check  rule CGSL-1.A.A.3 

 IfElseChain 
	 Check  rule CGSL-2.G.C.1c 
	 length = 7 

 IfElseNesting 
	 Check  rule CGSL-2.G.C.1a 
	 depth = 3 

 InitialStatements 
	 Check  rule CGSL-2.C.D.1 

 LineLength 
	 Check  rule CGSL-3.A.D.5 
	 length = 110 

 MinimizeClockEnableCheck 
	 Ignore rule CGSL-2.C.C.4 

 MinimizeVariableUsage 
	 Ignore rule CGSL-2.G 

 ModuleInstanceEntityNameLength 
	 Check  rule CGSL-1.A.B.1 
	 length = [2 32] 

 MultiplierBitWidth 
	 Check  rule CGSL-2.J.F.5 
	 width = 16 

 NonIntegerTypes 
	 Check  rule CGSL-3.B.D.1 

 RemoveResetCheck 
	 Ignore rule CGSL-2.C.C.5 

 SignalPortParamNameLength 
	 Check  rule CGSL-1.A.C.3 
	 length = [2 40] 

 ShowPassingRules 
	 Check  
</pre>
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
HDLSubsystem
</td>
<td align="right" valign="top" style="border-style: none">
ZynqBF_2tx_fpga
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
MinimizeIntermediateSignals
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
ModulePrefix
</td>
<td align="right" valign="top" style="border-style: none">
ZynqBF_2t_ip_src_
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
OptimizationReport
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
ReferenceDesign
</td>
<td align="right" valign="top" style="border-style: none">
Receive path
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
ResetType
</td>
<td align="right" valign="top" style="border-style: none">
Synchronous
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
ResourceReport
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
ShareMultiplyAdds
</td>
<td align="right" valign="top" style="border-style: none">
off
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
SynthesisTool
</td>
<td align="right" valign="top" style="border-style: none">
Xilinx Vivado
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
SynthesisToolChipFamily
</td>
<td align="right" valign="top" style="border-style: none">
Zynq
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
SynthesisToolDeviceName
</td>
<td align="right" valign="top" style="border-style: none">
xc7z045
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
SynthesisToolPackageName
</td>
<td align="right" valign="top" style="border-style: none">
ffg900
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
SynthesisToolSpeedValue
</td>
<td align="right" valign="top" style="border-style: none">
-2
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
TargetDirectory
</td>
<td align="right" valign="top" style="border-style: none">
hdl_prj/hdlsrc
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
TargetFrequency
</td>
<td align="right" valign="top" style="border-style: none">
61.44
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
TargetPlatform
</td>
<td align="right" valign="top" style="border-style: none">
ZC706 and FMCOMMS2/3/4
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
Traceability
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
Workflow
</td>
<td align="right" valign="top" style="border-style: none">
IP Core Generation
</td>

</tr>

</table>
<br /><br /><a name="Non-default block properties">
<font size="+1" color="#000066">
<b class="midprod">
Non-default block properties
</b>

</font>

</a>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:1')" name="code2model" class="code2model">
rx_i_in
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
Baseband Rx I1 In [0:15]
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
[0:15]
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3')" name="code2model" class="code2model">
rx_q_in
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
Baseband Rx Q1 In [0:15]
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
[0:15]
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:4')" name="code2model" class="code2model">
rx_v_in
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
Baseband Rx Valid In
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
[0]
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:608')" name="code2model" class="code2model">
Product
</a>

</b>
<b>
<i>
( Current Architecture Linear )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
DSPStyle
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:609')" name="code2model" class="code2model">
Product1
</a>

</b>
<b>
<i>
( Current Architecture Linear )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
DSPStyle
</td>
<td align="right" valign="top" style="border-style: none">
on
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:1915')" name="code2model" class="code2model">
HDL Reciprocal
</a>

</b>
<b>
<i>
( Current Architecture ReciprocalNewtonSingleRate )
</i>

</b>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:2880')" name="code2model" class="code2model">
mac_aa
</a>

</b>
<b>
<i>
( Current Architecture Serial )
</i>

</b>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:2874')" name="code2model" class="code2model">
mac_ac
</a>

</b>
<b>
<i>
( Current Architecture Serial )
</i>

</b>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:2878')" name="code2model" class="code2model">
mac_ad
</a>

</b>
<b>
<i>
( Current Architecture Serial )
</i>

</b>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:2881')" name="code2model" class="code2model">
mac_bb
</a>

</b>
<b>
<i>
( Current Architecture Serial )
</i>

</b>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:2879')" name="code2model" class="code2model">
mac_bc
</a>

</b>
<b>
<i>
( Current Architecture Serial )
</i>

</b>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:2877')" name="code2model" class="code2model">
mac_bd
</a>

</b>
<b>
<i>
( Current Architecture Serial )
</i>

</b>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3110')" name="code2model" class="code2model">
gs1_i
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
InputPipeline
</td>
<td align="right" valign="top" style="border-style: none">
1
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
OutputPipeline
</td>
<td align="right" valign="top" style="border-style: none">
1
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3117')" name="code2model" class="code2model">
gs1_q
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
InputPipeline
</td>
<td align="right" valign="top" style="border-style: none">
1
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
OutputPipeline
</td>
<td align="right" valign="top" style="border-style: none">
1
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3120')" name="code2model" class="code2model">
gs2_i
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
InputPipeline
</td>
<td align="right" valign="top" style="border-style: none">
1
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
OutputPipeline
</td>
<td align="right" valign="top" style="border-style: none">
1
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3122')" name="code2model" class="code2model">
gs2_q
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
InputPipeline
</td>
<td align="right" valign="top" style="border-style: none">
1
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
OutputPipeline
</td>
<td align="right" valign="top" style="border-style: none">
1
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:5')" name="code2model" class="code2model">
rx_i_out
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
DMA Rx I1 Out [0:15]
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
[0:15]
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:6')" name="code2model" class="code2model">
rx_q_out
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
DMA Rx Q1 Out [0:15]
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
[0:15]
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:7')" name="code2model" class="code2model">
rx_v_out
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
DMA Rx Valid Out
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
[0]
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:8')" name="code2model" class="code2model">
ch1_i
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
AXI4-Lite
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
x"100"
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:9')" name="code2model" class="code2model">
ch1_q
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
AXI4-Lite
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
x"104"
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:10')" name="code2model" class="code2model">
ch2_i
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
AXI4-Lite
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
x"108"
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:11')" name="code2model" class="code2model">
ch2_q
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
AXI4-Lite
</td>

</tr>
<tr style="background-color: #ffffff">
<td align="left" valign="top" style="border-style: none">
IOInterfaceMapping
</td>
<td align="right" valign="top" style="border-style: none">
x"10C"
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:60')" name="code2model" class="code2model">
probe
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
No Interface Specified
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3230')" name="code2model" class="code2model">
probe_xcorr1
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
No Interface Specified
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3231')" name="code2model" class="code2model">
probe_xcorr2
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
No Interface Specified
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3232')" name="code2model" class="code2model">
probe_state
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
No Interface Specified
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3233')" name="code2model" class="code2model">
probe_ch1i
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
No Interface Specified
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3234')" name="code2model" class="code2model">
probe_ch1q
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
No Interface Specified
</td>

</tr>

</table>
<br /><br /><b>
Block Parameters for:<a href="matlab:set_param('ZynqBF_2tx_fpga', 'hiliteAncestors', 'none'); Simulink.ID.hilite('ZynqBF_2tx_fpga:3235')" name="code2model" class="code2model">
probe_ch1r
</a>

</b>
<b>
<i>
( Current Architecture default )
</i>

</b>
<br /><br /><table width="100%" border="1">
<tr style="background-color: #eeeeff">
<td align="left" valign="top" style="border-style: none">
IOInterface
</td>
<td align="right" valign="top" style="border-style: none">
No Interface Specified
</td>

</tr>

</table>
<br /><br /><br />
</body>

</html>
