#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Sep 28 17:39:11 2018
# Process ID: 1152
# Current directory: D:/private/File/Vivado/lab0/tutorial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1964 D:\private\File\Vivado\lab0\tutorial\tutorial.xpr
# Log file: D:/private/File/Vivado/lab0/tutorial/vivado.log
# Journal file: D:/private/File/Vivado/lab0/tutorial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/private/File/Vivado/lab0/tutorial/tutorial.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Applications/Xilinx/Vivado/2018.2/data/ip'.
couldn't read file "C:/Users/ͫľˮɼ/AppData/Roaming/Xilinx/Vivado/2018.2/XilinxTclStore/tclapp/xilinx/modelsim/common/utils.tcl": no such file or directory
ERROR: [Common 17-69] Command failed: couldn't read file "C:/Users/ͫľˮɼ/AppData/Roaming/Xilinx/Vivado/2018.2/XilinxTclStore/tclapp/xilinx/modelsim/common/utils.tcl": no such file or directory
import_files -force -norecurse D:/private/File/Vivado/lab0/tutorial/tutorial.v
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: tutorial
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 888.637 ; gain = 82.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tutorial' [D:/private/File/Vivado/lab0/tutorial/tutorial.srcs/sources_1/imports/tutorial/tutorial.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tutorial' (1#1) [D:/private/File/Vivado/lab0/tutorial/tutorial.srcs/sources_1/imports/tutorial/tutorial.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 939.363 ; gain = 133.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 939.363 ; gain = 133.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 939.363 ; gain = 133.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/private/File/Vivado/lab0/tutorial/tutorial.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [D:/private/File/Vivado/lab0/tutorial/tutorial.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1300.215 ; gain = 494.418
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1300.215 ; gain = 494.418
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 28 17:43:00 2018...
