(S (NP (NP (NNP Field) (NNP Programmable) (NNP Gate) (NNP Arrays)) (PRN (-LRB- -LRB-) (NP (NNP FPGAs)) (-RRB- -RRB-))) (VP (VBP are) (ADJP (ADJP (RBR more) (JJ prone) (S (VP (TO to) (VP (VB be) (VP (VBN affected) (PP (IN by) (NP (NN transient) (NNS faults))) (PP (IN in) (NP (NP (NN presence)) (PP (IN of) (NP (NP (NN radiation)) (CC and) (NP (JJ other) (JJ environmental) (NNS hazards))))))))))) (PP (VBN compared) (PP (TO to) (NP (NP (NNP Application) (NNP Specific) (NNP Integrated) (NNP Circuits)) (PRN (-LRB- -LRB-) (NP (NNP ASICs)) (-RRB- -RRB-))))))) (. .))
(S (ADVP (NNP Hence)) (, ,) (NP (NN error) (NN mitigation) (CC and) (NN recovery) (NNS techniques)) (VP (VBP are) (ADJP (RB absolutely) (JJ necessary)) (S (VP (TO to) (VP (VB protect) (NP (DT the) (NNP FPGA) (NN hardware)) (PP (IN from) (NP (NP (JJ soft) (NNS errors)) (VP (VBG arising) (ADVP (JJ due) (PP (TO to) (NP (JJ such) (JJ transient) (NNS faults))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (NP (DT a) (JJ new) (JJ efficient) (NN multi-bit) (NN error) (VBG correcting) (NN method)) (PP (IN for) (NP (NNP FPGAs)))) (VP (VBZ is) (VP (VBN proposed) (S (VP (VBG using) (NP (JJ adaptive) (NN cross) (NN parity) (NN check) (PRN (-LRB- -LRB-) (NNP ACPC) (-RRB- -RRB-)) (NN code)))))) (. .))
(S (S (NP (NNP ACPC)) (VP (VBZ is) (ADJP (JJ easy) (SBAR (S (VP (TO to) (VP (VB implement)))))))) (CC and) (S (NP (DT the) (JJ needed) (NN decoding) (NN circuit)) (VP (VBZ is) (ADVP (RB also)) (ADJP (JJ simple)))) (. .))
(S (PP (IN In) (NP (DT the) (VBN proposed) (NN scheme))) (NP (JJ total) (NN configuration) (NN memory)) (VP (VBZ is) (VP (VBN partitioned) (PP (IN into) (NP (CD two) (NNS parts))))) (. .))
(S (NP (CD One) (NN part)) (VP (MD will) (VP (VB contain) (NP (NP (NNP ACPC) (NN hardware)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ is) (ADJP (JJ static))) (CC and) (VP (VBD assumed) (S (VP (TO to) (VP (VB be) (ADJP (VBN unaffected) (PP (IN by) (NP (NP (DT any) (NN kind)) (PP (IN of) (NP (NNS errors)))))))))))))))) (. .))
(S (NP (JJ Other) (NN portion)) (VP (MD will) (VP (VB store) (NP (NP (DT the) (JJ binary) (NN file)) (PP (IN for) (NP (NP (NN logic)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VP (VBZ is) (S (VP (TO to) (VP (VB be) (VP (VBN protected) (PP (IN from) (NP (JJ transient) (NN error)))))))) (CC and) (VP (VBZ is) (VP (VBN assumed) (S (VP (TO to) (VP (VB be) (ADJP (ADJP (RB dynamically) (JJ reconfigurable)) (PRN (-LRB- -LRB-) (NP (NNP Partial) (JJ reconfigurable) (NN area)) (-RRB- -RRB-)))))))))))))))) (. .))
(S (S (NP (NP (NNP Binary) (NN file)) (PP (IN from) (NP (DT the) (JJ secondary) (NN memory)))) (VP (NNS passes) (PP (IN through) (NP (NNP ACPC) (NN hardware))))) (CC and) (S (NP (NP (DT the) (NNS bits)) (PP (IN for) (NP (RB forward) (NN error) (NN correction) (PRN (-LRB- -LRB-) (NNP FEC) (-RRB- -RRB-)) (NN field)))) (VP (VBP are) (VP (VBN calculated) (PP (IN before) (S (VP (VBG entering) (PP (IN into) (NP (DT the) (JJ reconfigurable) (NN portion))))))))) (. .))
(S (PP (IN In) (NP (DT the) (NN runtime) (NN scenario))) (, ,) (NP (NP (DT the) (NN data)) (PP (IN from) (NP (NP (DT the) (ADJP (RB dynamically) (JJ reconfigurable)) (NN portion)) (PP (IN of) (NP (DT the) (NN configuration) (NN memory)))))) (VP (MD will) (VP (VB be) (VP (VP (VBN read) (ADVP (RB back))) (CC and) (VP (VBD passed) (PP (IN through) (NP (DT the) (NNP ACPC) (NN hardware))))))) (. .))
(S (NP (DT The) (NNP ACPC) (NN hardware)) (VP (MD will) (VP (VB correct) (NP (DT the) (NNS errors)) (SBAR (IN before) (S (NP (DT the) (NN data)) (VP (NNS enters) (PP (IN into) (NP (DT the) (JJ dynamic) (NN configuration) (NN memory)))))))) (. .))
(S (NP (PRP We)) (VP (VBP propose) (NP (NP (DT a) (NAC (JJ first) (PP (IN of) (NP (PRP$ its) (NN kind)))) (NN methodology)) (PP (IN for) (NP (JJ novel) (NN transient) (NN fault) (NN correction))) (VP (VBG using) (NP (NP (NNP ACPC) (NN code)) (PP (IN for) (NP (NNP FPGAs))))))) (. .))
(S (S (VP (TO To) (VP (VB validate) (NP (DT the) (NN design))))) (NP (PRP we)) (VP (VBP have) (VP (VBN tested) (NP (DT the) (VBN proposed) (NN methodology)) (PP (IN with) (NP (NNP Kintex) (NNP FPGA))))) (. .))
(S (NP (PRP We)) (VP (VBP have) (ADVP (RB also)) (VP (VBN measured) (NP (NP (JJ different) (NNS parameters)) (PP (IN like) (NP (NP (JJ critical) (NN path)) (, ,) (NP (NN power) (NN consumption)) (, ,) (NP (JJ overhead) (NN resource)) (CC and) (NP (NN error) (NN correction) (NN efficiency))))) (S (VP (TO to) (VP (VB estimate) (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (PRP$ our) (VBN proposed) (NN method))))))))) (. .))
