INFO - directory:/home/duludulu/Documents/hls/autonet/export/hls/sim
INFO - directory:/home/duludulu/Documents/hls/autonet/export/hls/rtl
INFO - directory:/home/duludulu/Documents/hls/autonet/export/hls/c
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/sim/convn_valid_output.bin to /home/duludulu/Documents/hls/autonet/export/hls/sim/convn_valid_output.bin
INFO - directory:/home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example
INFO - directory:/home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/enum_func.info to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/enum_func.info
INFO - *** xmemparam:/home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls_long_tail_pkg.sv ***
INFO - +--------------------------------+---------+----------+---------+--------------------------------+
| name                           |   width |   offset |   depth | alias name                     |
+================================+=========+==========+=========+================================+
| input_layer1_map_w             |      32 |        0 |       1 | input_layer1.map_w             |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer1_map_h             |      32 |        4 |       1 | input_layer1.map_h             |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer1_map_count         |      32 |        8 |       1 | input_layer1.map_count         |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer1_kernel_w          |      32 |       12 |       1 | input_layer1.kernel_w          |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer1_kernel_h          |      32 |       16 |       1 | input_layer1.kernel_h          |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer1_kernel_count      |      32 |       20 |       1 | input_layer1.kernel_count      |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer1_map_w           |      32 |       24 |       1 | c1_conv_layer1.map_w           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer1_map_h           |      32 |       28 |       1 | c1_conv_layer1.map_h           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer1_map_count       |      32 |       32 |       1 | c1_conv_layer1.map_count       |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer1_kernel_w        |      32 |       36 |       1 | c1_conv_layer1.kernel_w        |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer1_kernel_h        |      32 |       40 |       1 | c1_conv_layer1.kernel_h        |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer1_kernel_count    |      32 |       44 |       1 | c1_conv_layer1.kernel_count    |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer1_map_w        |      32 |       48 |       1 | s2_pooling_layer1.map_w        |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer1_map_h        |      32 |       52 |       1 | s2_pooling_layer1.map_h        |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer1_map_count    |      32 |       56 |       1 | s2_pooling_layer1.map_count    |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer1_kernel_w     |      32 |       60 |       1 | s2_pooling_layer1.kernel_w     |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer1_kernel_h     |      32 |       64 |       1 | s2_pooling_layer1.kernel_h     |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer1_kernel_count |      32 |       68 |       1 | s2_pooling_layer1.kernel_count |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer1_map_w           |      32 |       72 |       1 | c3_conv_layer1.map_w           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer1_map_h           |      32 |       76 |       1 | c3_conv_layer1.map_h           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer1_map_count       |      32 |       80 |       1 | c3_conv_layer1.map_count       |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer1_kernel_w        |      32 |       84 |       1 | c3_conv_layer1.kernel_w        |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer1_kernel_h        |      32 |       88 |       1 | c3_conv_layer1.kernel_h        |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer1_kernel_count    |      32 |       92 |       1 | c3_conv_layer1.kernel_count    |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer1_map_w        |      32 |       96 |       1 | s4_pooling_layer1.map_w        |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer1_map_h        |      32 |      100 |       1 | s4_pooling_layer1.map_h        |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer1_map_count    |      32 |      104 |       1 | s4_pooling_layer1.map_count    |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer1_kernel_w     |      32 |      108 |       1 | s4_pooling_layer1.kernel_w     |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer1_kernel_h     |      32 |      112 |       1 | s4_pooling_layer1.kernel_h     |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer1_kernel_count |      32 |      116 |       1 | s4_pooling_layer1.kernel_count |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer1_map_w           |      32 |      120 |       1 | c5_conv_layer1.map_w           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer1_map_h           |      32 |      124 |       1 | c5_conv_layer1.map_h           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer1_map_count       |      32 |      128 |       1 | c5_conv_layer1.map_count       |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer1_kernel_w        |      32 |      132 |       1 | c5_conv_layer1.kernel_w        |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer1_kernel_h        |      32 |      136 |       1 | c5_conv_layer1.kernel_h        |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer1_kernel_count    |      32 |      140 |       1 | c5_conv_layer1.kernel_count    |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer1_map_w            |      32 |      144 |       1 | output_layer1.map_w            |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer1_map_h            |      32 |      148 |       1 | output_layer1.map_h            |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer1_map_count        |      32 |      152 |       1 | output_layer1.map_count        |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer1_kernel_w         |      32 |      156 |       1 | output_layer1.kernel_w         |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer1_kernel_h         |      32 |      160 |       1 | output_layer1.kernel_h         |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer1_kernel_count     |      32 |      164 |       1 | output_layer1.kernel_count     |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer2_data              |      64 |     2048 |  122880 | input_layer2.data              |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer2_error             |      64 |   985088 |  122880 | input_layer2.error             |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer2_b                 |      64 |  1968128 |     120 | input_layer2.b                 |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer2_db                |      64 |  1969088 |     120 | input_layer2.db                |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer2_W                 |      64 |  1970048 |   48000 | input_layer2.W                 |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer2_dW                |      64 |  2354048 |   48000 | input_layer2.dW                |
+--------------------------------+---------+----------+---------+--------------------------------+
| input_layer2_map_common        |      64 |  2738048 |    1024 | input_layer2.map_common        |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer2_data            |      64 |  2746240 |  122880 | c1_conv_layer2.data            |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer2_error           |      64 |  3729280 |  122880 | c1_conv_layer2.error           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer2_b               |      64 |  4712320 |     120 | c1_conv_layer2.b               |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer2_db              |      64 |  4713280 |     120 | c1_conv_layer2.db              |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer2_W               |      64 |  4714240 |   48000 | c1_conv_layer2.W               |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer2_dW              |      64 |  5098240 |   48000 | c1_conv_layer2.dW              |
+--------------------------------+---------+----------+---------+--------------------------------+
| c1_conv_layer2_map_common      |      64 |  5482240 |    1024 | c1_conv_layer2.map_common      |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer2_data         |      64 |  5490432 |  122880 | s2_pooling_layer2.data         |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer2_error        |      64 |  6473472 |  122880 | s2_pooling_layer2.error        |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer2_b            |      64 |  7456512 |     120 | s2_pooling_layer2.b            |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer2_db           |      64 |  7457472 |     120 | s2_pooling_layer2.db           |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer2_W            |      64 |  7458432 |   48000 | s2_pooling_layer2.W            |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer2_dW           |      64 |  7842432 |   48000 | s2_pooling_layer2.dW           |
+--------------------------------+---------+----------+---------+--------------------------------+
| s2_pooling_layer2_map_common   |      64 |  8226432 |    1024 | s2_pooling_layer2.map_common   |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer2_data            |      64 |  8234624 |  122880 | c3_conv_layer2.data            |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer2_error           |      64 |  9217664 |  122880 | c3_conv_layer2.error           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer2_b               |      64 | 10200704 |     120 | c3_conv_layer2.b               |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer2_db              |      64 | 10201664 |     120 | c3_conv_layer2.db              |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer2_W               |      64 | 10202624 |   48000 | c3_conv_layer2.W               |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer2_dW              |      64 | 10586624 |   48000 | c3_conv_layer2.dW              |
+--------------------------------+---------+----------+---------+--------------------------------+
| c3_conv_layer2_map_common      |      64 | 10970624 |    1024 | c3_conv_layer2.map_common      |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer2_data         |      64 | 10978816 |  122880 | s4_pooling_layer2.data         |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer2_error        |      64 | 11961856 |  122880 | s4_pooling_layer2.error        |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer2_b            |      64 | 12944896 |     120 | s4_pooling_layer2.b            |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer2_db           |      64 | 12945856 |     120 | s4_pooling_layer2.db           |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer2_W            |      64 | 12946816 |   48000 | s4_pooling_layer2.W            |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer2_dW           |      64 | 13330816 |   48000 | s4_pooling_layer2.dW           |
+--------------------------------+---------+----------+---------+--------------------------------+
| s4_pooling_layer2_map_common   |      64 | 13714816 |    1024 | s4_pooling_layer2.map_common   |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer2_data            |      64 | 13723008 |  122880 | c5_conv_layer2.data            |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer2_error           |      64 | 14706048 |  122880 | c5_conv_layer2.error           |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer2_b               |      64 | 15689088 |     120 | c5_conv_layer2.b               |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer2_db              |      64 | 15690048 |     120 | c5_conv_layer2.db              |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer2_W               |      64 | 15691008 |   48000 | c5_conv_layer2.W               |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer2_dW              |      64 | 16075008 |   48000 | c5_conv_layer2.dW              |
+--------------------------------+---------+----------+---------+--------------------------------+
| c5_conv_layer2_map_common      |      64 | 16459008 |    1024 | c5_conv_layer2.map_common      |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer2_data             |      64 | 16467200 |  122880 | output_layer2.data             |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer2_error            |      64 | 17450240 |  122880 | output_layer2.error            |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer2_b                |      64 | 18433280 |     120 | output_layer2.b                |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer2_db               |      64 | 18434240 |     120 | output_layer2.db               |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer2_W                |      64 | 18435200 |   48000 | output_layer2.W                |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer2_dW               |      64 | 18819200 |   48000 | output_layer2.dW               |
+--------------------------------+---------+----------+---------+--------------------------------+
| output_layer2_map_common       |      64 | 19203200 |    1024 | output_layer2.map_common       |
+--------------------------------+---------+----------+---------+--------------------------------+
| xxxxx_paddingA                 |       8 |      168 |    1880 |                                |
+--------------------------------+---------+----------+---------+--------------------------------+
| pconnection                    |       8 | 19211392 |      96 |                                |
+--------------------------------+---------+----------+---------+--------------------------------+
| generic_xmem32                 |      32 |        0 | 4802872 |                                |
+--------------------------------+---------+----------+---------+--------------------------------+
CRITICAL - check xmem error: input_layer2_data,input_layer2_error,input_layer2_W,input_layer2_dW,input_layer2_map_common,c1_conv_layer2_data,c1_conv_layer2_error,c1_conv_layer2_W,c1_conv_layer2_dW,c1_conv_layer2_map_common,s2_pooling_layer2_data,s2_pooling_layer2_error,s2_pooling_layer2_W,s2_pooling_layer2_dW,s2_pooling_layer2_map_common,c3_conv_layer2_data,c3_conv_layer2_error,c3_conv_layer2_W,c3_conv_layer2_dW,c3_conv_layer2_map_common,s4_pooling_layer2_data,s4_pooling_layer2_error,s4_pooling_layer2_W,s4_pooling_layer2_dW,s4_pooling_layer2_map_common,c5_conv_layer2_data,c5_conv_layer2_error,c5_conv_layer2_W,c5_conv_layer2_dW,c5_conv_layer2_map_common,output_layer2_data,output_layer2_error,output_layer2_W,output_layer2_dW,output_layer2_map_common,generic_xmem32 is > 4096 bytes
INFO - *** Module name:conv_fprop1 ***
INFO - +------------------------------------+---------------+----------------+----------------+------------+------+
| name                               | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+====================================+===============+================+================+============+======+
| ap_clk                             | 1             | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_rst                             | 1             | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_start                           | 1             | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_done                            | 1             | ap_ctrl        |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_idle                            | 1             | ap_ctrl        |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ready                           | 1             | ap_ctrl        |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_core                            | 7:0           | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_part                            | 7:0           | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_parent                          | 7:0           | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer1_map_w                 | 31:0          | xmem_in        |                |          0 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer1_map_h                 | 31:0          | xmem_in        |                |          1 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer1_map_count             | 31:0          | xmem_in        |                |          2 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer1_kernel_w              | 31:0          | xmem_in        |                |          3 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer1_kernel_h              | 31:0          | xmem_in        |                |          4 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer1_kernel_count          | 31:0          | xmem_in        |                |          5 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_data_address0         | 16:0          | ap_memory_xmem |                |          6 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_data_ce0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_data_q0               | 63:0          | ap_memory_xmem |                |          6 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_address0        | 16:0          | ap_memory_xmem |                |          7 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_ce0             | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_we0             | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_d0              | 63:0          | ap_memory_xmem |                |          7 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_q0              | 63:0          | ap_memory_xmem |                |          7 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_address1        | 16:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_ce1             | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_we1             | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_d1              | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_error_q1              | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_address0            | 6:0           | ap_memory_xmem |                |          8 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_we0                 | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_d0                  | 63:0          | ap_memory_xmem |                |          8 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_q0                  | 63:0          | ap_memory_xmem |                |          8 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_address1            | 6:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_we1                 | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_b_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_address0           | 6:0           | ap_memory_xmem |                |          9 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_ce0                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_we0                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_d0                 | 63:0          | ap_memory_xmem |                |          9 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_q0                 | 63:0          | ap_memory_xmem |                |          9 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_address1           | 6:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_ce1                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_we1                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_d1                 | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_db_q1                 | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_address0            | 15:0          | ap_memory_xmem |                |         10 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_we0                 | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_d0                  | 63:0          | ap_memory_xmem |                |         10 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_q0                  | 63:0          | ap_memory_xmem |                |         10 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_address1            | 15:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_we1                 | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_W_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_address0           | 15:0          | ap_memory_xmem |                |         11 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_ce0                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_we0                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_d0                 | 63:0          | ap_memory_xmem |                |         11 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_q0                 | 63:0          | ap_memory_xmem |                |         11 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_address1           | 15:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_ce1                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_we1                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_d1                 | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_dW_q1                 | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_address0   | 9:0           | ap_memory_xmem |                |         12 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_ce0        | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_we0        | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_d0         | 63:0          | ap_memory_xmem |                |         12 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_q0         | 63:0          | ap_memory_xmem |                |         12 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_address1   | 9:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_ce1        | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_we1        | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_d1         | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| input_layer2_map_common_q1         | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_map_w               | 31:0          | xmem_in        |                |         13 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_map_h               | 31:0          | xmem_in        |                |         14 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_map_count           | 31:0          | xmem_in        |                |         15 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_kernel_w            | 31:0          | xmem_in        |                |         16 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_kernel_h            | 31:0          | xmem_in        |                |         17 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_kernel_count        | 31:0          | xmem_in        |                |         18 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_address0       | 16:0          | ap_memory_xmem |                |         19 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_ce0            | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_we0            | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_d0             | 63:0          | ap_memory_xmem |                |         19 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_address0      | 16:0          | ap_memory_xmem |                |         20 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_ce0           | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_we0           | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_d0            | 63:0          | ap_memory_xmem |                |         20 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_q0            | 63:0          | ap_memory_xmem |                |         20 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_address1      | 16:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_ce1           | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_we1           | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_d1            | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_q1            | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_address0          | 6:0           | ap_memory_xmem |                |         21 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_ce0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_q0                | 63:0          | ap_memory_xmem |                |         21 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_address0         | 6:0           | ap_memory_xmem |                |         22 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_ce0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_we0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_d0               | 63:0          | ap_memory_xmem |                |         22 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_q0               | 63:0          | ap_memory_xmem |                |         22 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_address1         | 6:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_ce1              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_we1              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_address0          | 15:0          | ap_memory_xmem |                |         23 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_ce0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_q0                | 63:0          | ap_memory_xmem |                |         23 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_address0         | 15:0          | ap_memory_xmem |                |         24 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_ce0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_we0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_d0               | 63:0          | ap_memory_xmem |                |         24 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_q0               | 63:0          | ap_memory_xmem |                |         24 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_address1         | 15:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_ce1              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_we1              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_address0 | 9:0           | ap_memory_xmem |                |         25 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_ce0      | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_we0      | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_d0       | 63:0          | ap_memory_xmem |                |         25 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_q0       | 63:0          | ap_memory_xmem |                |         25 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_address0               | 6:0           | ap_memory_xmem |                |         26 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_ce0                    | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_q0                     | 0:0           | ap_memory_xmem |                |         26 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ce                              | 1             | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
INFO - *** Module name:conv_fprop2 ***
INFO - +---------------------------------------+---------------+----------------+----------------+------------+------+
| name                                  | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+=======================================+===============+================+================+============+======+
| ap_clk                                | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_rst                                | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_start                              | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_done                               | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_idle                               | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ready                              | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_core                               | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_part                               | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_parent                             | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_map_w               | 31:0          | xmem_in        |                |          0 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_map_h               | 31:0          | xmem_in        |                |          1 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_map_count           | 31:0          | xmem_in        |                |          2 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_kernel_w            | 31:0          | xmem_in        |                |          3 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_kernel_h            | 31:0          | xmem_in        |                |          4 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_kernel_count        | 31:0          | xmem_in        |                |          5 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_data_address0       | 16:0          | ap_memory_xmem |                |          6 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_data_ce0            | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_data_q0             | 63:0          | ap_memory_xmem |                |          6 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_address0      | 16:0          | ap_memory_xmem |                |          7 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_ce0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_we0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_d0            | 63:0          | ap_memory_xmem |                |          7 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_q0            | 63:0          | ap_memory_xmem |                |          7 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_address1      | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_ce1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_we1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_d1            | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_q1            | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_address0          | 6:0           | ap_memory_xmem |                |          8 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_d0                | 63:0          | ap_memory_xmem |                |          8 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_q0                | 63:0          | ap_memory_xmem |                |          8 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_address1          | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_we1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_address0         | 6:0           | ap_memory_xmem |                |          9 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_d0               | 63:0          | ap_memory_xmem |                |          9 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_q0               | 63:0          | ap_memory_xmem |                |          9 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_address1         | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_address0          | 15:0          | ap_memory_xmem |                |         10 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_d0                | 63:0          | ap_memory_xmem |                |         10 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_q0                | 63:0          | ap_memory_xmem |                |         10 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_address1          | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_we1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_address0         | 15:0          | ap_memory_xmem |                |         11 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_d0               | 63:0          | ap_memory_xmem |                |         11 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_q0               | 63:0          | ap_memory_xmem |                |         11 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_address1         | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_address0 | 9:0           | ap_memory_xmem |                |         12 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_ce0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_we0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_d0       | 63:0          | ap_memory_xmem |                |         12 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_q0       | 63:0          | ap_memory_xmem |                |         12 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_address1 | 9:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_ce1      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_we1      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_d1       | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_q1       | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_map_w                  | 31:0          | xmem_in        |                |         13 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_map_h                  | 31:0          | xmem_in        |                |         14 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_map_count              | 31:0          | xmem_in        |                |         15 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_kernel_w               | 31:0          | xmem_in        |                |         16 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_kernel_h               | 31:0          | xmem_in        |                |         17 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_kernel_count           | 31:0          | xmem_in        |                |         18 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_address0          | 16:0          | ap_memory_xmem |                |         19 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_d0                | 63:0          | ap_memory_xmem |                |         19 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_address0         | 16:0          | ap_memory_xmem |                |         20 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_d0               | 63:0          | ap_memory_xmem |                |         20 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_q0               | 63:0          | ap_memory_xmem |                |         20 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_address1         | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_address0             | 6:0           | ap_memory_xmem |                |         21 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_ce0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_q0                   | 63:0          | ap_memory_xmem |                |         21 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_address0            | 6:0           | ap_memory_xmem |                |         22 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_we0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_d0                  | 63:0          | ap_memory_xmem |                |         22 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_q0                  | 63:0          | ap_memory_xmem |                |         22 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_address1            | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_we1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_address0             | 15:0          | ap_memory_xmem |                |         23 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_ce0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_q0                   | 63:0          | ap_memory_xmem |                |         23 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_address0            | 15:0          | ap_memory_xmem |                |         24 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_we0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_d0                  | 63:0          | ap_memory_xmem |                |         24 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_q0                  | 63:0          | ap_memory_xmem |                |         24 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_address1            | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_we1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_address0    | 9:0           | ap_memory_xmem |                |         25 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_ce0         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_we0         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_d0          | 63:0          | ap_memory_xmem |                |         25 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_q0          | 63:0          | ap_memory_xmem |                |         25 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_address0                  | 6:0           | ap_memory_xmem |                |         26 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_ce0                       | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_q0                        | 0:0           | ap_memory_xmem |                |         26 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ce                                 | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
INFO - *** Module name:conv_fprop3 ***
INFO - +---------------------------------------+---------------+----------------+----------------+------------+------+
| name                                  | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+=======================================+===============+================+================+============+======+
| ap_clk                                | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_rst                                | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_start                              | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_done                               | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_idle                               | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ready                              | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_core                               | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_part                               | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_parent                             | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_map_w               | 31:0          | xmem_in        |                |          0 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_map_h               | 31:0          | xmem_in        |                |          1 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_map_count           | 31:0          | xmem_in        |                |          2 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_kernel_w            | 31:0          | xmem_in        |                |          3 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_kernel_h            | 31:0          | xmem_in        |                |          4 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_kernel_count        | 31:0          | xmem_in        |                |          5 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_data_address0       | 16:0          | ap_memory_xmem |                |          6 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_data_ce0            | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_data_q0             | 63:0          | ap_memory_xmem |                |          6 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_address0      | 16:0          | ap_memory_xmem |                |          7 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_ce0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_we0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_d0            | 63:0          | ap_memory_xmem |                |          7 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_q0            | 63:0          | ap_memory_xmem |                |          7 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_address1      | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_ce1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_we1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_d1            | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_q1            | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_address0          | 6:0           | ap_memory_xmem |                |          8 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_d0                | 63:0          | ap_memory_xmem |                |          8 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_q0                | 63:0          | ap_memory_xmem |                |          8 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_address1          | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_we1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_address0         | 6:0           | ap_memory_xmem |                |          9 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_d0               | 63:0          | ap_memory_xmem |                |          9 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_q0               | 63:0          | ap_memory_xmem |                |          9 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_address1         | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_address0          | 15:0          | ap_memory_xmem |                |         10 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_d0                | 63:0          | ap_memory_xmem |                |         10 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_q0                | 63:0          | ap_memory_xmem |                |         10 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_address1          | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_we1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_address0         | 15:0          | ap_memory_xmem |                |         11 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_d0               | 63:0          | ap_memory_xmem |                |         11 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_q0               | 63:0          | ap_memory_xmem |                |         11 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_address1         | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_address0 | 9:0           | ap_memory_xmem |                |         12 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_ce0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_we0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_d0       | 63:0          | ap_memory_xmem |                |         12 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_q0       | 63:0          | ap_memory_xmem |                |         12 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_address1 | 9:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_ce1      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_we1      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_d1       | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_q1       | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_map_w                  | 31:0          | xmem_in        |                |         13 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_map_h                  | 31:0          | xmem_in        |                |         14 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_map_count              | 31:0          | xmem_in        |                |         15 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_kernel_w               | 31:0          | xmem_in        |                |         16 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_kernel_h               | 31:0          | xmem_in        |                |         17 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_kernel_count           | 31:0          | xmem_in        |                |         18 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_data_address0          | 16:0          | ap_memory_xmem |                |         19 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_data_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_data_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_data_d0                | 63:0          | ap_memory_xmem |                |         19 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_address0         | 16:0          | ap_memory_xmem |                |         20 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_d0               | 63:0          | ap_memory_xmem |                |         20 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_q0               | 63:0          | ap_memory_xmem |                |         20 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_address1         | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_address0             | 6:0           | ap_memory_xmem |                |         21 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_ce0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_q0                   | 63:0          | ap_memory_xmem |                |         21 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_address0            | 6:0           | ap_memory_xmem |                |         22 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_we0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_d0                  | 63:0          | ap_memory_xmem |                |         22 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_q0                  | 63:0          | ap_memory_xmem |                |         22 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_address1            | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_we1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_address0             | 15:0          | ap_memory_xmem |                |         23 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_ce0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_q0                   | 63:0          | ap_memory_xmem |                |         23 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_address0            | 15:0          | ap_memory_xmem |                |         24 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_we0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_d0                  | 63:0          | ap_memory_xmem |                |         24 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_q0                  | 63:0          | ap_memory_xmem |                |         24 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_address1            | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_we1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_address0    | 9:0           | ap_memory_xmem |                |         25 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_ce0         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_we0         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_d0          | 63:0          | ap_memory_xmem |                |         25 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_q0          | 63:0          | ap_memory_xmem |                |         25 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_address0                  | 6:0           | ap_memory_xmem |                |         26 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_ce0                       | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| pconnection_q0                        | 0:0           | ap_memory_xmem |                |         26 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ce                                 | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
INFO - *** Module name:max_pooling_fprop1 ***
INFO - +---------------------------------------+---------------+----------------+----------------+------------+------+
| name                                  | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+=======================================+===============+================+================+============+======+
| ap_clk                                | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_rst                                | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_start                              | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_done                               | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_idle                               | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ready                              | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_core                               | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_part                               | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_parent                             | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_map_w                  | 31:0          | xmem_in        |                |          0 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_map_h                  | 31:0          | xmem_in        |                |          1 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_map_count              | 31:0          | xmem_in        |                |          2 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_kernel_w               | 31:0          | xmem_in        |                |          3 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_kernel_h               | 31:0          | xmem_in        |                |          4 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer1_kernel_count           | 31:0          | xmem_in        |                |          5 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_address0          | 16:0          | ap_memory_xmem |                |          6 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_q0                | 63:0          | ap_memory_xmem |                |          6 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_address1          | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_data_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_address0         | 16:0          | ap_memory_xmem |                |          7 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_d0               | 63:0          | ap_memory_xmem |                |          7 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_q0               | 63:0          | ap_memory_xmem |                |          7 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_address1         | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_error_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_address0             | 6:0           | ap_memory_xmem |                |          8 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_ce0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_we0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_d0                   | 63:0          | ap_memory_xmem |                |          8 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_q0                   | 63:0          | ap_memory_xmem |                |          8 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_address1             | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_ce1                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_we1                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_d1                   | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_b_q1                   | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_address0            | 6:0           | ap_memory_xmem |                |          9 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_we0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_d0                  | 63:0          | ap_memory_xmem |                |          9 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_q0                  | 63:0          | ap_memory_xmem |                |          9 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_address1            | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_we1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_db_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_address0             | 15:0          | ap_memory_xmem |                |         10 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_ce0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_we0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_d0                   | 63:0          | ap_memory_xmem |                |         10 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_q0                   | 63:0          | ap_memory_xmem |                |         10 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_address1             | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_ce1                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_we1                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_d1                   | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_W_q1                   | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_address0            | 15:0          | ap_memory_xmem |                |         11 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_we0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_d0                  | 63:0          | ap_memory_xmem |                |         11 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_q0                  | 63:0          | ap_memory_xmem |                |         11 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_address1            | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_we1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_dW_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_address0    | 9:0           | ap_memory_xmem |                |         12 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_ce0         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_we0         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_d0          | 63:0          | ap_memory_xmem |                |         12 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_q0          | 63:0          | ap_memory_xmem |                |         12 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_address1    | 9:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_ce1         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_we1         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_d1          | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c1_conv_layer2_map_common_q1          | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_map_w               | 31:0          | xmem_in        |                |         13 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_map_h               | 31:0          | xmem_in        |                |         14 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_map_count           | 31:0          | xmem_in        |                |         15 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_kernel_w            | 31:0          | xmem_in        |                |         16 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_kernel_h            | 31:0          | xmem_in        |                |         17 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer1_kernel_count        | 31:0          | xmem_in        |                |         18 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_data_address0       | 16:0          | ap_memory_xmem |                |         19 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_data_ce0            | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_data_we0            | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_data_d0             | 63:0          | ap_memory_xmem |                |         19 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_address0      | 16:0          | ap_memory_xmem |                |         20 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_ce0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_we0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_d0            | 63:0          | ap_memory_xmem |                |         20 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_q0            | 63:0          | ap_memory_xmem |                |         20 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_address1      | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_ce1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_we1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_d1            | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_error_q1            | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_address0          | 6:0           | ap_memory_xmem |                |         21 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_d0                | 63:0          | ap_memory_xmem |                |         21 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_q0                | 63:0          | ap_memory_xmem |                |         21 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_address1          | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_we1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_b_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_address0         | 6:0           | ap_memory_xmem |                |         22 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_d0               | 63:0          | ap_memory_xmem |                |         22 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_q0               | 63:0          | ap_memory_xmem |                |         22 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_address1         | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_db_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_address0          | 15:0          | ap_memory_xmem |                |         23 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_d0                | 63:0          | ap_memory_xmem |                |         23 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_q0                | 63:0          | ap_memory_xmem |                |         23 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_address1          | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_we1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_W_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_address0         | 15:0          | ap_memory_xmem |                |         24 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_d0               | 63:0          | ap_memory_xmem |                |         24 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_q0               | 63:0          | ap_memory_xmem |                |         24 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_address1         | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_dW_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_address0 | 9:0           | ap_memory_xmem |                |         25 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_ce0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_we0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_d0       | 63:0          | ap_memory_xmem |                |         25 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_q0       | 63:0          | ap_memory_xmem |                |         25 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_address1 | 9:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_ce1      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_we1      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_d1       | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s2_pooling_layer2_map_common_q1       | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ce                                 | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
INFO - *** Module name:max_pooling_fprop2 ***
INFO - +---------------------------------------+---------------+----------------+----------------+------------+------+
| name                                  | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+=======================================+===============+================+================+============+======+
| ap_clk                                | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_rst                                | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_start                              | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_done                               | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_idle                               | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ready                              | 1             | ap_ctrl        |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_core                               | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_part                               | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_parent                             | 7:0           | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_map_w                  | 31:0          | xmem_in        |                |          0 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_map_h                  | 31:0          | xmem_in        |                |          1 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_map_count              | 31:0          | xmem_in        |                |          2 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_kernel_w               | 31:0          | xmem_in        |                |          3 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_kernel_h               | 31:0          | xmem_in        |                |          4 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer1_kernel_count           | 31:0          | xmem_in        |                |          5 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_address0          | 16:0          | ap_memory_xmem |                |          6 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_q0                | 63:0          | ap_memory_xmem |                |          6 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_address1          | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_data_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_address0         | 16:0          | ap_memory_xmem |                |          7 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_d0               | 63:0          | ap_memory_xmem |                |          7 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_q0               | 63:0          | ap_memory_xmem |                |          7 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_address1         | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_error_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_address0             | 6:0           | ap_memory_xmem |                |          8 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_ce0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_we0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_d0                   | 63:0          | ap_memory_xmem |                |          8 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_q0                   | 63:0          | ap_memory_xmem |                |          8 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_address1             | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_ce1                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_we1                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_d1                   | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_b_q1                   | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_address0            | 6:0           | ap_memory_xmem |                |          9 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_we0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_d0                  | 63:0          | ap_memory_xmem |                |          9 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_q0                  | 63:0          | ap_memory_xmem |                |          9 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_address1            | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_we1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_db_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_address0             | 15:0          | ap_memory_xmem |                |         10 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_ce0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_we0                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_d0                   | 63:0          | ap_memory_xmem |                |         10 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_q0                   | 63:0          | ap_memory_xmem |                |         10 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_address1             | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_ce1                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_we1                  | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_d1                   | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_W_q1                   | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_address0            | 15:0          | ap_memory_xmem |                |         11 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_ce0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_we0                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_d0                  | 63:0          | ap_memory_xmem |                |         11 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_q0                  | 63:0          | ap_memory_xmem |                |         11 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_address1            | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_ce1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_we1                 | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_d1                  | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_dW_q1                  | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_address0    | 9:0           | ap_memory_xmem |                |         12 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_ce0         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_we0         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_d0          | 63:0          | ap_memory_xmem |                |         12 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_q0          | 63:0          | ap_memory_xmem |                |         12 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_address1    | 9:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_ce1         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_we1         | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_d1          | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| c3_conv_layer2_map_common_q1          | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_map_w               | 31:0          | xmem_in        |                |         13 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_map_h               | 31:0          | xmem_in        |                |         14 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_map_count           | 31:0          | xmem_in        |                |         15 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_kernel_w            | 31:0          | xmem_in        |                |         16 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_kernel_h            | 31:0          | xmem_in        |                |         17 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer1_kernel_count        | 31:0          | xmem_in        |                |         18 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_data_address0       | 16:0          | ap_memory_xmem |                |         19 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_data_ce0            | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_data_we0            | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_data_d0             | 63:0          | ap_memory_xmem |                |         19 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_address0      | 16:0          | ap_memory_xmem |                |         20 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_ce0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_we0           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_d0            | 63:0          | ap_memory_xmem |                |         20 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_q0            | 63:0          | ap_memory_xmem |                |         20 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_address1      | 16:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_ce1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_we1           | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_d1            | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_error_q1            | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_address0          | 6:0           | ap_memory_xmem |                |         21 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_d0                | 63:0          | ap_memory_xmem |                |         21 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_q0                | 63:0          | ap_memory_xmem |                |         21 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_address1          | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_we1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_b_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_address0         | 6:0           | ap_memory_xmem |                |         22 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_d0               | 63:0          | ap_memory_xmem |                |         22 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_q0               | 63:0          | ap_memory_xmem |                |         22 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_address1         | 6:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_db_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_address0          | 15:0          | ap_memory_xmem |                |         23 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_ce0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_we0               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_d0                | 63:0          | ap_memory_xmem |                |         23 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_q0                | 63:0          | ap_memory_xmem |                |         23 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_address1          | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_ce1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_we1               | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_W_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_address0         | 15:0          | ap_memory_xmem |                |         24 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_ce0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_we0              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_d0               | 63:0          | ap_memory_xmem |                |         24 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_q0               | 63:0          | ap_memory_xmem |                |         24 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_address1         | 15:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_ce1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_we1              | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_dW_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_address0 | 9:0           | ap_memory_xmem |                |         25 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_ce0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_we0      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_d0       | 63:0          | ap_memory_xmem |                |         25 | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_q0       | 63:0          | ap_memory_xmem |                |         25 | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_address1 | 9:0           | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_ce1      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_we1      | 1             | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_d1       | 63:0          | ap_memory_xmem |                |            | out  |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| s4_pooling_layer2_map_common_q1       | 63:0          | ap_memory_xmem |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ce                                 | 1             | ap_ctrl        |                |            | in   |
+---------------------------------------+---------------+----------------+----------------+------------+------+
INFO - *** Module name:fully_connected_fprop ***
INFO - +------------------------------------+---------------+----------------+----------------+------------+------+
| name                               | prefixwidth   | sigtype        | postfixwidth   |   td_order | io   |
+====================================+===============+================+================+============+======+
| ap_clk                             | 1             | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_rst                             | 1             | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_start                           | 1             | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_done                            | 1             | ap_ctrl        |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_idle                            | 1             | ap_ctrl        |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ready                           | 1             | ap_ctrl        |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_core                            | 7:0           | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_part                            | 7:0           | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_parent                          | 7:0           | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_map_w               | 31:0          | xmem_in        |                |          0 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_map_h               | 31:0          | xmem_in        |                |          1 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_map_count           | 31:0          | xmem_in        |                |          2 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_kernel_w            | 31:0          | xmem_in        |                |          3 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_kernel_h            | 31:0          | xmem_in        |                |          4 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer1_kernel_count        | 31:0          | xmem_in        |                |          5 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_data_address0       | 16:0          | ap_memory_xmem |                |          6 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_data_ce0            | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_data_q0             | 63:0          | ap_memory_xmem |                |          6 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_address0      | 16:0          | ap_memory_xmem |                |          7 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_ce0           | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_we0           | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_d0            | 63:0          | ap_memory_xmem |                |          7 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_q0            | 63:0          | ap_memory_xmem |                |          7 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_address1      | 16:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_ce1           | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_we1           | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_d1            | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_error_q1            | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_address0          | 6:0           | ap_memory_xmem |                |          8 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_ce0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_we0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_d0                | 63:0          | ap_memory_xmem |                |          8 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_q0                | 63:0          | ap_memory_xmem |                |          8 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_address1          | 6:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_ce1               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_we1               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_b_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_address0         | 6:0           | ap_memory_xmem |                |          9 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_ce0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_we0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_d0               | 63:0          | ap_memory_xmem |                |          9 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_q0               | 63:0          | ap_memory_xmem |                |          9 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_address1         | 6:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_ce1              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_we1              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_db_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_address0          | 15:0          | ap_memory_xmem |                |         10 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_ce0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_we0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_d0                | 63:0          | ap_memory_xmem |                |         10 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_q0                | 63:0          | ap_memory_xmem |                |         10 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_address1          | 15:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_ce1               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_we1               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_W_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_address0         | 15:0          | ap_memory_xmem |                |         11 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_ce0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_we0              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_d0               | 63:0          | ap_memory_xmem |                |         11 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_q0               | 63:0          | ap_memory_xmem |                |         11 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_address1         | 15:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_ce1              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_we1              | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_d1               | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_dW_q1               | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_address0 | 9:0           | ap_memory_xmem |                |         12 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_ce0      | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_we0      | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_d0       | 63:0          | ap_memory_xmem |                |         12 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_q0       | 63:0          | ap_memory_xmem |                |         12 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_address1 | 9:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_ce1      | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_we1      | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_d1       | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| c5_conv_layer2_map_common_q1       | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer1_map_w                | 31:0          | xmem_in        |                |         13 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer1_map_h                | 31:0          | xmem_in        |                |         14 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer1_map_count            | 31:0          | xmem_in        |                |         15 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer1_kernel_w             | 31:0          | xmem_in        |                |         16 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer1_kernel_h             | 31:0          | xmem_in        |                |         17 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer1_kernel_count         | 31:0          | xmem_in        |                |         18 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_data_address0        | 16:0          | ap_memory_xmem |                |         19 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_data_ce0             | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_data_we0             | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_data_d0              | 63:0          | ap_memory_xmem |                |         19 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_address0       | 16:0          | ap_memory_xmem |                |         20 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_ce0            | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_we0            | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_d0             | 63:0          | ap_memory_xmem |                |         20 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_q0             | 63:0          | ap_memory_xmem |                |         20 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_address1       | 16:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_ce1            | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_we1            | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_d1             | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_error_q1             | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_b_address0           | 6:0           | ap_memory_xmem |                |         21 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_b_ce0                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_b_q0                 | 63:0          | ap_memory_xmem |                |         21 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_address0          | 6:0           | ap_memory_xmem |                |         22 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_ce0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_we0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_d0                | 63:0          | ap_memory_xmem |                |         22 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_q0                | 63:0          | ap_memory_xmem |                |         22 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_address1          | 6:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_ce1               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_we1               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_db_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_W_address0           | 15:0          | ap_memory_xmem |                |         23 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_W_ce0                | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_W_q0                 | 63:0          | ap_memory_xmem |                |         23 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_address0          | 15:0          | ap_memory_xmem |                |         24 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_ce0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_we0               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_d0                | 63:0          | ap_memory_xmem |                |         24 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_q0                | 63:0          | ap_memory_xmem |                |         24 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_address1          | 15:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_ce1               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_we1               | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_d1                | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_dW_q1                | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_address0  | 9:0           | ap_memory_xmem |                |         25 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_ce0       | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_we0       | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_d0        | 63:0          | ap_memory_xmem |                |         25 | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_q0        | 63:0          | ap_memory_xmem |                |         25 | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_address1  | 9:0           | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_ce1       | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_we1       | 1             | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_d1        | 63:0          | ap_memory_xmem |                |            | out  |
+------------------------------------+---------------+----------------+----------------+------------+------+
| output_layer2_map_common_q1        | 63:0          | ap_memory_xmem |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
| ap_ce                              | 1             | ap_ctrl        |                |            | in   |
+------------------------------------+---------------+----------------+----------------+------------+------+
DEBUG - inst:inst_conv_fprop1
INFO - +-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| func_name   |   is_array |   offset | varname                      | dir   |   width |   depth | remark        |
+=============+============+==========+==============================+=======+=========+=========+===============+
| conv_fprop1 |          0 |        0 | input_layer1_map_w           | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |        4 | input_layer1_map_h           | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |        8 | input_layer1_map_count       | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       12 | input_layer1_kernel_w        | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       16 | input_layer1_kernel_h        | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       20 | input_layer1_kernel_count    | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |     2048 | input_layer2_data_q0         | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |   985088 | input_layer2_error_d0        | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |   985088 | input_layer2_error_q0        | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |   985088 | input_layer2_error_d1        | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |   985088 | input_layer2_error_q1        | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1968128 | input_layer2_b_d0            | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1968128 | input_layer2_b_q0            | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1968128 | input_layer2_b_d1            | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1968128 | input_layer2_b_q1            | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1969088 | input_layer2_db_d0           | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1969088 | input_layer2_db_q0           | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1969088 | input_layer2_db_d1           | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1969088 | input_layer2_db_q1           | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1970048 | input_layer2_W_d0            | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1970048 | input_layer2_W_q0            | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1970048 | input_layer2_W_d1            | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  1970048 | input_layer2_W_q1            | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2354048 | input_layer2_dW_d0           | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2354048 | input_layer2_dW_q0           | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2354048 | input_layer2_dW_d1           | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2354048 | input_layer2_dW_q1           | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2738048 | input_layer2_map_common_d0   | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2738048 | input_layer2_map_common_q0   | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2738048 | input_layer2_map_common_d1   | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2738048 | input_layer2_map_common_q1   | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       24 | c1_conv_layer1_map_w         | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       28 | c1_conv_layer1_map_h         | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       32 | c1_conv_layer1_map_count     | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       36 | c1_conv_layer1_kernel_w      | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       40 | c1_conv_layer1_kernel_h      | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          0 |       44 | c1_conv_layer1_kernel_count  | in    |      32 |       1 |               |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  2746240 | c1_conv_layer2_data_d0       | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  3729280 | c1_conv_layer2_error_d0      | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  3729280 | c1_conv_layer2_error_q0      | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  3729280 | c1_conv_layer2_error_d1      | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  3729280 | c1_conv_layer2_error_q1      | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  4712320 | c1_conv_layer2_b_q0          | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  4713280 | c1_conv_layer2_db_d0         | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  4713280 | c1_conv_layer2_db_q0         | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  4713280 | c1_conv_layer2_db_d1         | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  4713280 | c1_conv_layer2_db_q1         | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  4714240 | c1_conv_layer2_W_q0          | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  5098240 | c1_conv_layer2_dW_d0         | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  5098240 | c1_conv_layer2_dW_q0         | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  5098240 | c1_conv_layer2_dW_d1         | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  5098240 | c1_conv_layer2_dW_q1         | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  5482240 | c1_conv_layer2_map_common_d0 | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 |  5482240 | c1_conv_layer2_map_common_q0 | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| conv_fprop1 |          1 | 19211392 | pconnection_q0               | in    |       1 |      96 | addr_width=7  |
+-------------+------------+----------+------------------------------+-------+---------+---------+---------------+
DEBUG - inst:inst_conv_fprop2
INFO - +-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| func_name   |   is_array |   offset | varname                         | dir   |   width |   depth | remark        |
+=============+============+==========+=================================+=======+=========+=========+===============+
| conv_fprop2 |          0 |       48 | s2_pooling_layer1_map_w         | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       52 | s2_pooling_layer1_map_h         | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       56 | s2_pooling_layer1_map_count     | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       60 | s2_pooling_layer1_kernel_w      | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       64 | s2_pooling_layer1_kernel_h      | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       68 | s2_pooling_layer1_kernel_count  | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  5490432 | s2_pooling_layer2_data_q0       | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  6473472 | s2_pooling_layer2_error_d0      | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  6473472 | s2_pooling_layer2_error_q0      | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  6473472 | s2_pooling_layer2_error_d1      | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  6473472 | s2_pooling_layer2_error_q1      | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7456512 | s2_pooling_layer2_b_d0          | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7456512 | s2_pooling_layer2_b_q0          | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7456512 | s2_pooling_layer2_b_d1          | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7456512 | s2_pooling_layer2_b_q1          | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7457472 | s2_pooling_layer2_db_d0         | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7457472 | s2_pooling_layer2_db_q0         | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7457472 | s2_pooling_layer2_db_d1         | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7457472 | s2_pooling_layer2_db_q1         | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7458432 | s2_pooling_layer2_W_d0          | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7458432 | s2_pooling_layer2_W_q0          | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7458432 | s2_pooling_layer2_W_d1          | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7458432 | s2_pooling_layer2_W_q1          | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7842432 | s2_pooling_layer2_dW_d0         | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7842432 | s2_pooling_layer2_dW_q0         | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7842432 | s2_pooling_layer2_dW_d1         | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  7842432 | s2_pooling_layer2_dW_q1         | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  8226432 | s2_pooling_layer2_map_common_d0 | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  8226432 | s2_pooling_layer2_map_common_q0 | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  8226432 | s2_pooling_layer2_map_common_d1 | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  8226432 | s2_pooling_layer2_map_common_q1 | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       72 | c3_conv_layer1_map_w            | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       76 | c3_conv_layer1_map_h            | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       80 | c3_conv_layer1_map_count        | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       84 | c3_conv_layer1_kernel_w         | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       88 | c3_conv_layer1_kernel_h         | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          0 |       92 | c3_conv_layer1_kernel_count     | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  8234624 | c3_conv_layer2_data_d0          | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  9217664 | c3_conv_layer2_error_d0         | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  9217664 | c3_conv_layer2_error_q0         | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  9217664 | c3_conv_layer2_error_d1         | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 |  9217664 | c3_conv_layer2_error_q1         | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10200704 | c3_conv_layer2_b_q0             | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10201664 | c3_conv_layer2_db_d0            | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10201664 | c3_conv_layer2_db_q0            | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10201664 | c3_conv_layer2_db_d1            | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10201664 | c3_conv_layer2_db_q1            | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10202624 | c3_conv_layer2_W_q0             | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10586624 | c3_conv_layer2_dW_d0            | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10586624 | c3_conv_layer2_dW_q0            | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10586624 | c3_conv_layer2_dW_d1            | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10586624 | c3_conv_layer2_dW_q1            | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10970624 | c3_conv_layer2_map_common_d0    | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 10970624 | c3_conv_layer2_map_common_q0    | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop2 |          1 | 19211392 | pconnection_q0                  | in    |       1 |      96 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
DEBUG - inst:inst_conv_fprop3
INFO - +-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| func_name   |   is_array |   offset | varname                         | dir   |   width |   depth | remark        |
+=============+============+==========+=================================+=======+=========+=========+===============+
| conv_fprop3 |          0 |       96 | s4_pooling_layer1_map_w         | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      100 | s4_pooling_layer1_map_h         | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      104 | s4_pooling_layer1_map_count     | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      108 | s4_pooling_layer1_kernel_w      | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      112 | s4_pooling_layer1_kernel_h      | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      116 | s4_pooling_layer1_kernel_count  | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 10978816 | s4_pooling_layer2_data_q0       | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 11961856 | s4_pooling_layer2_error_d0      | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 11961856 | s4_pooling_layer2_error_q0      | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 11961856 | s4_pooling_layer2_error_d1      | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 11961856 | s4_pooling_layer2_error_q1      | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12944896 | s4_pooling_layer2_b_d0          | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12944896 | s4_pooling_layer2_b_q0          | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12944896 | s4_pooling_layer2_b_d1          | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12944896 | s4_pooling_layer2_b_q1          | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12945856 | s4_pooling_layer2_db_d0         | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12945856 | s4_pooling_layer2_db_q0         | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12945856 | s4_pooling_layer2_db_d1         | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12945856 | s4_pooling_layer2_db_q1         | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12946816 | s4_pooling_layer2_W_d0          | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12946816 | s4_pooling_layer2_W_q0          | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12946816 | s4_pooling_layer2_W_d1          | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 12946816 | s4_pooling_layer2_W_q1          | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13330816 | s4_pooling_layer2_dW_d0         | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13330816 | s4_pooling_layer2_dW_q0         | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13330816 | s4_pooling_layer2_dW_d1         | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13330816 | s4_pooling_layer2_dW_q1         | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13714816 | s4_pooling_layer2_map_common_d0 | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13714816 | s4_pooling_layer2_map_common_q0 | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13714816 | s4_pooling_layer2_map_common_d1 | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13714816 | s4_pooling_layer2_map_common_q1 | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      120 | c5_conv_layer1_map_w            | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      124 | c5_conv_layer1_map_h            | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      128 | c5_conv_layer1_map_count        | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      132 | c5_conv_layer1_kernel_w         | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      136 | c5_conv_layer1_kernel_h         | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          0 |      140 | c5_conv_layer1_kernel_count     | in    |      32 |       1 |               |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 13723008 | c5_conv_layer2_data_d0          | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 14706048 | c5_conv_layer2_error_d0         | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 14706048 | c5_conv_layer2_error_q0         | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 14706048 | c5_conv_layer2_error_d1         | out   |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 14706048 | c5_conv_layer2_error_q1         | in    |      64 |  122880 | addr_width=17 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 15689088 | c5_conv_layer2_b_q0             | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 15690048 | c5_conv_layer2_db_d0            | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 15690048 | c5_conv_layer2_db_q0            | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 15690048 | c5_conv_layer2_db_d1            | out   |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 15690048 | c5_conv_layer2_db_q1            | in    |      64 |     120 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 15691008 | c5_conv_layer2_W_q0             | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 16075008 | c5_conv_layer2_dW_d0            | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 16075008 | c5_conv_layer2_dW_q0            | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 16075008 | c5_conv_layer2_dW_d1            | out   |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 16075008 | c5_conv_layer2_dW_q1            | in    |      64 |   48000 | addr_width=16 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 16459008 | c5_conv_layer2_map_common_d0    | out   |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 16459008 | c5_conv_layer2_map_common_q0    | in    |      64 |    1024 | addr_width=10 |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| conv_fprop3 |          1 | 19211392 | pconnection_q0                  | in    |       1 |      96 | addr_width=7  |
+-------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
DEBUG - inst:inst_max_pooling_fprop1
INFO - +--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| func_name          |   is_array |   offset | varname                         | dir   |   width |   depth | remark        |
+====================+============+==========+=================================+=======+=========+=========+===============+
| max_pooling_fprop1 |          0 |       24 | c1_conv_layer1_map_w            | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       28 | c1_conv_layer1_map_h            | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       32 | c1_conv_layer1_map_count        | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       36 | c1_conv_layer1_kernel_w         | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       40 | c1_conv_layer1_kernel_h         | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       44 | c1_conv_layer1_kernel_count     | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  2746240 | c1_conv_layer2_data_q0          | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  2746240 | c1_conv_layer2_data_q1          | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  3729280 | c1_conv_layer2_error_d0         | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  3729280 | c1_conv_layer2_error_q0         | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  3729280 | c1_conv_layer2_error_d1         | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  3729280 | c1_conv_layer2_error_q1         | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4712320 | c1_conv_layer2_b_d0             | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4712320 | c1_conv_layer2_b_q0             | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4712320 | c1_conv_layer2_b_d1             | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4712320 | c1_conv_layer2_b_q1             | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4713280 | c1_conv_layer2_db_d0            | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4713280 | c1_conv_layer2_db_q0            | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4713280 | c1_conv_layer2_db_d1            | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4713280 | c1_conv_layer2_db_q1            | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4714240 | c1_conv_layer2_W_d0             | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4714240 | c1_conv_layer2_W_q0             | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4714240 | c1_conv_layer2_W_d1             | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  4714240 | c1_conv_layer2_W_q1             | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5098240 | c1_conv_layer2_dW_d0            | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5098240 | c1_conv_layer2_dW_q0            | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5098240 | c1_conv_layer2_dW_d1            | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5098240 | c1_conv_layer2_dW_q1            | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5482240 | c1_conv_layer2_map_common_d0    | out   |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5482240 | c1_conv_layer2_map_common_q0    | in    |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5482240 | c1_conv_layer2_map_common_d1    | out   |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5482240 | c1_conv_layer2_map_common_q1    | in    |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       48 | s2_pooling_layer1_map_w         | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       52 | s2_pooling_layer1_map_h         | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       56 | s2_pooling_layer1_map_count     | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       60 | s2_pooling_layer1_kernel_w      | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       64 | s2_pooling_layer1_kernel_h      | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          0 |       68 | s2_pooling_layer1_kernel_count  | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  5490432 | s2_pooling_layer2_data_d0       | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  6473472 | s2_pooling_layer2_error_d0      | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  6473472 | s2_pooling_layer2_error_q0      | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  6473472 | s2_pooling_layer2_error_d1      | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  6473472 | s2_pooling_layer2_error_q1      | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7456512 | s2_pooling_layer2_b_d0          | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7456512 | s2_pooling_layer2_b_q0          | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7456512 | s2_pooling_layer2_b_d1          | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7456512 | s2_pooling_layer2_b_q1          | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7457472 | s2_pooling_layer2_db_d0         | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7457472 | s2_pooling_layer2_db_q0         | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7457472 | s2_pooling_layer2_db_d1         | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7457472 | s2_pooling_layer2_db_q1         | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7458432 | s2_pooling_layer2_W_d0          | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7458432 | s2_pooling_layer2_W_q0          | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7458432 | s2_pooling_layer2_W_d1          | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7458432 | s2_pooling_layer2_W_q1          | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7842432 | s2_pooling_layer2_dW_d0         | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7842432 | s2_pooling_layer2_dW_q0         | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7842432 | s2_pooling_layer2_dW_d1         | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  7842432 | s2_pooling_layer2_dW_q1         | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  8226432 | s2_pooling_layer2_map_common_d0 | out   |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  8226432 | s2_pooling_layer2_map_common_q0 | in    |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  8226432 | s2_pooling_layer2_map_common_d1 | out   |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop1 |          1 |  8226432 | s2_pooling_layer2_map_common_q1 | in    |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
DEBUG - inst:inst_max_pooling_fprop2
INFO - +--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| func_name          |   is_array |   offset | varname                         | dir   |   width |   depth | remark        |
+====================+============+==========+=================================+=======+=========+=========+===============+
| max_pooling_fprop2 |          0 |       72 | c3_conv_layer1_map_w            | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |       76 | c3_conv_layer1_map_h            | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |       80 | c3_conv_layer1_map_count        | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |       84 | c3_conv_layer1_kernel_w         | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |       88 | c3_conv_layer1_kernel_h         | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |       92 | c3_conv_layer1_kernel_count     | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 |  8234624 | c3_conv_layer2_data_q0          | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 |  8234624 | c3_conv_layer2_data_q1          | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 |  9217664 | c3_conv_layer2_error_d0         | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 |  9217664 | c3_conv_layer2_error_q0         | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 |  9217664 | c3_conv_layer2_error_d1         | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 |  9217664 | c3_conv_layer2_error_q1         | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10200704 | c3_conv_layer2_b_d0             | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10200704 | c3_conv_layer2_b_q0             | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10200704 | c3_conv_layer2_b_d1             | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10200704 | c3_conv_layer2_b_q1             | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10201664 | c3_conv_layer2_db_d0            | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10201664 | c3_conv_layer2_db_q0            | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10201664 | c3_conv_layer2_db_d1            | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10201664 | c3_conv_layer2_db_q1            | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10202624 | c3_conv_layer2_W_d0             | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10202624 | c3_conv_layer2_W_q0             | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10202624 | c3_conv_layer2_W_d1             | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10202624 | c3_conv_layer2_W_q1             | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10586624 | c3_conv_layer2_dW_d0            | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10586624 | c3_conv_layer2_dW_q0            | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10586624 | c3_conv_layer2_dW_d1            | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10586624 | c3_conv_layer2_dW_q1            | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10970624 | c3_conv_layer2_map_common_d0    | out   |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10970624 | c3_conv_layer2_map_common_q0    | in    |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10970624 | c3_conv_layer2_map_common_d1    | out   |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10970624 | c3_conv_layer2_map_common_q1    | in    |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |       96 | s4_pooling_layer1_map_w         | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |      100 | s4_pooling_layer1_map_h         | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |      104 | s4_pooling_layer1_map_count     | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |      108 | s4_pooling_layer1_kernel_w      | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |      112 | s4_pooling_layer1_kernel_h      | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          0 |      116 | s4_pooling_layer1_kernel_count  | in    |      32 |       1 |               |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 10978816 | s4_pooling_layer2_data_d0       | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 11961856 | s4_pooling_layer2_error_d0      | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 11961856 | s4_pooling_layer2_error_q0      | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 11961856 | s4_pooling_layer2_error_d1      | out   |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 11961856 | s4_pooling_layer2_error_q1      | in    |      64 |  122880 | addr_width=17 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12944896 | s4_pooling_layer2_b_d0          | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12944896 | s4_pooling_layer2_b_q0          | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12944896 | s4_pooling_layer2_b_d1          | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12944896 | s4_pooling_layer2_b_q1          | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12945856 | s4_pooling_layer2_db_d0         | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12945856 | s4_pooling_layer2_db_q0         | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12945856 | s4_pooling_layer2_db_d1         | out   |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12945856 | s4_pooling_layer2_db_q1         | in    |      64 |     120 | addr_width=7  |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12946816 | s4_pooling_layer2_W_d0          | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12946816 | s4_pooling_layer2_W_q0          | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12946816 | s4_pooling_layer2_W_d1          | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 12946816 | s4_pooling_layer2_W_q1          | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 13330816 | s4_pooling_layer2_dW_d0         | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 13330816 | s4_pooling_layer2_dW_q0         | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 13330816 | s4_pooling_layer2_dW_d1         | out   |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 13330816 | s4_pooling_layer2_dW_q1         | in    |      64 |   48000 | addr_width=16 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 13714816 | s4_pooling_layer2_map_common_d0 | out   |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 13714816 | s4_pooling_layer2_map_common_q0 | in    |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 13714816 | s4_pooling_layer2_map_common_d1 | out   |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
| max_pooling_fprop2 |          1 | 13714816 | s4_pooling_layer2_map_common_q1 | in    |      64 |    1024 | addr_width=10 |
+--------------------+------------+----------+---------------------------------+-------+---------+---------+---------------+
DEBUG - inst:inst_fully_connected_fprop
INFO - +-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| func_name             |   is_array |   offset | varname                      | dir   |   width |   depth | remark        |
+=======================+============+==========+==============================+=======+=========+=========+===============+
| fully_connected_fprop |          0 |      120 | c5_conv_layer1_map_w         | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      124 | c5_conv_layer1_map_h         | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      128 | c5_conv_layer1_map_count     | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      132 | c5_conv_layer1_kernel_w      | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      136 | c5_conv_layer1_kernel_h      | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      140 | c5_conv_layer1_kernel_count  | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 13723008 | c5_conv_layer2_data_q0       | in    |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 14706048 | c5_conv_layer2_error_d0      | out   |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 14706048 | c5_conv_layer2_error_q0      | in    |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 14706048 | c5_conv_layer2_error_d1      | out   |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 14706048 | c5_conv_layer2_error_q1      | in    |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15689088 | c5_conv_layer2_b_d0          | out   |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15689088 | c5_conv_layer2_b_q0          | in    |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15689088 | c5_conv_layer2_b_d1          | out   |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15689088 | c5_conv_layer2_b_q1          | in    |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15690048 | c5_conv_layer2_db_d0         | out   |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15690048 | c5_conv_layer2_db_q0         | in    |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15690048 | c5_conv_layer2_db_d1         | out   |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15690048 | c5_conv_layer2_db_q1         | in    |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15691008 | c5_conv_layer2_W_d0          | out   |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15691008 | c5_conv_layer2_W_q0          | in    |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15691008 | c5_conv_layer2_W_d1          | out   |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 15691008 | c5_conv_layer2_W_q1          | in    |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16075008 | c5_conv_layer2_dW_d0         | out   |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16075008 | c5_conv_layer2_dW_q0         | in    |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16075008 | c5_conv_layer2_dW_d1         | out   |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16075008 | c5_conv_layer2_dW_q1         | in    |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16459008 | c5_conv_layer2_map_common_d0 | out   |      64 |    1024 | addr_width=10 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16459008 | c5_conv_layer2_map_common_q0 | in    |      64 |    1024 | addr_width=10 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16459008 | c5_conv_layer2_map_common_d1 | out   |      64 |    1024 | addr_width=10 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16459008 | c5_conv_layer2_map_common_q1 | in    |      64 |    1024 | addr_width=10 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      144 | output_layer1_map_w          | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      148 | output_layer1_map_h          | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      152 | output_layer1_map_count      | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      156 | output_layer1_kernel_w       | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      160 | output_layer1_kernel_h       | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          0 |      164 | output_layer1_kernel_count   | in    |      32 |       1 |               |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 16467200 | output_layer2_data_d0        | out   |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 17450240 | output_layer2_error_d0       | out   |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 17450240 | output_layer2_error_q0       | in    |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 17450240 | output_layer2_error_d1       | out   |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 17450240 | output_layer2_error_q1       | in    |      64 |  122880 | addr_width=17 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18433280 | output_layer2_b_q0           | in    |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18434240 | output_layer2_db_d0          | out   |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18434240 | output_layer2_db_q0          | in    |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18434240 | output_layer2_db_d1          | out   |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18434240 | output_layer2_db_q1          | in    |      64 |     120 | addr_width=7  |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18435200 | output_layer2_W_q0           | in    |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18819200 | output_layer2_dW_d0          | out   |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18819200 | output_layer2_dW_q0          | in    |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18819200 | output_layer2_dW_d1          | out   |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 18819200 | output_layer2_dW_q1          | in    |      64 |   48000 | addr_width=16 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 19203200 | output_layer2_map_common_d0  | out   |      64 |    1024 | addr_width=10 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 19203200 | output_layer2_map_common_q0  | in    |      64 |    1024 | addr_width=10 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 19203200 | output_layer2_map_common_d1  | out   |      64 |    1024 | addr_width=10 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
| fully_connected_fprop |          1 | 19203200 | output_layer2_map_common_q1  | in    |      64 |    1024 | addr_width=10 |
+-----------------------+------------+----------+------------------------------+-------+---------+---------+---------------+
INFO - generate the verilog code
INFO - create inst conv_fprop1 inst_conv_fprop1
DEBUG - Initial check_signal begin
WARNING - 1 bit memory array is detected in conv_fprop1
INFO - ap_memory_xmem: pconnection 1bit = 96
DEBUG - Initial check_signal end
DEBUG - logic conv_fprop1_ready
INFO - xmem_in: input_layer1_map_w
DEBUG - logic conv_fprop1_input_layer1_map_w
INFO - xmem_in: input_layer1_map_h
DEBUG - logic conv_fprop1_input_layer1_map_h
INFO - xmem_in: input_layer1_map_count
DEBUG - logic conv_fprop1_input_layer1_map_count
INFO - xmem_in: input_layer1_kernel_w
DEBUG - logic conv_fprop1_input_layer1_kernel_w
INFO - xmem_in: input_layer1_kernel_h
DEBUG - logic conv_fprop1_input_layer1_kernel_h
INFO - xmem_in: input_layer1_kernel_count
DEBUG - logic conv_fprop1_input_layer1_kernel_count
INFO - xmem_in: c1_conv_layer1_map_w
DEBUG - logic conv_fprop1_c1_conv_layer1_map_w
INFO - xmem_in: c1_conv_layer1_map_h
DEBUG - logic conv_fprop1_c1_conv_layer1_map_h
INFO - xmem_in: c1_conv_layer1_map_count
DEBUG - logic conv_fprop1_c1_conv_layer1_map_count
INFO - xmem_in: c1_conv_layer1_kernel_w
DEBUG - logic conv_fprop1_c1_conv_layer1_kernel_w
INFO - xmem_in: c1_conv_layer1_kernel_h
DEBUG - logic conv_fprop1_c1_conv_layer1_kernel_h
INFO - xmem_in: c1_conv_layer1_kernel_count
DEBUG - logic conv_fprop1_c1_conv_layer1_kernel_count
INFO - ap_memory_xmem: Replace input_layer2_data_address0 to conv_fprop1_input_layer2_data_address0
DEBUG - logic conv_fprop1_input_layer2_data_address0
INFO - ap_memory_xmem: Replace input_layer2_data_ce0 to conv_fprop1_input_layer2_data_ce0
DEBUG - logic conv_fprop1_input_layer2_data_ce0
INFO - ap_memory_xmem: Replace input_layer2_data_q0 to conv_fprop1_input_layer2_data_q0
DEBUG - logic conv_fprop1_input_layer2_data_q0
INFO - ap_memory_xmem: Replace input_layer2_error_address0 to conv_fprop1_input_layer2_error_address0
DEBUG - logic conv_fprop1_input_layer2_error_address0
INFO - ap_memory_xmem: Replace input_layer2_error_ce0 to conv_fprop1_input_layer2_error_ce0
DEBUG - logic conv_fprop1_input_layer2_error_ce0
INFO - ap_memory_xmem: Replace input_layer2_error_we0 to conv_fprop1_input_layer2_error_we0
DEBUG - logic conv_fprop1_input_layer2_error_we0
INFO - ap_memory_xmem: Replace input_layer2_error_d0 to conv_fprop1_input_layer2_error_d0
DEBUG - logic conv_fprop1_input_layer2_error_d0
INFO - ap_memory_xmem: Replace input_layer2_error_q0 to conv_fprop1_input_layer2_error_q0
DEBUG - logic conv_fprop1_input_layer2_error_q0
INFO - ap_memory_xmem: Replace input_layer2_error_address1 to conv_fprop1_input_layer2_error_address1
DEBUG - logic conv_fprop1_input_layer2_error_address1
INFO - ap_memory_xmem: Replace input_layer2_error_ce1 to conv_fprop1_input_layer2_error_ce1
DEBUG - logic conv_fprop1_input_layer2_error_ce1
INFO - ap_memory_xmem: Replace input_layer2_error_we1 to conv_fprop1_input_layer2_error_we1
DEBUG - logic conv_fprop1_input_layer2_error_we1
INFO - ap_memory_xmem: Replace input_layer2_error_d1 to conv_fprop1_input_layer2_error_d1
DEBUG - logic conv_fprop1_input_layer2_error_d1
INFO - ap_memory_xmem: Replace input_layer2_error_q1 to conv_fprop1_input_layer2_error_q1
DEBUG - logic conv_fprop1_input_layer2_error_q1
INFO - ap_memory_xmem: Replace input_layer2_b_address0 to conv_fprop1_input_layer2_b_address0
DEBUG - logic conv_fprop1_input_layer2_b_address0
INFO - ap_memory_xmem: Replace input_layer2_b_ce0 to conv_fprop1_input_layer2_b_ce0
DEBUG - logic conv_fprop1_input_layer2_b_ce0
INFO - ap_memory_xmem: Replace input_layer2_b_we0 to conv_fprop1_input_layer2_b_we0
DEBUG - logic conv_fprop1_input_layer2_b_we0
INFO - ap_memory_xmem: Replace input_layer2_b_d0 to conv_fprop1_input_layer2_b_d0
DEBUG - logic conv_fprop1_input_layer2_b_d0
INFO - ap_memory_xmem: Replace input_layer2_b_q0 to conv_fprop1_input_layer2_b_q0
DEBUG - logic conv_fprop1_input_layer2_b_q0
INFO - ap_memory_xmem: Replace input_layer2_b_address1 to conv_fprop1_input_layer2_b_address1
DEBUG - logic conv_fprop1_input_layer2_b_address1
INFO - ap_memory_xmem: Replace input_layer2_b_ce1 to conv_fprop1_input_layer2_b_ce1
DEBUG - logic conv_fprop1_input_layer2_b_ce1
INFO - ap_memory_xmem: Replace input_layer2_b_we1 to conv_fprop1_input_layer2_b_we1
DEBUG - logic conv_fprop1_input_layer2_b_we1
INFO - ap_memory_xmem: Replace input_layer2_b_d1 to conv_fprop1_input_layer2_b_d1
DEBUG - logic conv_fprop1_input_layer2_b_d1
INFO - ap_memory_xmem: Replace input_layer2_b_q1 to conv_fprop1_input_layer2_b_q1
DEBUG - logic conv_fprop1_input_layer2_b_q1
INFO - ap_memory_xmem: Replace input_layer2_db_address0 to conv_fprop1_input_layer2_db_address0
DEBUG - logic conv_fprop1_input_layer2_db_address0
INFO - ap_memory_xmem: Replace input_layer2_db_ce0 to conv_fprop1_input_layer2_db_ce0
DEBUG - logic conv_fprop1_input_layer2_db_ce0
INFO - ap_memory_xmem: Replace input_layer2_db_we0 to conv_fprop1_input_layer2_db_we0
DEBUG - logic conv_fprop1_input_layer2_db_we0
INFO - ap_memory_xmem: Replace input_layer2_db_d0 to conv_fprop1_input_layer2_db_d0
DEBUG - logic conv_fprop1_input_layer2_db_d0
INFO - ap_memory_xmem: Replace input_layer2_db_q0 to conv_fprop1_input_layer2_db_q0
DEBUG - logic conv_fprop1_input_layer2_db_q0
INFO - ap_memory_xmem: Replace input_layer2_db_address1 to conv_fprop1_input_layer2_db_address1
DEBUG - logic conv_fprop1_input_layer2_db_address1
INFO - ap_memory_xmem: Replace input_layer2_db_ce1 to conv_fprop1_input_layer2_db_ce1
DEBUG - logic conv_fprop1_input_layer2_db_ce1
INFO - ap_memory_xmem: Replace input_layer2_db_we1 to conv_fprop1_input_layer2_db_we1
DEBUG - logic conv_fprop1_input_layer2_db_we1
INFO - ap_memory_xmem: Replace input_layer2_db_d1 to conv_fprop1_input_layer2_db_d1
DEBUG - logic conv_fprop1_input_layer2_db_d1
INFO - ap_memory_xmem: Replace input_layer2_db_q1 to conv_fprop1_input_layer2_db_q1
DEBUG - logic conv_fprop1_input_layer2_db_q1
INFO - ap_memory_xmem: Replace input_layer2_W_address0 to conv_fprop1_input_layer2_W_address0
DEBUG - logic conv_fprop1_input_layer2_W_address0
INFO - ap_memory_xmem: Replace input_layer2_W_ce0 to conv_fprop1_input_layer2_W_ce0
DEBUG - logic conv_fprop1_input_layer2_W_ce0
INFO - ap_memory_xmem: Replace input_layer2_W_we0 to conv_fprop1_input_layer2_W_we0
DEBUG - logic conv_fprop1_input_layer2_W_we0
INFO - ap_memory_xmem: Replace input_layer2_W_d0 to conv_fprop1_input_layer2_W_d0
DEBUG - logic conv_fprop1_input_layer2_W_d0
INFO - ap_memory_xmem: Replace input_layer2_W_q0 to conv_fprop1_input_layer2_W_q0
DEBUG - logic conv_fprop1_input_layer2_W_q0
INFO - ap_memory_xmem: Replace input_layer2_W_address1 to conv_fprop1_input_layer2_W_address1
DEBUG - logic conv_fprop1_input_layer2_W_address1
INFO - ap_memory_xmem: Replace input_layer2_W_ce1 to conv_fprop1_input_layer2_W_ce1
DEBUG - logic conv_fprop1_input_layer2_W_ce1
INFO - ap_memory_xmem: Replace input_layer2_W_we1 to conv_fprop1_input_layer2_W_we1
DEBUG - logic conv_fprop1_input_layer2_W_we1
INFO - ap_memory_xmem: Replace input_layer2_W_d1 to conv_fprop1_input_layer2_W_d1
DEBUG - logic conv_fprop1_input_layer2_W_d1
INFO - ap_memory_xmem: Replace input_layer2_W_q1 to conv_fprop1_input_layer2_W_q1
DEBUG - logic conv_fprop1_input_layer2_W_q1
INFO - ap_memory_xmem: Replace input_layer2_dW_address0 to conv_fprop1_input_layer2_dW_address0
DEBUG - logic conv_fprop1_input_layer2_dW_address0
INFO - ap_memory_xmem: Replace input_layer2_dW_ce0 to conv_fprop1_input_layer2_dW_ce0
DEBUG - logic conv_fprop1_input_layer2_dW_ce0
INFO - ap_memory_xmem: Replace input_layer2_dW_we0 to conv_fprop1_input_layer2_dW_we0
DEBUG - logic conv_fprop1_input_layer2_dW_we0
INFO - ap_memory_xmem: Replace input_layer2_dW_d0 to conv_fprop1_input_layer2_dW_d0
DEBUG - logic conv_fprop1_input_layer2_dW_d0
INFO - ap_memory_xmem: Replace input_layer2_dW_q0 to conv_fprop1_input_layer2_dW_q0
DEBUG - logic conv_fprop1_input_layer2_dW_q0
INFO - ap_memory_xmem: Replace input_layer2_dW_address1 to conv_fprop1_input_layer2_dW_address1
DEBUG - logic conv_fprop1_input_layer2_dW_address1
INFO - ap_memory_xmem: Replace input_layer2_dW_ce1 to conv_fprop1_input_layer2_dW_ce1
DEBUG - logic conv_fprop1_input_layer2_dW_ce1
INFO - ap_memory_xmem: Replace input_layer2_dW_we1 to conv_fprop1_input_layer2_dW_we1
DEBUG - logic conv_fprop1_input_layer2_dW_we1
INFO - ap_memory_xmem: Replace input_layer2_dW_d1 to conv_fprop1_input_layer2_dW_d1
DEBUG - logic conv_fprop1_input_layer2_dW_d1
INFO - ap_memory_xmem: Replace input_layer2_dW_q1 to conv_fprop1_input_layer2_dW_q1
DEBUG - logic conv_fprop1_input_layer2_dW_q1
INFO - ap_memory_xmem: Replace input_layer2_map_common_address0 to conv_fprop1_input_layer2_map_common_address0
DEBUG - logic conv_fprop1_input_layer2_map_common_address0
INFO - ap_memory_xmem: Replace input_layer2_map_common_ce0 to conv_fprop1_input_layer2_map_common_ce0
DEBUG - logic conv_fprop1_input_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace input_layer2_map_common_we0 to conv_fprop1_input_layer2_map_common_we0
DEBUG - logic conv_fprop1_input_layer2_map_common_we0
INFO - ap_memory_xmem: Replace input_layer2_map_common_d0 to conv_fprop1_input_layer2_map_common_d0
DEBUG - logic conv_fprop1_input_layer2_map_common_d0
INFO - ap_memory_xmem: Replace input_layer2_map_common_q0 to conv_fprop1_input_layer2_map_common_q0
DEBUG - logic conv_fprop1_input_layer2_map_common_q0
INFO - ap_memory_xmem: Replace input_layer2_map_common_address1 to conv_fprop1_input_layer2_map_common_address1
DEBUG - logic conv_fprop1_input_layer2_map_common_address1
INFO - ap_memory_xmem: Replace input_layer2_map_common_ce1 to conv_fprop1_input_layer2_map_common_ce1
DEBUG - logic conv_fprop1_input_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace input_layer2_map_common_we1 to conv_fprop1_input_layer2_map_common_we1
DEBUG - logic conv_fprop1_input_layer2_map_common_we1
INFO - ap_memory_xmem: Replace input_layer2_map_common_d1 to conv_fprop1_input_layer2_map_common_d1
DEBUG - logic conv_fprop1_input_layer2_map_common_d1
INFO - ap_memory_xmem: Replace input_layer2_map_common_q1 to conv_fprop1_input_layer2_map_common_q1
DEBUG - logic conv_fprop1_input_layer2_map_common_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_address0 to conv_fprop1_c1_conv_layer2_data_address0
DEBUG - logic conv_fprop1_c1_conv_layer2_data_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_ce0 to conv_fprop1_c1_conv_layer2_data_ce0
DEBUG - logic conv_fprop1_c1_conv_layer2_data_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_we0 to conv_fprop1_c1_conv_layer2_data_we0
DEBUG - logic conv_fprop1_c1_conv_layer2_data_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_d0 to conv_fprop1_c1_conv_layer2_data_d0
DEBUG - logic conv_fprop1_c1_conv_layer2_data_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_address0 to conv_fprop1_c1_conv_layer2_error_address0
DEBUG - logic conv_fprop1_c1_conv_layer2_error_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_ce0 to conv_fprop1_c1_conv_layer2_error_ce0
DEBUG - logic conv_fprop1_c1_conv_layer2_error_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_we0 to conv_fprop1_c1_conv_layer2_error_we0
DEBUG - logic conv_fprop1_c1_conv_layer2_error_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_d0 to conv_fprop1_c1_conv_layer2_error_d0
DEBUG - logic conv_fprop1_c1_conv_layer2_error_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_q0 to conv_fprop1_c1_conv_layer2_error_q0
DEBUG - logic conv_fprop1_c1_conv_layer2_error_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_address1 to conv_fprop1_c1_conv_layer2_error_address1
DEBUG - logic conv_fprop1_c1_conv_layer2_error_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_ce1 to conv_fprop1_c1_conv_layer2_error_ce1
DEBUG - logic conv_fprop1_c1_conv_layer2_error_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_we1 to conv_fprop1_c1_conv_layer2_error_we1
DEBUG - logic conv_fprop1_c1_conv_layer2_error_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_d1 to conv_fprop1_c1_conv_layer2_error_d1
DEBUG - logic conv_fprop1_c1_conv_layer2_error_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_q1 to conv_fprop1_c1_conv_layer2_error_q1
DEBUG - logic conv_fprop1_c1_conv_layer2_error_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_address0 to conv_fprop1_c1_conv_layer2_b_address0
DEBUG - logic conv_fprop1_c1_conv_layer2_b_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_ce0 to conv_fprop1_c1_conv_layer2_b_ce0
DEBUG - logic conv_fprop1_c1_conv_layer2_b_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_q0 to conv_fprop1_c1_conv_layer2_b_q0
DEBUG - logic conv_fprop1_c1_conv_layer2_b_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_address0 to conv_fprop1_c1_conv_layer2_db_address0
DEBUG - logic conv_fprop1_c1_conv_layer2_db_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_ce0 to conv_fprop1_c1_conv_layer2_db_ce0
DEBUG - logic conv_fprop1_c1_conv_layer2_db_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_we0 to conv_fprop1_c1_conv_layer2_db_we0
DEBUG - logic conv_fprop1_c1_conv_layer2_db_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_d0 to conv_fprop1_c1_conv_layer2_db_d0
DEBUG - logic conv_fprop1_c1_conv_layer2_db_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_q0 to conv_fprop1_c1_conv_layer2_db_q0
DEBUG - logic conv_fprop1_c1_conv_layer2_db_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_address1 to conv_fprop1_c1_conv_layer2_db_address1
DEBUG - logic conv_fprop1_c1_conv_layer2_db_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_ce1 to conv_fprop1_c1_conv_layer2_db_ce1
DEBUG - logic conv_fprop1_c1_conv_layer2_db_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_we1 to conv_fprop1_c1_conv_layer2_db_we1
DEBUG - logic conv_fprop1_c1_conv_layer2_db_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_d1 to conv_fprop1_c1_conv_layer2_db_d1
DEBUG - logic conv_fprop1_c1_conv_layer2_db_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_q1 to conv_fprop1_c1_conv_layer2_db_q1
DEBUG - logic conv_fprop1_c1_conv_layer2_db_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_address0 to conv_fprop1_c1_conv_layer2_W_address0
DEBUG - logic conv_fprop1_c1_conv_layer2_W_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_ce0 to conv_fprop1_c1_conv_layer2_W_ce0
DEBUG - logic conv_fprop1_c1_conv_layer2_W_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_q0 to conv_fprop1_c1_conv_layer2_W_q0
DEBUG - logic conv_fprop1_c1_conv_layer2_W_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_address0 to conv_fprop1_c1_conv_layer2_dW_address0
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_ce0 to conv_fprop1_c1_conv_layer2_dW_ce0
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_we0 to conv_fprop1_c1_conv_layer2_dW_we0
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_d0 to conv_fprop1_c1_conv_layer2_dW_d0
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_q0 to conv_fprop1_c1_conv_layer2_dW_q0
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_address1 to conv_fprop1_c1_conv_layer2_dW_address1
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_ce1 to conv_fprop1_c1_conv_layer2_dW_ce1
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_we1 to conv_fprop1_c1_conv_layer2_dW_we1
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_d1 to conv_fprop1_c1_conv_layer2_dW_d1
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_q1 to conv_fprop1_c1_conv_layer2_dW_q1
DEBUG - logic conv_fprop1_c1_conv_layer2_dW_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_address0 to conv_fprop1_c1_conv_layer2_map_common_address0
DEBUG - logic conv_fprop1_c1_conv_layer2_map_common_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_ce0 to conv_fprop1_c1_conv_layer2_map_common_ce0
DEBUG - logic conv_fprop1_c1_conv_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_we0 to conv_fprop1_c1_conv_layer2_map_common_we0
DEBUG - logic conv_fprop1_c1_conv_layer2_map_common_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_d0 to conv_fprop1_c1_conv_layer2_map_common_d0
DEBUG - logic conv_fprop1_c1_conv_layer2_map_common_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_q0 to conv_fprop1_c1_conv_layer2_map_common_q0
DEBUG - logic conv_fprop1_c1_conv_layer2_map_common_q0
INFO - ap_memory_xmem: Replace pconnection_address0 to conv_fprop1_pconnection_address0
DEBUG - logic conv_fprop1_pconnection_address0
INFO - ap_memory_xmem: Replace pconnection_ce0 to conv_fprop1_pconnection_ce0
DEBUG - logic conv_fprop1_pconnection_ce0
INFO - ap_memory_xmem: Replace pconnection_q0 to conv_fprop1_pconnection_q0
DEBUG - logic conv_fprop1_pconnection_q0
INFO - create inst conv_fprop2 inst_conv_fprop2
DEBUG - Initial check_signal begin
WARNING - 1 bit memory array is detected in conv_fprop2
INFO - ap_memory_xmem: pconnection 1bit = 96
DEBUG - Initial check_signal end
DEBUG - logic conv_fprop2_ready
INFO - xmem_in: s2_pooling_layer1_map_w
DEBUG - logic conv_fprop2_s2_pooling_layer1_map_w
INFO - xmem_in: s2_pooling_layer1_map_h
DEBUG - logic conv_fprop2_s2_pooling_layer1_map_h
INFO - xmem_in: s2_pooling_layer1_map_count
DEBUG - logic conv_fprop2_s2_pooling_layer1_map_count
INFO - xmem_in: s2_pooling_layer1_kernel_w
DEBUG - logic conv_fprop2_s2_pooling_layer1_kernel_w
INFO - xmem_in: s2_pooling_layer1_kernel_h
DEBUG - logic conv_fprop2_s2_pooling_layer1_kernel_h
INFO - xmem_in: s2_pooling_layer1_kernel_count
DEBUG - logic conv_fprop2_s2_pooling_layer1_kernel_count
INFO - xmem_in: c3_conv_layer1_map_w
DEBUG - logic conv_fprop2_c3_conv_layer1_map_w
INFO - xmem_in: c3_conv_layer1_map_h
DEBUG - logic conv_fprop2_c3_conv_layer1_map_h
INFO - xmem_in: c3_conv_layer1_map_count
DEBUG - logic conv_fprop2_c3_conv_layer1_map_count
INFO - xmem_in: c3_conv_layer1_kernel_w
DEBUG - logic conv_fprop2_c3_conv_layer1_kernel_w
INFO - xmem_in: c3_conv_layer1_kernel_h
DEBUG - logic conv_fprop2_c3_conv_layer1_kernel_h
INFO - xmem_in: c3_conv_layer1_kernel_count
DEBUG - logic conv_fprop2_c3_conv_layer1_kernel_count
INFO - ap_memory_xmem: Replace s2_pooling_layer2_data_address0 to conv_fprop2_s2_pooling_layer2_data_address0
DEBUG - logic conv_fprop2_s2_pooling_layer2_data_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_data_ce0 to conv_fprop2_s2_pooling_layer2_data_ce0
DEBUG - logic conv_fprop2_s2_pooling_layer2_data_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_data_q0 to conv_fprop2_s2_pooling_layer2_data_q0
DEBUG - logic conv_fprop2_s2_pooling_layer2_data_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_address0 to conv_fprop2_s2_pooling_layer2_error_address0
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_ce0 to conv_fprop2_s2_pooling_layer2_error_ce0
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_we0 to conv_fprop2_s2_pooling_layer2_error_we0
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_d0 to conv_fprop2_s2_pooling_layer2_error_d0
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_q0 to conv_fprop2_s2_pooling_layer2_error_q0
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_address1 to conv_fprop2_s2_pooling_layer2_error_address1
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_ce1 to conv_fprop2_s2_pooling_layer2_error_ce1
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_we1 to conv_fprop2_s2_pooling_layer2_error_we1
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_d1 to conv_fprop2_s2_pooling_layer2_error_d1
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_q1 to conv_fprop2_s2_pooling_layer2_error_q1
DEBUG - logic conv_fprop2_s2_pooling_layer2_error_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_address0 to conv_fprop2_s2_pooling_layer2_b_address0
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_ce0 to conv_fprop2_s2_pooling_layer2_b_ce0
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_we0 to conv_fprop2_s2_pooling_layer2_b_we0
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_d0 to conv_fprop2_s2_pooling_layer2_b_d0
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_q0 to conv_fprop2_s2_pooling_layer2_b_q0
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_address1 to conv_fprop2_s2_pooling_layer2_b_address1
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_ce1 to conv_fprop2_s2_pooling_layer2_b_ce1
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_we1 to conv_fprop2_s2_pooling_layer2_b_we1
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_d1 to conv_fprop2_s2_pooling_layer2_b_d1
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_q1 to conv_fprop2_s2_pooling_layer2_b_q1
DEBUG - logic conv_fprop2_s2_pooling_layer2_b_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_address0 to conv_fprop2_s2_pooling_layer2_db_address0
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_ce0 to conv_fprop2_s2_pooling_layer2_db_ce0
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_we0 to conv_fprop2_s2_pooling_layer2_db_we0
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_d0 to conv_fprop2_s2_pooling_layer2_db_d0
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_q0 to conv_fprop2_s2_pooling_layer2_db_q0
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_address1 to conv_fprop2_s2_pooling_layer2_db_address1
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_ce1 to conv_fprop2_s2_pooling_layer2_db_ce1
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_we1 to conv_fprop2_s2_pooling_layer2_db_we1
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_d1 to conv_fprop2_s2_pooling_layer2_db_d1
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_q1 to conv_fprop2_s2_pooling_layer2_db_q1
DEBUG - logic conv_fprop2_s2_pooling_layer2_db_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_address0 to conv_fprop2_s2_pooling_layer2_W_address0
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_ce0 to conv_fprop2_s2_pooling_layer2_W_ce0
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_we0 to conv_fprop2_s2_pooling_layer2_W_we0
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_d0 to conv_fprop2_s2_pooling_layer2_W_d0
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_q0 to conv_fprop2_s2_pooling_layer2_W_q0
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_address1 to conv_fprop2_s2_pooling_layer2_W_address1
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_ce1 to conv_fprop2_s2_pooling_layer2_W_ce1
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_we1 to conv_fprop2_s2_pooling_layer2_W_we1
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_d1 to conv_fprop2_s2_pooling_layer2_W_d1
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_q1 to conv_fprop2_s2_pooling_layer2_W_q1
DEBUG - logic conv_fprop2_s2_pooling_layer2_W_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_address0 to conv_fprop2_s2_pooling_layer2_dW_address0
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_ce0 to conv_fprop2_s2_pooling_layer2_dW_ce0
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_we0 to conv_fprop2_s2_pooling_layer2_dW_we0
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_d0 to conv_fprop2_s2_pooling_layer2_dW_d0
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_q0 to conv_fprop2_s2_pooling_layer2_dW_q0
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_address1 to conv_fprop2_s2_pooling_layer2_dW_address1
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_ce1 to conv_fprop2_s2_pooling_layer2_dW_ce1
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_we1 to conv_fprop2_s2_pooling_layer2_dW_we1
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_d1 to conv_fprop2_s2_pooling_layer2_dW_d1
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_q1 to conv_fprop2_s2_pooling_layer2_dW_q1
DEBUG - logic conv_fprop2_s2_pooling_layer2_dW_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_address0 to conv_fprop2_s2_pooling_layer2_map_common_address0
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_ce0 to conv_fprop2_s2_pooling_layer2_map_common_ce0
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_we0 to conv_fprop2_s2_pooling_layer2_map_common_we0
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_d0 to conv_fprop2_s2_pooling_layer2_map_common_d0
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_q0 to conv_fprop2_s2_pooling_layer2_map_common_q0
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_address1 to conv_fprop2_s2_pooling_layer2_map_common_address1
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_ce1 to conv_fprop2_s2_pooling_layer2_map_common_ce1
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_we1 to conv_fprop2_s2_pooling_layer2_map_common_we1
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_d1 to conv_fprop2_s2_pooling_layer2_map_common_d1
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_q1 to conv_fprop2_s2_pooling_layer2_map_common_q1
DEBUG - logic conv_fprop2_s2_pooling_layer2_map_common_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_address0 to conv_fprop2_c3_conv_layer2_data_address0
DEBUG - logic conv_fprop2_c3_conv_layer2_data_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_ce0 to conv_fprop2_c3_conv_layer2_data_ce0
DEBUG - logic conv_fprop2_c3_conv_layer2_data_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_we0 to conv_fprop2_c3_conv_layer2_data_we0
DEBUG - logic conv_fprop2_c3_conv_layer2_data_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_d0 to conv_fprop2_c3_conv_layer2_data_d0
DEBUG - logic conv_fprop2_c3_conv_layer2_data_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_address0 to conv_fprop2_c3_conv_layer2_error_address0
DEBUG - logic conv_fprop2_c3_conv_layer2_error_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_ce0 to conv_fprop2_c3_conv_layer2_error_ce0
DEBUG - logic conv_fprop2_c3_conv_layer2_error_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_we0 to conv_fprop2_c3_conv_layer2_error_we0
DEBUG - logic conv_fprop2_c3_conv_layer2_error_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_d0 to conv_fprop2_c3_conv_layer2_error_d0
DEBUG - logic conv_fprop2_c3_conv_layer2_error_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_q0 to conv_fprop2_c3_conv_layer2_error_q0
DEBUG - logic conv_fprop2_c3_conv_layer2_error_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_address1 to conv_fprop2_c3_conv_layer2_error_address1
DEBUG - logic conv_fprop2_c3_conv_layer2_error_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_ce1 to conv_fprop2_c3_conv_layer2_error_ce1
DEBUG - logic conv_fprop2_c3_conv_layer2_error_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_we1 to conv_fprop2_c3_conv_layer2_error_we1
DEBUG - logic conv_fprop2_c3_conv_layer2_error_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_d1 to conv_fprop2_c3_conv_layer2_error_d1
DEBUG - logic conv_fprop2_c3_conv_layer2_error_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_q1 to conv_fprop2_c3_conv_layer2_error_q1
DEBUG - logic conv_fprop2_c3_conv_layer2_error_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_address0 to conv_fprop2_c3_conv_layer2_b_address0
DEBUG - logic conv_fprop2_c3_conv_layer2_b_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_ce0 to conv_fprop2_c3_conv_layer2_b_ce0
DEBUG - logic conv_fprop2_c3_conv_layer2_b_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_q0 to conv_fprop2_c3_conv_layer2_b_q0
DEBUG - logic conv_fprop2_c3_conv_layer2_b_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_address0 to conv_fprop2_c3_conv_layer2_db_address0
DEBUG - logic conv_fprop2_c3_conv_layer2_db_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_ce0 to conv_fprop2_c3_conv_layer2_db_ce0
DEBUG - logic conv_fprop2_c3_conv_layer2_db_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_we0 to conv_fprop2_c3_conv_layer2_db_we0
DEBUG - logic conv_fprop2_c3_conv_layer2_db_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_d0 to conv_fprop2_c3_conv_layer2_db_d0
DEBUG - logic conv_fprop2_c3_conv_layer2_db_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_q0 to conv_fprop2_c3_conv_layer2_db_q0
DEBUG - logic conv_fprop2_c3_conv_layer2_db_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_address1 to conv_fprop2_c3_conv_layer2_db_address1
DEBUG - logic conv_fprop2_c3_conv_layer2_db_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_ce1 to conv_fprop2_c3_conv_layer2_db_ce1
DEBUG - logic conv_fprop2_c3_conv_layer2_db_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_we1 to conv_fprop2_c3_conv_layer2_db_we1
DEBUG - logic conv_fprop2_c3_conv_layer2_db_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_d1 to conv_fprop2_c3_conv_layer2_db_d1
DEBUG - logic conv_fprop2_c3_conv_layer2_db_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_q1 to conv_fprop2_c3_conv_layer2_db_q1
DEBUG - logic conv_fprop2_c3_conv_layer2_db_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_address0 to conv_fprop2_c3_conv_layer2_W_address0
DEBUG - logic conv_fprop2_c3_conv_layer2_W_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_ce0 to conv_fprop2_c3_conv_layer2_W_ce0
DEBUG - logic conv_fprop2_c3_conv_layer2_W_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_q0 to conv_fprop2_c3_conv_layer2_W_q0
DEBUG - logic conv_fprop2_c3_conv_layer2_W_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_address0 to conv_fprop2_c3_conv_layer2_dW_address0
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_ce0 to conv_fprop2_c3_conv_layer2_dW_ce0
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_we0 to conv_fprop2_c3_conv_layer2_dW_we0
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_d0 to conv_fprop2_c3_conv_layer2_dW_d0
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_q0 to conv_fprop2_c3_conv_layer2_dW_q0
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_address1 to conv_fprop2_c3_conv_layer2_dW_address1
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_ce1 to conv_fprop2_c3_conv_layer2_dW_ce1
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_we1 to conv_fprop2_c3_conv_layer2_dW_we1
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_d1 to conv_fprop2_c3_conv_layer2_dW_d1
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_q1 to conv_fprop2_c3_conv_layer2_dW_q1
DEBUG - logic conv_fprop2_c3_conv_layer2_dW_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_address0 to conv_fprop2_c3_conv_layer2_map_common_address0
DEBUG - logic conv_fprop2_c3_conv_layer2_map_common_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_ce0 to conv_fprop2_c3_conv_layer2_map_common_ce0
DEBUG - logic conv_fprop2_c3_conv_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_we0 to conv_fprop2_c3_conv_layer2_map_common_we0
DEBUG - logic conv_fprop2_c3_conv_layer2_map_common_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_d0 to conv_fprop2_c3_conv_layer2_map_common_d0
DEBUG - logic conv_fprop2_c3_conv_layer2_map_common_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_q0 to conv_fprop2_c3_conv_layer2_map_common_q0
DEBUG - logic conv_fprop2_c3_conv_layer2_map_common_q0
INFO - ap_memory_xmem: Replace pconnection_address0 to conv_fprop2_pconnection_address0
DEBUG - logic conv_fprop2_pconnection_address0
INFO - ap_memory_xmem: Replace pconnection_ce0 to conv_fprop2_pconnection_ce0
DEBUG - logic conv_fprop2_pconnection_ce0
INFO - ap_memory_xmem: Replace pconnection_q0 to conv_fprop2_pconnection_q0
DEBUG - logic conv_fprop2_pconnection_q0
INFO - create inst conv_fprop3 inst_conv_fprop3
DEBUG - Initial check_signal begin
WARNING - 1 bit memory array is detected in conv_fprop3
INFO - ap_memory_xmem: pconnection 1bit = 96
DEBUG - Initial check_signal end
DEBUG - logic conv_fprop3_ready
INFO - xmem_in: s4_pooling_layer1_map_w
DEBUG - logic conv_fprop3_s4_pooling_layer1_map_w
INFO - xmem_in: s4_pooling_layer1_map_h
DEBUG - logic conv_fprop3_s4_pooling_layer1_map_h
INFO - xmem_in: s4_pooling_layer1_map_count
DEBUG - logic conv_fprop3_s4_pooling_layer1_map_count
INFO - xmem_in: s4_pooling_layer1_kernel_w
DEBUG - logic conv_fprop3_s4_pooling_layer1_kernel_w
INFO - xmem_in: s4_pooling_layer1_kernel_h
DEBUG - logic conv_fprop3_s4_pooling_layer1_kernel_h
INFO - xmem_in: s4_pooling_layer1_kernel_count
DEBUG - logic conv_fprop3_s4_pooling_layer1_kernel_count
INFO - xmem_in: c5_conv_layer1_map_w
DEBUG - logic conv_fprop3_c5_conv_layer1_map_w
INFO - xmem_in: c5_conv_layer1_map_h
DEBUG - logic conv_fprop3_c5_conv_layer1_map_h
INFO - xmem_in: c5_conv_layer1_map_count
DEBUG - logic conv_fprop3_c5_conv_layer1_map_count
INFO - xmem_in: c5_conv_layer1_kernel_w
DEBUG - logic conv_fprop3_c5_conv_layer1_kernel_w
INFO - xmem_in: c5_conv_layer1_kernel_h
DEBUG - logic conv_fprop3_c5_conv_layer1_kernel_h
INFO - xmem_in: c5_conv_layer1_kernel_count
DEBUG - logic conv_fprop3_c5_conv_layer1_kernel_count
INFO - ap_memory_xmem: Replace s4_pooling_layer2_data_address0 to conv_fprop3_s4_pooling_layer2_data_address0
DEBUG - logic conv_fprop3_s4_pooling_layer2_data_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_data_ce0 to conv_fprop3_s4_pooling_layer2_data_ce0
DEBUG - logic conv_fprop3_s4_pooling_layer2_data_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_data_q0 to conv_fprop3_s4_pooling_layer2_data_q0
DEBUG - logic conv_fprop3_s4_pooling_layer2_data_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_address0 to conv_fprop3_s4_pooling_layer2_error_address0
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_ce0 to conv_fprop3_s4_pooling_layer2_error_ce0
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_we0 to conv_fprop3_s4_pooling_layer2_error_we0
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_d0 to conv_fprop3_s4_pooling_layer2_error_d0
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_q0 to conv_fprop3_s4_pooling_layer2_error_q0
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_address1 to conv_fprop3_s4_pooling_layer2_error_address1
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_ce1 to conv_fprop3_s4_pooling_layer2_error_ce1
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_we1 to conv_fprop3_s4_pooling_layer2_error_we1
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_d1 to conv_fprop3_s4_pooling_layer2_error_d1
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_q1 to conv_fprop3_s4_pooling_layer2_error_q1
DEBUG - logic conv_fprop3_s4_pooling_layer2_error_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_address0 to conv_fprop3_s4_pooling_layer2_b_address0
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_ce0 to conv_fprop3_s4_pooling_layer2_b_ce0
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_we0 to conv_fprop3_s4_pooling_layer2_b_we0
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_d0 to conv_fprop3_s4_pooling_layer2_b_d0
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_q0 to conv_fprop3_s4_pooling_layer2_b_q0
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_address1 to conv_fprop3_s4_pooling_layer2_b_address1
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_ce1 to conv_fprop3_s4_pooling_layer2_b_ce1
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_we1 to conv_fprop3_s4_pooling_layer2_b_we1
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_d1 to conv_fprop3_s4_pooling_layer2_b_d1
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_q1 to conv_fprop3_s4_pooling_layer2_b_q1
DEBUG - logic conv_fprop3_s4_pooling_layer2_b_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_address0 to conv_fprop3_s4_pooling_layer2_db_address0
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_ce0 to conv_fprop3_s4_pooling_layer2_db_ce0
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_we0 to conv_fprop3_s4_pooling_layer2_db_we0
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_d0 to conv_fprop3_s4_pooling_layer2_db_d0
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_q0 to conv_fprop3_s4_pooling_layer2_db_q0
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_address1 to conv_fprop3_s4_pooling_layer2_db_address1
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_ce1 to conv_fprop3_s4_pooling_layer2_db_ce1
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_we1 to conv_fprop3_s4_pooling_layer2_db_we1
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_d1 to conv_fprop3_s4_pooling_layer2_db_d1
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_q1 to conv_fprop3_s4_pooling_layer2_db_q1
DEBUG - logic conv_fprop3_s4_pooling_layer2_db_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_address0 to conv_fprop3_s4_pooling_layer2_W_address0
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_ce0 to conv_fprop3_s4_pooling_layer2_W_ce0
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_we0 to conv_fprop3_s4_pooling_layer2_W_we0
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_d0 to conv_fprop3_s4_pooling_layer2_W_d0
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_q0 to conv_fprop3_s4_pooling_layer2_W_q0
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_address1 to conv_fprop3_s4_pooling_layer2_W_address1
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_ce1 to conv_fprop3_s4_pooling_layer2_W_ce1
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_we1 to conv_fprop3_s4_pooling_layer2_W_we1
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_d1 to conv_fprop3_s4_pooling_layer2_W_d1
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_q1 to conv_fprop3_s4_pooling_layer2_W_q1
DEBUG - logic conv_fprop3_s4_pooling_layer2_W_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_address0 to conv_fprop3_s4_pooling_layer2_dW_address0
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_ce0 to conv_fprop3_s4_pooling_layer2_dW_ce0
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_we0 to conv_fprop3_s4_pooling_layer2_dW_we0
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_d0 to conv_fprop3_s4_pooling_layer2_dW_d0
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_q0 to conv_fprop3_s4_pooling_layer2_dW_q0
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_address1 to conv_fprop3_s4_pooling_layer2_dW_address1
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_ce1 to conv_fprop3_s4_pooling_layer2_dW_ce1
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_we1 to conv_fprop3_s4_pooling_layer2_dW_we1
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_d1 to conv_fprop3_s4_pooling_layer2_dW_d1
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_q1 to conv_fprop3_s4_pooling_layer2_dW_q1
DEBUG - logic conv_fprop3_s4_pooling_layer2_dW_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_address0 to conv_fprop3_s4_pooling_layer2_map_common_address0
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_ce0 to conv_fprop3_s4_pooling_layer2_map_common_ce0
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_we0 to conv_fprop3_s4_pooling_layer2_map_common_we0
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_d0 to conv_fprop3_s4_pooling_layer2_map_common_d0
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_q0 to conv_fprop3_s4_pooling_layer2_map_common_q0
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_address1 to conv_fprop3_s4_pooling_layer2_map_common_address1
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_ce1 to conv_fprop3_s4_pooling_layer2_map_common_ce1
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_we1 to conv_fprop3_s4_pooling_layer2_map_common_we1
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_d1 to conv_fprop3_s4_pooling_layer2_map_common_d1
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_q1 to conv_fprop3_s4_pooling_layer2_map_common_q1
DEBUG - logic conv_fprop3_s4_pooling_layer2_map_common_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_data_address0 to conv_fprop3_c5_conv_layer2_data_address0
DEBUG - logic conv_fprop3_c5_conv_layer2_data_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_data_ce0 to conv_fprop3_c5_conv_layer2_data_ce0
DEBUG - logic conv_fprop3_c5_conv_layer2_data_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_data_we0 to conv_fprop3_c5_conv_layer2_data_we0
DEBUG - logic conv_fprop3_c5_conv_layer2_data_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_data_d0 to conv_fprop3_c5_conv_layer2_data_d0
DEBUG - logic conv_fprop3_c5_conv_layer2_data_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_address0 to conv_fprop3_c5_conv_layer2_error_address0
DEBUG - logic conv_fprop3_c5_conv_layer2_error_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_ce0 to conv_fprop3_c5_conv_layer2_error_ce0
DEBUG - logic conv_fprop3_c5_conv_layer2_error_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_we0 to conv_fprop3_c5_conv_layer2_error_we0
DEBUG - logic conv_fprop3_c5_conv_layer2_error_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_d0 to conv_fprop3_c5_conv_layer2_error_d0
DEBUG - logic conv_fprop3_c5_conv_layer2_error_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_q0 to conv_fprop3_c5_conv_layer2_error_q0
DEBUG - logic conv_fprop3_c5_conv_layer2_error_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_address1 to conv_fprop3_c5_conv_layer2_error_address1
DEBUG - logic conv_fprop3_c5_conv_layer2_error_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_ce1 to conv_fprop3_c5_conv_layer2_error_ce1
DEBUG - logic conv_fprop3_c5_conv_layer2_error_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_we1 to conv_fprop3_c5_conv_layer2_error_we1
DEBUG - logic conv_fprop3_c5_conv_layer2_error_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_d1 to conv_fprop3_c5_conv_layer2_error_d1
DEBUG - logic conv_fprop3_c5_conv_layer2_error_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_q1 to conv_fprop3_c5_conv_layer2_error_q1
DEBUG - logic conv_fprop3_c5_conv_layer2_error_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_address0 to conv_fprop3_c5_conv_layer2_b_address0
DEBUG - logic conv_fprop3_c5_conv_layer2_b_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_ce0 to conv_fprop3_c5_conv_layer2_b_ce0
DEBUG - logic conv_fprop3_c5_conv_layer2_b_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_q0 to conv_fprop3_c5_conv_layer2_b_q0
DEBUG - logic conv_fprop3_c5_conv_layer2_b_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_address0 to conv_fprop3_c5_conv_layer2_db_address0
DEBUG - logic conv_fprop3_c5_conv_layer2_db_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_ce0 to conv_fprop3_c5_conv_layer2_db_ce0
DEBUG - logic conv_fprop3_c5_conv_layer2_db_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_we0 to conv_fprop3_c5_conv_layer2_db_we0
DEBUG - logic conv_fprop3_c5_conv_layer2_db_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_d0 to conv_fprop3_c5_conv_layer2_db_d0
DEBUG - logic conv_fprop3_c5_conv_layer2_db_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_q0 to conv_fprop3_c5_conv_layer2_db_q0
DEBUG - logic conv_fprop3_c5_conv_layer2_db_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_address1 to conv_fprop3_c5_conv_layer2_db_address1
DEBUG - logic conv_fprop3_c5_conv_layer2_db_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_ce1 to conv_fprop3_c5_conv_layer2_db_ce1
DEBUG - logic conv_fprop3_c5_conv_layer2_db_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_we1 to conv_fprop3_c5_conv_layer2_db_we1
DEBUG - logic conv_fprop3_c5_conv_layer2_db_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_d1 to conv_fprop3_c5_conv_layer2_db_d1
DEBUG - logic conv_fprop3_c5_conv_layer2_db_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_q1 to conv_fprop3_c5_conv_layer2_db_q1
DEBUG - logic conv_fprop3_c5_conv_layer2_db_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_address0 to conv_fprop3_c5_conv_layer2_W_address0
DEBUG - logic conv_fprop3_c5_conv_layer2_W_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_ce0 to conv_fprop3_c5_conv_layer2_W_ce0
DEBUG - logic conv_fprop3_c5_conv_layer2_W_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_q0 to conv_fprop3_c5_conv_layer2_W_q0
DEBUG - logic conv_fprop3_c5_conv_layer2_W_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_address0 to conv_fprop3_c5_conv_layer2_dW_address0
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_ce0 to conv_fprop3_c5_conv_layer2_dW_ce0
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_we0 to conv_fprop3_c5_conv_layer2_dW_we0
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_d0 to conv_fprop3_c5_conv_layer2_dW_d0
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_q0 to conv_fprop3_c5_conv_layer2_dW_q0
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_address1 to conv_fprop3_c5_conv_layer2_dW_address1
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_ce1 to conv_fprop3_c5_conv_layer2_dW_ce1
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_we1 to conv_fprop3_c5_conv_layer2_dW_we1
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_d1 to conv_fprop3_c5_conv_layer2_dW_d1
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_q1 to conv_fprop3_c5_conv_layer2_dW_q1
DEBUG - logic conv_fprop3_c5_conv_layer2_dW_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_address0 to conv_fprop3_c5_conv_layer2_map_common_address0
DEBUG - logic conv_fprop3_c5_conv_layer2_map_common_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_ce0 to conv_fprop3_c5_conv_layer2_map_common_ce0
DEBUG - logic conv_fprop3_c5_conv_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_we0 to conv_fprop3_c5_conv_layer2_map_common_we0
DEBUG - logic conv_fprop3_c5_conv_layer2_map_common_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_d0 to conv_fprop3_c5_conv_layer2_map_common_d0
DEBUG - logic conv_fprop3_c5_conv_layer2_map_common_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_q0 to conv_fprop3_c5_conv_layer2_map_common_q0
DEBUG - logic conv_fprop3_c5_conv_layer2_map_common_q0
INFO - ap_memory_xmem: Replace pconnection_address0 to conv_fprop3_pconnection_address0
DEBUG - logic conv_fprop3_pconnection_address0
INFO - ap_memory_xmem: Replace pconnection_ce0 to conv_fprop3_pconnection_ce0
DEBUG - logic conv_fprop3_pconnection_ce0
INFO - ap_memory_xmem: Replace pconnection_q0 to conv_fprop3_pconnection_q0
DEBUG - logic conv_fprop3_pconnection_q0
INFO - create inst max_pooling_fprop1 inst_max_pooling_fprop1
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic max_pooling_fprop1_ready
INFO - xmem_in: c1_conv_layer1_map_w
DEBUG - logic max_pooling_fprop1_c1_conv_layer1_map_w
INFO - xmem_in: c1_conv_layer1_map_h
DEBUG - logic max_pooling_fprop1_c1_conv_layer1_map_h
INFO - xmem_in: c1_conv_layer1_map_count
DEBUG - logic max_pooling_fprop1_c1_conv_layer1_map_count
INFO - xmem_in: c1_conv_layer1_kernel_w
DEBUG - logic max_pooling_fprop1_c1_conv_layer1_kernel_w
INFO - xmem_in: c1_conv_layer1_kernel_h
DEBUG - logic max_pooling_fprop1_c1_conv_layer1_kernel_h
INFO - xmem_in: c1_conv_layer1_kernel_count
DEBUG - logic max_pooling_fprop1_c1_conv_layer1_kernel_count
INFO - xmem_in: s2_pooling_layer1_map_w
DEBUG - logic max_pooling_fprop1_s2_pooling_layer1_map_w
INFO - xmem_in: s2_pooling_layer1_map_h
DEBUG - logic max_pooling_fprop1_s2_pooling_layer1_map_h
INFO - xmem_in: s2_pooling_layer1_map_count
DEBUG - logic max_pooling_fprop1_s2_pooling_layer1_map_count
INFO - xmem_in: s2_pooling_layer1_kernel_w
DEBUG - logic max_pooling_fprop1_s2_pooling_layer1_kernel_w
INFO - xmem_in: s2_pooling_layer1_kernel_h
DEBUG - logic max_pooling_fprop1_s2_pooling_layer1_kernel_h
INFO - xmem_in: s2_pooling_layer1_kernel_count
DEBUG - logic max_pooling_fprop1_s2_pooling_layer1_kernel_count
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_address0 to max_pooling_fprop1_c1_conv_layer2_data_address0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_data_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_ce0 to max_pooling_fprop1_c1_conv_layer2_data_ce0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_data_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_q0 to max_pooling_fprop1_c1_conv_layer2_data_q0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_data_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_address1 to max_pooling_fprop1_c1_conv_layer2_data_address1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_data_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_ce1 to max_pooling_fprop1_c1_conv_layer2_data_ce1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_data_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_data_q1 to max_pooling_fprop1_c1_conv_layer2_data_q1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_data_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_address0 to max_pooling_fprop1_c1_conv_layer2_error_address0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_ce0 to max_pooling_fprop1_c1_conv_layer2_error_ce0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_we0 to max_pooling_fprop1_c1_conv_layer2_error_we0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_d0 to max_pooling_fprop1_c1_conv_layer2_error_d0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_q0 to max_pooling_fprop1_c1_conv_layer2_error_q0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_address1 to max_pooling_fprop1_c1_conv_layer2_error_address1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_ce1 to max_pooling_fprop1_c1_conv_layer2_error_ce1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_we1 to max_pooling_fprop1_c1_conv_layer2_error_we1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_d1 to max_pooling_fprop1_c1_conv_layer2_error_d1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_error_q1 to max_pooling_fprop1_c1_conv_layer2_error_q1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_error_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_address0 to max_pooling_fprop1_c1_conv_layer2_b_address0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_ce0 to max_pooling_fprop1_c1_conv_layer2_b_ce0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_we0 to max_pooling_fprop1_c1_conv_layer2_b_we0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_d0 to max_pooling_fprop1_c1_conv_layer2_b_d0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_q0 to max_pooling_fprop1_c1_conv_layer2_b_q0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_address1 to max_pooling_fprop1_c1_conv_layer2_b_address1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_ce1 to max_pooling_fprop1_c1_conv_layer2_b_ce1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_we1 to max_pooling_fprop1_c1_conv_layer2_b_we1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_d1 to max_pooling_fprop1_c1_conv_layer2_b_d1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_b_q1 to max_pooling_fprop1_c1_conv_layer2_b_q1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_b_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_address0 to max_pooling_fprop1_c1_conv_layer2_db_address0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_ce0 to max_pooling_fprop1_c1_conv_layer2_db_ce0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_we0 to max_pooling_fprop1_c1_conv_layer2_db_we0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_d0 to max_pooling_fprop1_c1_conv_layer2_db_d0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_q0 to max_pooling_fprop1_c1_conv_layer2_db_q0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_address1 to max_pooling_fprop1_c1_conv_layer2_db_address1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_ce1 to max_pooling_fprop1_c1_conv_layer2_db_ce1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_we1 to max_pooling_fprop1_c1_conv_layer2_db_we1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_d1 to max_pooling_fprop1_c1_conv_layer2_db_d1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_db_q1 to max_pooling_fprop1_c1_conv_layer2_db_q1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_db_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_address0 to max_pooling_fprop1_c1_conv_layer2_W_address0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_ce0 to max_pooling_fprop1_c1_conv_layer2_W_ce0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_we0 to max_pooling_fprop1_c1_conv_layer2_W_we0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_d0 to max_pooling_fprop1_c1_conv_layer2_W_d0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_q0 to max_pooling_fprop1_c1_conv_layer2_W_q0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_address1 to max_pooling_fprop1_c1_conv_layer2_W_address1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_ce1 to max_pooling_fprop1_c1_conv_layer2_W_ce1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_we1 to max_pooling_fprop1_c1_conv_layer2_W_we1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_d1 to max_pooling_fprop1_c1_conv_layer2_W_d1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_W_q1 to max_pooling_fprop1_c1_conv_layer2_W_q1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_W_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_address0 to max_pooling_fprop1_c1_conv_layer2_dW_address0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_ce0 to max_pooling_fprop1_c1_conv_layer2_dW_ce0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_we0 to max_pooling_fprop1_c1_conv_layer2_dW_we0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_d0 to max_pooling_fprop1_c1_conv_layer2_dW_d0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_q0 to max_pooling_fprop1_c1_conv_layer2_dW_q0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_address1 to max_pooling_fprop1_c1_conv_layer2_dW_address1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_ce1 to max_pooling_fprop1_c1_conv_layer2_dW_ce1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_we1 to max_pooling_fprop1_c1_conv_layer2_dW_we1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_d1 to max_pooling_fprop1_c1_conv_layer2_dW_d1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_dW_q1 to max_pooling_fprop1_c1_conv_layer2_dW_q1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_dW_q1
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_address0 to max_pooling_fprop1_c1_conv_layer2_map_common_address0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_address0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_ce0 to max_pooling_fprop1_c1_conv_layer2_map_common_ce0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_we0 to max_pooling_fprop1_c1_conv_layer2_map_common_we0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_we0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_d0 to max_pooling_fprop1_c1_conv_layer2_map_common_d0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_d0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_q0 to max_pooling_fprop1_c1_conv_layer2_map_common_q0
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_q0
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_address1 to max_pooling_fprop1_c1_conv_layer2_map_common_address1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_address1
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_ce1 to max_pooling_fprop1_c1_conv_layer2_map_common_ce1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_we1 to max_pooling_fprop1_c1_conv_layer2_map_common_we1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_we1
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_d1 to max_pooling_fprop1_c1_conv_layer2_map_common_d1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_d1
INFO - ap_memory_xmem: Replace c1_conv_layer2_map_common_q1 to max_pooling_fprop1_c1_conv_layer2_map_common_q1
DEBUG - logic max_pooling_fprop1_c1_conv_layer2_map_common_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_data_address0 to max_pooling_fprop1_s2_pooling_layer2_data_address0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_data_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_data_ce0 to max_pooling_fprop1_s2_pooling_layer2_data_ce0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_data_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_data_we0 to max_pooling_fprop1_s2_pooling_layer2_data_we0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_data_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_data_d0 to max_pooling_fprop1_s2_pooling_layer2_data_d0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_data_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_address0 to max_pooling_fprop1_s2_pooling_layer2_error_address0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_ce0 to max_pooling_fprop1_s2_pooling_layer2_error_ce0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_we0 to max_pooling_fprop1_s2_pooling_layer2_error_we0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_d0 to max_pooling_fprop1_s2_pooling_layer2_error_d0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_q0 to max_pooling_fprop1_s2_pooling_layer2_error_q0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_address1 to max_pooling_fprop1_s2_pooling_layer2_error_address1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_ce1 to max_pooling_fprop1_s2_pooling_layer2_error_ce1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_we1 to max_pooling_fprop1_s2_pooling_layer2_error_we1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_d1 to max_pooling_fprop1_s2_pooling_layer2_error_d1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_error_q1 to max_pooling_fprop1_s2_pooling_layer2_error_q1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_error_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_address0 to max_pooling_fprop1_s2_pooling_layer2_b_address0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_ce0 to max_pooling_fprop1_s2_pooling_layer2_b_ce0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_we0 to max_pooling_fprop1_s2_pooling_layer2_b_we0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_d0 to max_pooling_fprop1_s2_pooling_layer2_b_d0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_q0 to max_pooling_fprop1_s2_pooling_layer2_b_q0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_address1 to max_pooling_fprop1_s2_pooling_layer2_b_address1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_ce1 to max_pooling_fprop1_s2_pooling_layer2_b_ce1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_we1 to max_pooling_fprop1_s2_pooling_layer2_b_we1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_d1 to max_pooling_fprop1_s2_pooling_layer2_b_d1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_b_q1 to max_pooling_fprop1_s2_pooling_layer2_b_q1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_b_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_address0 to max_pooling_fprop1_s2_pooling_layer2_db_address0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_ce0 to max_pooling_fprop1_s2_pooling_layer2_db_ce0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_we0 to max_pooling_fprop1_s2_pooling_layer2_db_we0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_d0 to max_pooling_fprop1_s2_pooling_layer2_db_d0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_q0 to max_pooling_fprop1_s2_pooling_layer2_db_q0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_address1 to max_pooling_fprop1_s2_pooling_layer2_db_address1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_ce1 to max_pooling_fprop1_s2_pooling_layer2_db_ce1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_we1 to max_pooling_fprop1_s2_pooling_layer2_db_we1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_d1 to max_pooling_fprop1_s2_pooling_layer2_db_d1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_db_q1 to max_pooling_fprop1_s2_pooling_layer2_db_q1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_db_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_address0 to max_pooling_fprop1_s2_pooling_layer2_W_address0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_ce0 to max_pooling_fprop1_s2_pooling_layer2_W_ce0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_we0 to max_pooling_fprop1_s2_pooling_layer2_W_we0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_d0 to max_pooling_fprop1_s2_pooling_layer2_W_d0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_q0 to max_pooling_fprop1_s2_pooling_layer2_W_q0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_address1 to max_pooling_fprop1_s2_pooling_layer2_W_address1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_ce1 to max_pooling_fprop1_s2_pooling_layer2_W_ce1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_we1 to max_pooling_fprop1_s2_pooling_layer2_W_we1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_d1 to max_pooling_fprop1_s2_pooling_layer2_W_d1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_W_q1 to max_pooling_fprop1_s2_pooling_layer2_W_q1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_W_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_address0 to max_pooling_fprop1_s2_pooling_layer2_dW_address0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_ce0 to max_pooling_fprop1_s2_pooling_layer2_dW_ce0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_we0 to max_pooling_fprop1_s2_pooling_layer2_dW_we0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_d0 to max_pooling_fprop1_s2_pooling_layer2_dW_d0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_q0 to max_pooling_fprop1_s2_pooling_layer2_dW_q0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_address1 to max_pooling_fprop1_s2_pooling_layer2_dW_address1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_ce1 to max_pooling_fprop1_s2_pooling_layer2_dW_ce1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_we1 to max_pooling_fprop1_s2_pooling_layer2_dW_we1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_d1 to max_pooling_fprop1_s2_pooling_layer2_dW_d1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_dW_q1 to max_pooling_fprop1_s2_pooling_layer2_dW_q1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_dW_q1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_address0 to max_pooling_fprop1_s2_pooling_layer2_map_common_address0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_address0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_ce0 to max_pooling_fprop1_s2_pooling_layer2_map_common_ce0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_we0 to max_pooling_fprop1_s2_pooling_layer2_map_common_we0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_we0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_d0 to max_pooling_fprop1_s2_pooling_layer2_map_common_d0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_d0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_q0 to max_pooling_fprop1_s2_pooling_layer2_map_common_q0
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_q0
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_address1 to max_pooling_fprop1_s2_pooling_layer2_map_common_address1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_address1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_ce1 to max_pooling_fprop1_s2_pooling_layer2_map_common_ce1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_we1 to max_pooling_fprop1_s2_pooling_layer2_map_common_we1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_we1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_d1 to max_pooling_fprop1_s2_pooling_layer2_map_common_d1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_d1
INFO - ap_memory_xmem: Replace s2_pooling_layer2_map_common_q1 to max_pooling_fprop1_s2_pooling_layer2_map_common_q1
DEBUG - logic max_pooling_fprop1_s2_pooling_layer2_map_common_q1
INFO - create inst max_pooling_fprop2 inst_max_pooling_fprop2
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic max_pooling_fprop2_ready
INFO - xmem_in: c3_conv_layer1_map_w
DEBUG - logic max_pooling_fprop2_c3_conv_layer1_map_w
INFO - xmem_in: c3_conv_layer1_map_h
DEBUG - logic max_pooling_fprop2_c3_conv_layer1_map_h
INFO - xmem_in: c3_conv_layer1_map_count
DEBUG - logic max_pooling_fprop2_c3_conv_layer1_map_count
INFO - xmem_in: c3_conv_layer1_kernel_w
DEBUG - logic max_pooling_fprop2_c3_conv_layer1_kernel_w
INFO - xmem_in: c3_conv_layer1_kernel_h
DEBUG - logic max_pooling_fprop2_c3_conv_layer1_kernel_h
INFO - xmem_in: c3_conv_layer1_kernel_count
DEBUG - logic max_pooling_fprop2_c3_conv_layer1_kernel_count
INFO - xmem_in: s4_pooling_layer1_map_w
DEBUG - logic max_pooling_fprop2_s4_pooling_layer1_map_w
INFO - xmem_in: s4_pooling_layer1_map_h
DEBUG - logic max_pooling_fprop2_s4_pooling_layer1_map_h
INFO - xmem_in: s4_pooling_layer1_map_count
DEBUG - logic max_pooling_fprop2_s4_pooling_layer1_map_count
INFO - xmem_in: s4_pooling_layer1_kernel_w
DEBUG - logic max_pooling_fprop2_s4_pooling_layer1_kernel_w
INFO - xmem_in: s4_pooling_layer1_kernel_h
DEBUG - logic max_pooling_fprop2_s4_pooling_layer1_kernel_h
INFO - xmem_in: s4_pooling_layer1_kernel_count
DEBUG - logic max_pooling_fprop2_s4_pooling_layer1_kernel_count
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_address0 to max_pooling_fprop2_c3_conv_layer2_data_address0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_data_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_ce0 to max_pooling_fprop2_c3_conv_layer2_data_ce0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_data_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_q0 to max_pooling_fprop2_c3_conv_layer2_data_q0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_data_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_address1 to max_pooling_fprop2_c3_conv_layer2_data_address1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_data_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_ce1 to max_pooling_fprop2_c3_conv_layer2_data_ce1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_data_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_data_q1 to max_pooling_fprop2_c3_conv_layer2_data_q1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_data_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_address0 to max_pooling_fprop2_c3_conv_layer2_error_address0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_ce0 to max_pooling_fprop2_c3_conv_layer2_error_ce0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_we0 to max_pooling_fprop2_c3_conv_layer2_error_we0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_d0 to max_pooling_fprop2_c3_conv_layer2_error_d0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_q0 to max_pooling_fprop2_c3_conv_layer2_error_q0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_address1 to max_pooling_fprop2_c3_conv_layer2_error_address1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_ce1 to max_pooling_fprop2_c3_conv_layer2_error_ce1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_we1 to max_pooling_fprop2_c3_conv_layer2_error_we1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_d1 to max_pooling_fprop2_c3_conv_layer2_error_d1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_error_q1 to max_pooling_fprop2_c3_conv_layer2_error_q1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_error_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_address0 to max_pooling_fprop2_c3_conv_layer2_b_address0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_ce0 to max_pooling_fprop2_c3_conv_layer2_b_ce0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_we0 to max_pooling_fprop2_c3_conv_layer2_b_we0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_d0 to max_pooling_fprop2_c3_conv_layer2_b_d0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_q0 to max_pooling_fprop2_c3_conv_layer2_b_q0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_address1 to max_pooling_fprop2_c3_conv_layer2_b_address1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_ce1 to max_pooling_fprop2_c3_conv_layer2_b_ce1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_we1 to max_pooling_fprop2_c3_conv_layer2_b_we1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_d1 to max_pooling_fprop2_c3_conv_layer2_b_d1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_b_q1 to max_pooling_fprop2_c3_conv_layer2_b_q1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_b_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_address0 to max_pooling_fprop2_c3_conv_layer2_db_address0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_ce0 to max_pooling_fprop2_c3_conv_layer2_db_ce0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_we0 to max_pooling_fprop2_c3_conv_layer2_db_we0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_d0 to max_pooling_fprop2_c3_conv_layer2_db_d0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_q0 to max_pooling_fprop2_c3_conv_layer2_db_q0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_address1 to max_pooling_fprop2_c3_conv_layer2_db_address1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_ce1 to max_pooling_fprop2_c3_conv_layer2_db_ce1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_we1 to max_pooling_fprop2_c3_conv_layer2_db_we1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_d1 to max_pooling_fprop2_c3_conv_layer2_db_d1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_db_q1 to max_pooling_fprop2_c3_conv_layer2_db_q1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_db_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_address0 to max_pooling_fprop2_c3_conv_layer2_W_address0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_ce0 to max_pooling_fprop2_c3_conv_layer2_W_ce0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_we0 to max_pooling_fprop2_c3_conv_layer2_W_we0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_d0 to max_pooling_fprop2_c3_conv_layer2_W_d0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_q0 to max_pooling_fprop2_c3_conv_layer2_W_q0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_address1 to max_pooling_fprop2_c3_conv_layer2_W_address1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_ce1 to max_pooling_fprop2_c3_conv_layer2_W_ce1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_we1 to max_pooling_fprop2_c3_conv_layer2_W_we1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_d1 to max_pooling_fprop2_c3_conv_layer2_W_d1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_W_q1 to max_pooling_fprop2_c3_conv_layer2_W_q1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_W_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_address0 to max_pooling_fprop2_c3_conv_layer2_dW_address0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_ce0 to max_pooling_fprop2_c3_conv_layer2_dW_ce0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_we0 to max_pooling_fprop2_c3_conv_layer2_dW_we0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_d0 to max_pooling_fprop2_c3_conv_layer2_dW_d0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_q0 to max_pooling_fprop2_c3_conv_layer2_dW_q0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_address1 to max_pooling_fprop2_c3_conv_layer2_dW_address1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_ce1 to max_pooling_fprop2_c3_conv_layer2_dW_ce1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_we1 to max_pooling_fprop2_c3_conv_layer2_dW_we1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_d1 to max_pooling_fprop2_c3_conv_layer2_dW_d1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_dW_q1 to max_pooling_fprop2_c3_conv_layer2_dW_q1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_dW_q1
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_address0 to max_pooling_fprop2_c3_conv_layer2_map_common_address0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_address0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_ce0 to max_pooling_fprop2_c3_conv_layer2_map_common_ce0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_we0 to max_pooling_fprop2_c3_conv_layer2_map_common_we0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_we0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_d0 to max_pooling_fprop2_c3_conv_layer2_map_common_d0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_d0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_q0 to max_pooling_fprop2_c3_conv_layer2_map_common_q0
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_q0
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_address1 to max_pooling_fprop2_c3_conv_layer2_map_common_address1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_address1
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_ce1 to max_pooling_fprop2_c3_conv_layer2_map_common_ce1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_we1 to max_pooling_fprop2_c3_conv_layer2_map_common_we1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_we1
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_d1 to max_pooling_fprop2_c3_conv_layer2_map_common_d1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_d1
INFO - ap_memory_xmem: Replace c3_conv_layer2_map_common_q1 to max_pooling_fprop2_c3_conv_layer2_map_common_q1
DEBUG - logic max_pooling_fprop2_c3_conv_layer2_map_common_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_data_address0 to max_pooling_fprop2_s4_pooling_layer2_data_address0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_data_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_data_ce0 to max_pooling_fprop2_s4_pooling_layer2_data_ce0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_data_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_data_we0 to max_pooling_fprop2_s4_pooling_layer2_data_we0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_data_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_data_d0 to max_pooling_fprop2_s4_pooling_layer2_data_d0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_data_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_address0 to max_pooling_fprop2_s4_pooling_layer2_error_address0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_ce0 to max_pooling_fprop2_s4_pooling_layer2_error_ce0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_we0 to max_pooling_fprop2_s4_pooling_layer2_error_we0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_d0 to max_pooling_fprop2_s4_pooling_layer2_error_d0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_q0 to max_pooling_fprop2_s4_pooling_layer2_error_q0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_address1 to max_pooling_fprop2_s4_pooling_layer2_error_address1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_ce1 to max_pooling_fprop2_s4_pooling_layer2_error_ce1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_we1 to max_pooling_fprop2_s4_pooling_layer2_error_we1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_d1 to max_pooling_fprop2_s4_pooling_layer2_error_d1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_error_q1 to max_pooling_fprop2_s4_pooling_layer2_error_q1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_error_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_address0 to max_pooling_fprop2_s4_pooling_layer2_b_address0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_ce0 to max_pooling_fprop2_s4_pooling_layer2_b_ce0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_we0 to max_pooling_fprop2_s4_pooling_layer2_b_we0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_d0 to max_pooling_fprop2_s4_pooling_layer2_b_d0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_q0 to max_pooling_fprop2_s4_pooling_layer2_b_q0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_address1 to max_pooling_fprop2_s4_pooling_layer2_b_address1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_ce1 to max_pooling_fprop2_s4_pooling_layer2_b_ce1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_we1 to max_pooling_fprop2_s4_pooling_layer2_b_we1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_d1 to max_pooling_fprop2_s4_pooling_layer2_b_d1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_b_q1 to max_pooling_fprop2_s4_pooling_layer2_b_q1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_b_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_address0 to max_pooling_fprop2_s4_pooling_layer2_db_address0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_ce0 to max_pooling_fprop2_s4_pooling_layer2_db_ce0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_we0 to max_pooling_fprop2_s4_pooling_layer2_db_we0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_d0 to max_pooling_fprop2_s4_pooling_layer2_db_d0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_q0 to max_pooling_fprop2_s4_pooling_layer2_db_q0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_address1 to max_pooling_fprop2_s4_pooling_layer2_db_address1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_ce1 to max_pooling_fprop2_s4_pooling_layer2_db_ce1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_we1 to max_pooling_fprop2_s4_pooling_layer2_db_we1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_d1 to max_pooling_fprop2_s4_pooling_layer2_db_d1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_db_q1 to max_pooling_fprop2_s4_pooling_layer2_db_q1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_db_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_address0 to max_pooling_fprop2_s4_pooling_layer2_W_address0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_ce0 to max_pooling_fprop2_s4_pooling_layer2_W_ce0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_we0 to max_pooling_fprop2_s4_pooling_layer2_W_we0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_d0 to max_pooling_fprop2_s4_pooling_layer2_W_d0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_q0 to max_pooling_fprop2_s4_pooling_layer2_W_q0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_address1 to max_pooling_fprop2_s4_pooling_layer2_W_address1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_ce1 to max_pooling_fprop2_s4_pooling_layer2_W_ce1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_we1 to max_pooling_fprop2_s4_pooling_layer2_W_we1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_d1 to max_pooling_fprop2_s4_pooling_layer2_W_d1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_W_q1 to max_pooling_fprop2_s4_pooling_layer2_W_q1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_W_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_address0 to max_pooling_fprop2_s4_pooling_layer2_dW_address0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_ce0 to max_pooling_fprop2_s4_pooling_layer2_dW_ce0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_we0 to max_pooling_fprop2_s4_pooling_layer2_dW_we0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_d0 to max_pooling_fprop2_s4_pooling_layer2_dW_d0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_q0 to max_pooling_fprop2_s4_pooling_layer2_dW_q0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_address1 to max_pooling_fprop2_s4_pooling_layer2_dW_address1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_ce1 to max_pooling_fprop2_s4_pooling_layer2_dW_ce1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_we1 to max_pooling_fprop2_s4_pooling_layer2_dW_we1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_d1 to max_pooling_fprop2_s4_pooling_layer2_dW_d1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_dW_q1 to max_pooling_fprop2_s4_pooling_layer2_dW_q1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_dW_q1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_address0 to max_pooling_fprop2_s4_pooling_layer2_map_common_address0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_address0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_ce0 to max_pooling_fprop2_s4_pooling_layer2_map_common_ce0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_we0 to max_pooling_fprop2_s4_pooling_layer2_map_common_we0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_we0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_d0 to max_pooling_fprop2_s4_pooling_layer2_map_common_d0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_d0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_q0 to max_pooling_fprop2_s4_pooling_layer2_map_common_q0
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_q0
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_address1 to max_pooling_fprop2_s4_pooling_layer2_map_common_address1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_address1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_ce1 to max_pooling_fprop2_s4_pooling_layer2_map_common_ce1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_we1 to max_pooling_fprop2_s4_pooling_layer2_map_common_we1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_we1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_d1 to max_pooling_fprop2_s4_pooling_layer2_map_common_d1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_d1
INFO - ap_memory_xmem: Replace s4_pooling_layer2_map_common_q1 to max_pooling_fprop2_s4_pooling_layer2_map_common_q1
DEBUG - logic max_pooling_fprop2_s4_pooling_layer2_map_common_q1
INFO - create inst fully_connected_fprop inst_fully_connected_fprop
DEBUG - Initial check_signal begin
DEBUG - Initial check_signal end
DEBUG - logic fully_connected_fprop_ready
INFO - xmem_in: c5_conv_layer1_map_w
DEBUG - logic fully_connected_fprop_c5_conv_layer1_map_w
INFO - xmem_in: c5_conv_layer1_map_h
DEBUG - logic fully_connected_fprop_c5_conv_layer1_map_h
INFO - xmem_in: c5_conv_layer1_map_count
DEBUG - logic fully_connected_fprop_c5_conv_layer1_map_count
INFO - xmem_in: c5_conv_layer1_kernel_w
DEBUG - logic fully_connected_fprop_c5_conv_layer1_kernel_w
INFO - xmem_in: c5_conv_layer1_kernel_h
DEBUG - logic fully_connected_fprop_c5_conv_layer1_kernel_h
INFO - xmem_in: c5_conv_layer1_kernel_count
DEBUG - logic fully_connected_fprop_c5_conv_layer1_kernel_count
INFO - xmem_in: output_layer1_map_w
DEBUG - logic fully_connected_fprop_output_layer1_map_w
INFO - xmem_in: output_layer1_map_h
DEBUG - logic fully_connected_fprop_output_layer1_map_h
INFO - xmem_in: output_layer1_map_count
DEBUG - logic fully_connected_fprop_output_layer1_map_count
INFO - xmem_in: output_layer1_kernel_w
DEBUG - logic fully_connected_fprop_output_layer1_kernel_w
INFO - xmem_in: output_layer1_kernel_h
DEBUG - logic fully_connected_fprop_output_layer1_kernel_h
INFO - xmem_in: output_layer1_kernel_count
DEBUG - logic fully_connected_fprop_output_layer1_kernel_count
INFO - ap_memory_xmem: Replace c5_conv_layer2_data_address0 to fully_connected_fprop_c5_conv_layer2_data_address0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_data_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_data_ce0 to fully_connected_fprop_c5_conv_layer2_data_ce0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_data_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_data_q0 to fully_connected_fprop_c5_conv_layer2_data_q0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_data_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_address0 to fully_connected_fprop_c5_conv_layer2_error_address0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_ce0 to fully_connected_fprop_c5_conv_layer2_error_ce0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_we0 to fully_connected_fprop_c5_conv_layer2_error_we0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_d0 to fully_connected_fprop_c5_conv_layer2_error_d0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_q0 to fully_connected_fprop_c5_conv_layer2_error_q0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_address1 to fully_connected_fprop_c5_conv_layer2_error_address1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_ce1 to fully_connected_fprop_c5_conv_layer2_error_ce1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_we1 to fully_connected_fprop_c5_conv_layer2_error_we1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_d1 to fully_connected_fprop_c5_conv_layer2_error_d1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_error_q1 to fully_connected_fprop_c5_conv_layer2_error_q1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_error_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_address0 to fully_connected_fprop_c5_conv_layer2_b_address0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_ce0 to fully_connected_fprop_c5_conv_layer2_b_ce0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_we0 to fully_connected_fprop_c5_conv_layer2_b_we0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_d0 to fully_connected_fprop_c5_conv_layer2_b_d0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_q0 to fully_connected_fprop_c5_conv_layer2_b_q0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_address1 to fully_connected_fprop_c5_conv_layer2_b_address1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_ce1 to fully_connected_fprop_c5_conv_layer2_b_ce1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_we1 to fully_connected_fprop_c5_conv_layer2_b_we1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_d1 to fully_connected_fprop_c5_conv_layer2_b_d1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_b_q1 to fully_connected_fprop_c5_conv_layer2_b_q1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_b_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_address0 to fully_connected_fprop_c5_conv_layer2_db_address0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_ce0 to fully_connected_fprop_c5_conv_layer2_db_ce0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_we0 to fully_connected_fprop_c5_conv_layer2_db_we0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_d0 to fully_connected_fprop_c5_conv_layer2_db_d0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_q0 to fully_connected_fprop_c5_conv_layer2_db_q0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_address1 to fully_connected_fprop_c5_conv_layer2_db_address1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_ce1 to fully_connected_fprop_c5_conv_layer2_db_ce1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_we1 to fully_connected_fprop_c5_conv_layer2_db_we1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_d1 to fully_connected_fprop_c5_conv_layer2_db_d1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_db_q1 to fully_connected_fprop_c5_conv_layer2_db_q1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_db_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_address0 to fully_connected_fprop_c5_conv_layer2_W_address0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_ce0 to fully_connected_fprop_c5_conv_layer2_W_ce0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_we0 to fully_connected_fprop_c5_conv_layer2_W_we0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_d0 to fully_connected_fprop_c5_conv_layer2_W_d0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_q0 to fully_connected_fprop_c5_conv_layer2_W_q0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_address1 to fully_connected_fprop_c5_conv_layer2_W_address1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_ce1 to fully_connected_fprop_c5_conv_layer2_W_ce1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_we1 to fully_connected_fprop_c5_conv_layer2_W_we1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_d1 to fully_connected_fprop_c5_conv_layer2_W_d1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_W_q1 to fully_connected_fprop_c5_conv_layer2_W_q1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_W_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_address0 to fully_connected_fprop_c5_conv_layer2_dW_address0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_ce0 to fully_connected_fprop_c5_conv_layer2_dW_ce0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_we0 to fully_connected_fprop_c5_conv_layer2_dW_we0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_d0 to fully_connected_fprop_c5_conv_layer2_dW_d0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_q0 to fully_connected_fprop_c5_conv_layer2_dW_q0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_address1 to fully_connected_fprop_c5_conv_layer2_dW_address1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_ce1 to fully_connected_fprop_c5_conv_layer2_dW_ce1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_we1 to fully_connected_fprop_c5_conv_layer2_dW_we1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_d1 to fully_connected_fprop_c5_conv_layer2_dW_d1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_dW_q1 to fully_connected_fprop_c5_conv_layer2_dW_q1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_dW_q1
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_address0 to fully_connected_fprop_c5_conv_layer2_map_common_address0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_address0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_ce0 to fully_connected_fprop_c5_conv_layer2_map_common_ce0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_we0 to fully_connected_fprop_c5_conv_layer2_map_common_we0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_we0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_d0 to fully_connected_fprop_c5_conv_layer2_map_common_d0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_d0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_q0 to fully_connected_fprop_c5_conv_layer2_map_common_q0
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_q0
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_address1 to fully_connected_fprop_c5_conv_layer2_map_common_address1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_address1
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_ce1 to fully_connected_fprop_c5_conv_layer2_map_common_ce1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_we1 to fully_connected_fprop_c5_conv_layer2_map_common_we1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_we1
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_d1 to fully_connected_fprop_c5_conv_layer2_map_common_d1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_d1
INFO - ap_memory_xmem: Replace c5_conv_layer2_map_common_q1 to fully_connected_fprop_c5_conv_layer2_map_common_q1
DEBUG - logic fully_connected_fprop_c5_conv_layer2_map_common_q1
INFO - ap_memory_xmem: Replace output_layer2_data_address0 to fully_connected_fprop_output_layer2_data_address0
DEBUG - logic fully_connected_fprop_output_layer2_data_address0
INFO - ap_memory_xmem: Replace output_layer2_data_ce0 to fully_connected_fprop_output_layer2_data_ce0
DEBUG - logic fully_connected_fprop_output_layer2_data_ce0
INFO - ap_memory_xmem: Replace output_layer2_data_we0 to fully_connected_fprop_output_layer2_data_we0
DEBUG - logic fully_connected_fprop_output_layer2_data_we0
INFO - ap_memory_xmem: Replace output_layer2_data_d0 to fully_connected_fprop_output_layer2_data_d0
DEBUG - logic fully_connected_fprop_output_layer2_data_d0
INFO - ap_memory_xmem: Replace output_layer2_error_address0 to fully_connected_fprop_output_layer2_error_address0
DEBUG - logic fully_connected_fprop_output_layer2_error_address0
INFO - ap_memory_xmem: Replace output_layer2_error_ce0 to fully_connected_fprop_output_layer2_error_ce0
DEBUG - logic fully_connected_fprop_output_layer2_error_ce0
INFO - ap_memory_xmem: Replace output_layer2_error_we0 to fully_connected_fprop_output_layer2_error_we0
DEBUG - logic fully_connected_fprop_output_layer2_error_we0
INFO - ap_memory_xmem: Replace output_layer2_error_d0 to fully_connected_fprop_output_layer2_error_d0
DEBUG - logic fully_connected_fprop_output_layer2_error_d0
INFO - ap_memory_xmem: Replace output_layer2_error_q0 to fully_connected_fprop_output_layer2_error_q0
DEBUG - logic fully_connected_fprop_output_layer2_error_q0
INFO - ap_memory_xmem: Replace output_layer2_error_address1 to fully_connected_fprop_output_layer2_error_address1
DEBUG - logic fully_connected_fprop_output_layer2_error_address1
INFO - ap_memory_xmem: Replace output_layer2_error_ce1 to fully_connected_fprop_output_layer2_error_ce1
DEBUG - logic fully_connected_fprop_output_layer2_error_ce1
INFO - ap_memory_xmem: Replace output_layer2_error_we1 to fully_connected_fprop_output_layer2_error_we1
DEBUG - logic fully_connected_fprop_output_layer2_error_we1
INFO - ap_memory_xmem: Replace output_layer2_error_d1 to fully_connected_fprop_output_layer2_error_d1
DEBUG - logic fully_connected_fprop_output_layer2_error_d1
INFO - ap_memory_xmem: Replace output_layer2_error_q1 to fully_connected_fprop_output_layer2_error_q1
DEBUG - logic fully_connected_fprop_output_layer2_error_q1
INFO - ap_memory_xmem: Replace output_layer2_b_address0 to fully_connected_fprop_output_layer2_b_address0
DEBUG - logic fully_connected_fprop_output_layer2_b_address0
INFO - ap_memory_xmem: Replace output_layer2_b_ce0 to fully_connected_fprop_output_layer2_b_ce0
DEBUG - logic fully_connected_fprop_output_layer2_b_ce0
INFO - ap_memory_xmem: Replace output_layer2_b_q0 to fully_connected_fprop_output_layer2_b_q0
DEBUG - logic fully_connected_fprop_output_layer2_b_q0
INFO - ap_memory_xmem: Replace output_layer2_db_address0 to fully_connected_fprop_output_layer2_db_address0
DEBUG - logic fully_connected_fprop_output_layer2_db_address0
INFO - ap_memory_xmem: Replace output_layer2_db_ce0 to fully_connected_fprop_output_layer2_db_ce0
DEBUG - logic fully_connected_fprop_output_layer2_db_ce0
INFO - ap_memory_xmem: Replace output_layer2_db_we0 to fully_connected_fprop_output_layer2_db_we0
DEBUG - logic fully_connected_fprop_output_layer2_db_we0
INFO - ap_memory_xmem: Replace output_layer2_db_d0 to fully_connected_fprop_output_layer2_db_d0
DEBUG - logic fully_connected_fprop_output_layer2_db_d0
INFO - ap_memory_xmem: Replace output_layer2_db_q0 to fully_connected_fprop_output_layer2_db_q0
DEBUG - logic fully_connected_fprop_output_layer2_db_q0
INFO - ap_memory_xmem: Replace output_layer2_db_address1 to fully_connected_fprop_output_layer2_db_address1
DEBUG - logic fully_connected_fprop_output_layer2_db_address1
INFO - ap_memory_xmem: Replace output_layer2_db_ce1 to fully_connected_fprop_output_layer2_db_ce1
DEBUG - logic fully_connected_fprop_output_layer2_db_ce1
INFO - ap_memory_xmem: Replace output_layer2_db_we1 to fully_connected_fprop_output_layer2_db_we1
DEBUG - logic fully_connected_fprop_output_layer2_db_we1
INFO - ap_memory_xmem: Replace output_layer2_db_d1 to fully_connected_fprop_output_layer2_db_d1
DEBUG - logic fully_connected_fprop_output_layer2_db_d1
INFO - ap_memory_xmem: Replace output_layer2_db_q1 to fully_connected_fprop_output_layer2_db_q1
DEBUG - logic fully_connected_fprop_output_layer2_db_q1
INFO - ap_memory_xmem: Replace output_layer2_W_address0 to fully_connected_fprop_output_layer2_W_address0
DEBUG - logic fully_connected_fprop_output_layer2_W_address0
INFO - ap_memory_xmem: Replace output_layer2_W_ce0 to fully_connected_fprop_output_layer2_W_ce0
DEBUG - logic fully_connected_fprop_output_layer2_W_ce0
INFO - ap_memory_xmem: Replace output_layer2_W_q0 to fully_connected_fprop_output_layer2_W_q0
DEBUG - logic fully_connected_fprop_output_layer2_W_q0
INFO - ap_memory_xmem: Replace output_layer2_dW_address0 to fully_connected_fprop_output_layer2_dW_address0
DEBUG - logic fully_connected_fprop_output_layer2_dW_address0
INFO - ap_memory_xmem: Replace output_layer2_dW_ce0 to fully_connected_fprop_output_layer2_dW_ce0
DEBUG - logic fully_connected_fprop_output_layer2_dW_ce0
INFO - ap_memory_xmem: Replace output_layer2_dW_we0 to fully_connected_fprop_output_layer2_dW_we0
DEBUG - logic fully_connected_fprop_output_layer2_dW_we0
INFO - ap_memory_xmem: Replace output_layer2_dW_d0 to fully_connected_fprop_output_layer2_dW_d0
DEBUG - logic fully_connected_fprop_output_layer2_dW_d0
INFO - ap_memory_xmem: Replace output_layer2_dW_q0 to fully_connected_fprop_output_layer2_dW_q0
DEBUG - logic fully_connected_fprop_output_layer2_dW_q0
INFO - ap_memory_xmem: Replace output_layer2_dW_address1 to fully_connected_fprop_output_layer2_dW_address1
DEBUG - logic fully_connected_fprop_output_layer2_dW_address1
INFO - ap_memory_xmem: Replace output_layer2_dW_ce1 to fully_connected_fprop_output_layer2_dW_ce1
DEBUG - logic fully_connected_fprop_output_layer2_dW_ce1
INFO - ap_memory_xmem: Replace output_layer2_dW_we1 to fully_connected_fprop_output_layer2_dW_we1
DEBUG - logic fully_connected_fprop_output_layer2_dW_we1
INFO - ap_memory_xmem: Replace output_layer2_dW_d1 to fully_connected_fprop_output_layer2_dW_d1
DEBUG - logic fully_connected_fprop_output_layer2_dW_d1
INFO - ap_memory_xmem: Replace output_layer2_dW_q1 to fully_connected_fprop_output_layer2_dW_q1
DEBUG - logic fully_connected_fprop_output_layer2_dW_q1
INFO - ap_memory_xmem: Replace output_layer2_map_common_address0 to fully_connected_fprop_output_layer2_map_common_address0
DEBUG - logic fully_connected_fprop_output_layer2_map_common_address0
INFO - ap_memory_xmem: Replace output_layer2_map_common_ce0 to fully_connected_fprop_output_layer2_map_common_ce0
DEBUG - logic fully_connected_fprop_output_layer2_map_common_ce0
INFO - ap_memory_xmem: Replace output_layer2_map_common_we0 to fully_connected_fprop_output_layer2_map_common_we0
DEBUG - logic fully_connected_fprop_output_layer2_map_common_we0
INFO - ap_memory_xmem: Replace output_layer2_map_common_d0 to fully_connected_fprop_output_layer2_map_common_d0
DEBUG - logic fully_connected_fprop_output_layer2_map_common_d0
INFO - ap_memory_xmem: Replace output_layer2_map_common_q0 to fully_connected_fprop_output_layer2_map_common_q0
DEBUG - logic fully_connected_fprop_output_layer2_map_common_q0
INFO - ap_memory_xmem: Replace output_layer2_map_common_address1 to fully_connected_fprop_output_layer2_map_common_address1
DEBUG - logic fully_connected_fprop_output_layer2_map_common_address1
INFO - ap_memory_xmem: Replace output_layer2_map_common_ce1 to fully_connected_fprop_output_layer2_map_common_ce1
DEBUG - logic fully_connected_fprop_output_layer2_map_common_ce1
INFO - ap_memory_xmem: Replace output_layer2_map_common_we1 to fully_connected_fprop_output_layer2_map_common_we1
DEBUG - logic fully_connected_fprop_output_layer2_map_common_we1
INFO - ap_memory_xmem: Replace output_layer2_map_common_d1 to fully_connected_fprop_output_layer2_map_common_d1
DEBUG - logic fully_connected_fprop_output_layer2_map_common_d1
INFO - ap_memory_xmem: Replace output_layer2_map_common_q1 to fully_connected_fprop_output_layer2_map_common_q1
DEBUG - logic fully_connected_fprop_output_layer2_map_common_q1
DEBUG - xmem info: name: pconnection mem_type:ap_memory_xmem
signal:
conv_fprop1_pconnection_address0
conv_fprop1_pconnection_ce0
conv_fprop1_pconnection_q0
conv_fprop2_pconnection_address0
conv_fprop2_pconnection_ce0
conv_fprop2_pconnection_q0
conv_fprop3_pconnection_address0
conv_fprop3_pconnection_ce0
conv_fprop3_pconnection_q0
param: {'1bit': 96, 'q0': True}
DEBUG - xmem info: name: input_layer1_map_w mem_type:xmem_in
signal:
input_layer1_map_w
param: {}
DEBUG - xmem info: name: input_layer1_map_h mem_type:xmem_in
signal:
input_layer1_map_h
param: {}
DEBUG - xmem info: name: input_layer1_map_count mem_type:xmem_in
signal:
input_layer1_map_count
param: {}
DEBUG - xmem info: name: input_layer1_kernel_w mem_type:xmem_in
signal:
input_layer1_kernel_w
param: {}
DEBUG - xmem info: name: input_layer1_kernel_h mem_type:xmem_in
signal:
input_layer1_kernel_h
param: {}
DEBUG - xmem info: name: input_layer1_kernel_count mem_type:xmem_in
signal:
input_layer1_kernel_count
param: {}
DEBUG - xmem info: name: c1_conv_layer1_map_w mem_type:xmem_in
signal:
c1_conv_layer1_map_w
param: {}
DEBUG - xmem info: name: c1_conv_layer1_map_h mem_type:xmem_in
signal:
c1_conv_layer1_map_h
param: {}
DEBUG - xmem info: name: c1_conv_layer1_map_count mem_type:xmem_in
signal:
c1_conv_layer1_map_count
param: {}
DEBUG - xmem info: name: c1_conv_layer1_kernel_w mem_type:xmem_in
signal:
c1_conv_layer1_kernel_w
param: {}
DEBUG - xmem info: name: c1_conv_layer1_kernel_h mem_type:xmem_in
signal:
c1_conv_layer1_kernel_h
param: {}
DEBUG - xmem info: name: c1_conv_layer1_kernel_count mem_type:xmem_in
signal:
c1_conv_layer1_kernel_count
param: {}
DEBUG - xmem info: name: input_layer2_data mem_type:ap_memory_xmem
signal:
conv_fprop1_input_layer2_data_address0
conv_fprop1_input_layer2_data_ce0
conv_fprop1_input_layer2_data_q0
param: {'q0': True, 'width': 64}
DEBUG - xmem info: name: input_layer2_error mem_type:ap_memory_xmem
signal:
conv_fprop1_input_layer2_error_address0
conv_fprop1_input_layer2_error_ce0
conv_fprop1_input_layer2_error_we0
conv_fprop1_input_layer2_error_d0
conv_fprop1_input_layer2_error_q0
conv_fprop1_input_layer2_error_address1
conv_fprop1_input_layer2_error_ce1
conv_fprop1_input_layer2_error_we1
conv_fprop1_input_layer2_error_d1
conv_fprop1_input_layer2_error_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: input_layer2_b mem_type:ap_memory_xmem
signal:
conv_fprop1_input_layer2_b_address0
conv_fprop1_input_layer2_b_ce0
conv_fprop1_input_layer2_b_we0
conv_fprop1_input_layer2_b_d0
conv_fprop1_input_layer2_b_q0
conv_fprop1_input_layer2_b_address1
conv_fprop1_input_layer2_b_ce1
conv_fprop1_input_layer2_b_we1
conv_fprop1_input_layer2_b_d1
conv_fprop1_input_layer2_b_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: input_layer2_db mem_type:ap_memory_xmem
signal:
conv_fprop1_input_layer2_db_address0
conv_fprop1_input_layer2_db_ce0
conv_fprop1_input_layer2_db_we0
conv_fprop1_input_layer2_db_d0
conv_fprop1_input_layer2_db_q0
conv_fprop1_input_layer2_db_address1
conv_fprop1_input_layer2_db_ce1
conv_fprop1_input_layer2_db_we1
conv_fprop1_input_layer2_db_d1
conv_fprop1_input_layer2_db_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: input_layer2_W mem_type:ap_memory_xmem
signal:
conv_fprop1_input_layer2_W_address0
conv_fprop1_input_layer2_W_ce0
conv_fprop1_input_layer2_W_we0
conv_fprop1_input_layer2_W_d0
conv_fprop1_input_layer2_W_q0
conv_fprop1_input_layer2_W_address1
conv_fprop1_input_layer2_W_ce1
conv_fprop1_input_layer2_W_we1
conv_fprop1_input_layer2_W_d1
conv_fprop1_input_layer2_W_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: input_layer2_dW mem_type:ap_memory_xmem
signal:
conv_fprop1_input_layer2_dW_address0
conv_fprop1_input_layer2_dW_ce0
conv_fprop1_input_layer2_dW_we0
conv_fprop1_input_layer2_dW_d0
conv_fprop1_input_layer2_dW_q0
conv_fprop1_input_layer2_dW_address1
conv_fprop1_input_layer2_dW_ce1
conv_fprop1_input_layer2_dW_we1
conv_fprop1_input_layer2_dW_d1
conv_fprop1_input_layer2_dW_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: input_layer2_map_common mem_type:ap_memory_xmem
signal:
conv_fprop1_input_layer2_map_common_address0
conv_fprop1_input_layer2_map_common_ce0
conv_fprop1_input_layer2_map_common_we0
conv_fprop1_input_layer2_map_common_d0
conv_fprop1_input_layer2_map_common_q0
conv_fprop1_input_layer2_map_common_address1
conv_fprop1_input_layer2_map_common_ce1
conv_fprop1_input_layer2_map_common_we1
conv_fprop1_input_layer2_map_common_d1
conv_fprop1_input_layer2_map_common_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c1_conv_layer2_data mem_type:ap_memory_xmem
signal:
conv_fprop1_c1_conv_layer2_data_address0
conv_fprop1_c1_conv_layer2_data_ce0
conv_fprop1_c1_conv_layer2_data_we0
conv_fprop1_c1_conv_layer2_data_d0
max_pooling_fprop1_c1_conv_layer2_data_address0
max_pooling_fprop1_c1_conv_layer2_data_ce0
max_pooling_fprop1_c1_conv_layer2_data_q0
max_pooling_fprop1_c1_conv_layer2_data_address1
max_pooling_fprop1_c1_conv_layer2_data_ce1
max_pooling_fprop1_c1_conv_layer2_data_q1
param: {'d0': True, 'width': 64, 'q0': True, 'q1': True}
DEBUG - xmem info: name: c1_conv_layer2_error mem_type:ap_memory_xmem
signal:
conv_fprop1_c1_conv_layer2_error_address0
conv_fprop1_c1_conv_layer2_error_ce0
conv_fprop1_c1_conv_layer2_error_we0
conv_fprop1_c1_conv_layer2_error_d0
conv_fprop1_c1_conv_layer2_error_q0
conv_fprop1_c1_conv_layer2_error_address1
conv_fprop1_c1_conv_layer2_error_ce1
conv_fprop1_c1_conv_layer2_error_we1
conv_fprop1_c1_conv_layer2_error_d1
conv_fprop1_c1_conv_layer2_error_q1
max_pooling_fprop1_c1_conv_layer2_error_address0
max_pooling_fprop1_c1_conv_layer2_error_ce0
max_pooling_fprop1_c1_conv_layer2_error_we0
max_pooling_fprop1_c1_conv_layer2_error_d0
max_pooling_fprop1_c1_conv_layer2_error_q0
max_pooling_fprop1_c1_conv_layer2_error_address1
max_pooling_fprop1_c1_conv_layer2_error_ce1
max_pooling_fprop1_c1_conv_layer2_error_we1
max_pooling_fprop1_c1_conv_layer2_error_d1
max_pooling_fprop1_c1_conv_layer2_error_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c1_conv_layer2_b mem_type:ap_memory_xmem
signal:
conv_fprop1_c1_conv_layer2_b_address0
conv_fprop1_c1_conv_layer2_b_ce0
conv_fprop1_c1_conv_layer2_b_q0
max_pooling_fprop1_c1_conv_layer2_b_address0
max_pooling_fprop1_c1_conv_layer2_b_ce0
max_pooling_fprop1_c1_conv_layer2_b_we0
max_pooling_fprop1_c1_conv_layer2_b_d0
max_pooling_fprop1_c1_conv_layer2_b_q0
max_pooling_fprop1_c1_conv_layer2_b_address1
max_pooling_fprop1_c1_conv_layer2_b_ce1
max_pooling_fprop1_c1_conv_layer2_b_we1
max_pooling_fprop1_c1_conv_layer2_b_d1
max_pooling_fprop1_c1_conv_layer2_b_q1
param: {'q0': True, 'width': 64, 'd0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c1_conv_layer2_db mem_type:ap_memory_xmem
signal:
conv_fprop1_c1_conv_layer2_db_address0
conv_fprop1_c1_conv_layer2_db_ce0
conv_fprop1_c1_conv_layer2_db_we0
conv_fprop1_c1_conv_layer2_db_d0
conv_fprop1_c1_conv_layer2_db_q0
conv_fprop1_c1_conv_layer2_db_address1
conv_fprop1_c1_conv_layer2_db_ce1
conv_fprop1_c1_conv_layer2_db_we1
conv_fprop1_c1_conv_layer2_db_d1
conv_fprop1_c1_conv_layer2_db_q1
max_pooling_fprop1_c1_conv_layer2_db_address0
max_pooling_fprop1_c1_conv_layer2_db_ce0
max_pooling_fprop1_c1_conv_layer2_db_we0
max_pooling_fprop1_c1_conv_layer2_db_d0
max_pooling_fprop1_c1_conv_layer2_db_q0
max_pooling_fprop1_c1_conv_layer2_db_address1
max_pooling_fprop1_c1_conv_layer2_db_ce1
max_pooling_fprop1_c1_conv_layer2_db_we1
max_pooling_fprop1_c1_conv_layer2_db_d1
max_pooling_fprop1_c1_conv_layer2_db_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c1_conv_layer2_W mem_type:ap_memory_xmem
signal:
conv_fprop1_c1_conv_layer2_W_address0
conv_fprop1_c1_conv_layer2_W_ce0
conv_fprop1_c1_conv_layer2_W_q0
max_pooling_fprop1_c1_conv_layer2_W_address0
max_pooling_fprop1_c1_conv_layer2_W_ce0
max_pooling_fprop1_c1_conv_layer2_W_we0
max_pooling_fprop1_c1_conv_layer2_W_d0
max_pooling_fprop1_c1_conv_layer2_W_q0
max_pooling_fprop1_c1_conv_layer2_W_address1
max_pooling_fprop1_c1_conv_layer2_W_ce1
max_pooling_fprop1_c1_conv_layer2_W_we1
max_pooling_fprop1_c1_conv_layer2_W_d1
max_pooling_fprop1_c1_conv_layer2_W_q1
param: {'q0': True, 'width': 64, 'd0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c1_conv_layer2_dW mem_type:ap_memory_xmem
signal:
conv_fprop1_c1_conv_layer2_dW_address0
conv_fprop1_c1_conv_layer2_dW_ce0
conv_fprop1_c1_conv_layer2_dW_we0
conv_fprop1_c1_conv_layer2_dW_d0
conv_fprop1_c1_conv_layer2_dW_q0
conv_fprop1_c1_conv_layer2_dW_address1
conv_fprop1_c1_conv_layer2_dW_ce1
conv_fprop1_c1_conv_layer2_dW_we1
conv_fprop1_c1_conv_layer2_dW_d1
conv_fprop1_c1_conv_layer2_dW_q1
max_pooling_fprop1_c1_conv_layer2_dW_address0
max_pooling_fprop1_c1_conv_layer2_dW_ce0
max_pooling_fprop1_c1_conv_layer2_dW_we0
max_pooling_fprop1_c1_conv_layer2_dW_d0
max_pooling_fprop1_c1_conv_layer2_dW_q0
max_pooling_fprop1_c1_conv_layer2_dW_address1
max_pooling_fprop1_c1_conv_layer2_dW_ce1
max_pooling_fprop1_c1_conv_layer2_dW_we1
max_pooling_fprop1_c1_conv_layer2_dW_d1
max_pooling_fprop1_c1_conv_layer2_dW_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c1_conv_layer2_map_common mem_type:ap_memory_xmem
signal:
conv_fprop1_c1_conv_layer2_map_common_address0
conv_fprop1_c1_conv_layer2_map_common_ce0
conv_fprop1_c1_conv_layer2_map_common_we0
conv_fprop1_c1_conv_layer2_map_common_d0
conv_fprop1_c1_conv_layer2_map_common_q0
max_pooling_fprop1_c1_conv_layer2_map_common_address0
max_pooling_fprop1_c1_conv_layer2_map_common_ce0
max_pooling_fprop1_c1_conv_layer2_map_common_we0
max_pooling_fprop1_c1_conv_layer2_map_common_d0
max_pooling_fprop1_c1_conv_layer2_map_common_q0
max_pooling_fprop1_c1_conv_layer2_map_common_address1
max_pooling_fprop1_c1_conv_layer2_map_common_ce1
max_pooling_fprop1_c1_conv_layer2_map_common_we1
max_pooling_fprop1_c1_conv_layer2_map_common_d1
max_pooling_fprop1_c1_conv_layer2_map_common_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s2_pooling_layer1_map_w mem_type:xmem_in
signal:
s2_pooling_layer1_map_w
param: {}
DEBUG - xmem info: name: s2_pooling_layer1_map_h mem_type:xmem_in
signal:
s2_pooling_layer1_map_h
param: {}
DEBUG - xmem info: name: s2_pooling_layer1_map_count mem_type:xmem_in
signal:
s2_pooling_layer1_map_count
param: {}
DEBUG - xmem info: name: s2_pooling_layer1_kernel_w mem_type:xmem_in
signal:
s2_pooling_layer1_kernel_w
param: {}
DEBUG - xmem info: name: s2_pooling_layer1_kernel_h mem_type:xmem_in
signal:
s2_pooling_layer1_kernel_h
param: {}
DEBUG - xmem info: name: s2_pooling_layer1_kernel_count mem_type:xmem_in
signal:
s2_pooling_layer1_kernel_count
param: {}
DEBUG - xmem info: name: c3_conv_layer1_map_w mem_type:xmem_in
signal:
c3_conv_layer1_map_w
param: {}
DEBUG - xmem info: name: c3_conv_layer1_map_h mem_type:xmem_in
signal:
c3_conv_layer1_map_h
param: {}
DEBUG - xmem info: name: c3_conv_layer1_map_count mem_type:xmem_in
signal:
c3_conv_layer1_map_count
param: {}
DEBUG - xmem info: name: c3_conv_layer1_kernel_w mem_type:xmem_in
signal:
c3_conv_layer1_kernel_w
param: {}
DEBUG - xmem info: name: c3_conv_layer1_kernel_h mem_type:xmem_in
signal:
c3_conv_layer1_kernel_h
param: {}
DEBUG - xmem info: name: c3_conv_layer1_kernel_count mem_type:xmem_in
signal:
c3_conv_layer1_kernel_count
param: {}
DEBUG - xmem info: name: s2_pooling_layer2_data mem_type:ap_memory_xmem
signal:
conv_fprop2_s2_pooling_layer2_data_address0
conv_fprop2_s2_pooling_layer2_data_ce0
conv_fprop2_s2_pooling_layer2_data_q0
max_pooling_fprop1_s2_pooling_layer2_data_address0
max_pooling_fprop1_s2_pooling_layer2_data_ce0
max_pooling_fprop1_s2_pooling_layer2_data_we0
max_pooling_fprop1_s2_pooling_layer2_data_d0
param: {'q0': True, 'width': 64, 'd0': True}
DEBUG - xmem info: name: s2_pooling_layer2_error mem_type:ap_memory_xmem
signal:
conv_fprop2_s2_pooling_layer2_error_address0
conv_fprop2_s2_pooling_layer2_error_ce0
conv_fprop2_s2_pooling_layer2_error_we0
conv_fprop2_s2_pooling_layer2_error_d0
conv_fprop2_s2_pooling_layer2_error_q0
conv_fprop2_s2_pooling_layer2_error_address1
conv_fprop2_s2_pooling_layer2_error_ce1
conv_fprop2_s2_pooling_layer2_error_we1
conv_fprop2_s2_pooling_layer2_error_d1
conv_fprop2_s2_pooling_layer2_error_q1
max_pooling_fprop1_s2_pooling_layer2_error_address0
max_pooling_fprop1_s2_pooling_layer2_error_ce0
max_pooling_fprop1_s2_pooling_layer2_error_we0
max_pooling_fprop1_s2_pooling_layer2_error_d0
max_pooling_fprop1_s2_pooling_layer2_error_q0
max_pooling_fprop1_s2_pooling_layer2_error_address1
max_pooling_fprop1_s2_pooling_layer2_error_ce1
max_pooling_fprop1_s2_pooling_layer2_error_we1
max_pooling_fprop1_s2_pooling_layer2_error_d1
max_pooling_fprop1_s2_pooling_layer2_error_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s2_pooling_layer2_b mem_type:ap_memory_xmem
signal:
conv_fprop2_s2_pooling_layer2_b_address0
conv_fprop2_s2_pooling_layer2_b_ce0
conv_fprop2_s2_pooling_layer2_b_we0
conv_fprop2_s2_pooling_layer2_b_d0
conv_fprop2_s2_pooling_layer2_b_q0
conv_fprop2_s2_pooling_layer2_b_address1
conv_fprop2_s2_pooling_layer2_b_ce1
conv_fprop2_s2_pooling_layer2_b_we1
conv_fprop2_s2_pooling_layer2_b_d1
conv_fprop2_s2_pooling_layer2_b_q1
max_pooling_fprop1_s2_pooling_layer2_b_address0
max_pooling_fprop1_s2_pooling_layer2_b_ce0
max_pooling_fprop1_s2_pooling_layer2_b_we0
max_pooling_fprop1_s2_pooling_layer2_b_d0
max_pooling_fprop1_s2_pooling_layer2_b_q0
max_pooling_fprop1_s2_pooling_layer2_b_address1
max_pooling_fprop1_s2_pooling_layer2_b_ce1
max_pooling_fprop1_s2_pooling_layer2_b_we1
max_pooling_fprop1_s2_pooling_layer2_b_d1
max_pooling_fprop1_s2_pooling_layer2_b_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s2_pooling_layer2_db mem_type:ap_memory_xmem
signal:
conv_fprop2_s2_pooling_layer2_db_address0
conv_fprop2_s2_pooling_layer2_db_ce0
conv_fprop2_s2_pooling_layer2_db_we0
conv_fprop2_s2_pooling_layer2_db_d0
conv_fprop2_s2_pooling_layer2_db_q0
conv_fprop2_s2_pooling_layer2_db_address1
conv_fprop2_s2_pooling_layer2_db_ce1
conv_fprop2_s2_pooling_layer2_db_we1
conv_fprop2_s2_pooling_layer2_db_d1
conv_fprop2_s2_pooling_layer2_db_q1
max_pooling_fprop1_s2_pooling_layer2_db_address0
max_pooling_fprop1_s2_pooling_layer2_db_ce0
max_pooling_fprop1_s2_pooling_layer2_db_we0
max_pooling_fprop1_s2_pooling_layer2_db_d0
max_pooling_fprop1_s2_pooling_layer2_db_q0
max_pooling_fprop1_s2_pooling_layer2_db_address1
max_pooling_fprop1_s2_pooling_layer2_db_ce1
max_pooling_fprop1_s2_pooling_layer2_db_we1
max_pooling_fprop1_s2_pooling_layer2_db_d1
max_pooling_fprop1_s2_pooling_layer2_db_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s2_pooling_layer2_W mem_type:ap_memory_xmem
signal:
conv_fprop2_s2_pooling_layer2_W_address0
conv_fprop2_s2_pooling_layer2_W_ce0
conv_fprop2_s2_pooling_layer2_W_we0
conv_fprop2_s2_pooling_layer2_W_d0
conv_fprop2_s2_pooling_layer2_W_q0
conv_fprop2_s2_pooling_layer2_W_address1
conv_fprop2_s2_pooling_layer2_W_ce1
conv_fprop2_s2_pooling_layer2_W_we1
conv_fprop2_s2_pooling_layer2_W_d1
conv_fprop2_s2_pooling_layer2_W_q1
max_pooling_fprop1_s2_pooling_layer2_W_address0
max_pooling_fprop1_s2_pooling_layer2_W_ce0
max_pooling_fprop1_s2_pooling_layer2_W_we0
max_pooling_fprop1_s2_pooling_layer2_W_d0
max_pooling_fprop1_s2_pooling_layer2_W_q0
max_pooling_fprop1_s2_pooling_layer2_W_address1
max_pooling_fprop1_s2_pooling_layer2_W_ce1
max_pooling_fprop1_s2_pooling_layer2_W_we1
max_pooling_fprop1_s2_pooling_layer2_W_d1
max_pooling_fprop1_s2_pooling_layer2_W_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s2_pooling_layer2_dW mem_type:ap_memory_xmem
signal:
conv_fprop2_s2_pooling_layer2_dW_address0
conv_fprop2_s2_pooling_layer2_dW_ce0
conv_fprop2_s2_pooling_layer2_dW_we0
conv_fprop2_s2_pooling_layer2_dW_d0
conv_fprop2_s2_pooling_layer2_dW_q0
conv_fprop2_s2_pooling_layer2_dW_address1
conv_fprop2_s2_pooling_layer2_dW_ce1
conv_fprop2_s2_pooling_layer2_dW_we1
conv_fprop2_s2_pooling_layer2_dW_d1
conv_fprop2_s2_pooling_layer2_dW_q1
max_pooling_fprop1_s2_pooling_layer2_dW_address0
max_pooling_fprop1_s2_pooling_layer2_dW_ce0
max_pooling_fprop1_s2_pooling_layer2_dW_we0
max_pooling_fprop1_s2_pooling_layer2_dW_d0
max_pooling_fprop1_s2_pooling_layer2_dW_q0
max_pooling_fprop1_s2_pooling_layer2_dW_address1
max_pooling_fprop1_s2_pooling_layer2_dW_ce1
max_pooling_fprop1_s2_pooling_layer2_dW_we1
max_pooling_fprop1_s2_pooling_layer2_dW_d1
max_pooling_fprop1_s2_pooling_layer2_dW_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s2_pooling_layer2_map_common mem_type:ap_memory_xmem
signal:
conv_fprop2_s2_pooling_layer2_map_common_address0
conv_fprop2_s2_pooling_layer2_map_common_ce0
conv_fprop2_s2_pooling_layer2_map_common_we0
conv_fprop2_s2_pooling_layer2_map_common_d0
conv_fprop2_s2_pooling_layer2_map_common_q0
conv_fprop2_s2_pooling_layer2_map_common_address1
conv_fprop2_s2_pooling_layer2_map_common_ce1
conv_fprop2_s2_pooling_layer2_map_common_we1
conv_fprop2_s2_pooling_layer2_map_common_d1
conv_fprop2_s2_pooling_layer2_map_common_q1
max_pooling_fprop1_s2_pooling_layer2_map_common_address0
max_pooling_fprop1_s2_pooling_layer2_map_common_ce0
max_pooling_fprop1_s2_pooling_layer2_map_common_we0
max_pooling_fprop1_s2_pooling_layer2_map_common_d0
max_pooling_fprop1_s2_pooling_layer2_map_common_q0
max_pooling_fprop1_s2_pooling_layer2_map_common_address1
max_pooling_fprop1_s2_pooling_layer2_map_common_ce1
max_pooling_fprop1_s2_pooling_layer2_map_common_we1
max_pooling_fprop1_s2_pooling_layer2_map_common_d1
max_pooling_fprop1_s2_pooling_layer2_map_common_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c3_conv_layer2_data mem_type:ap_memory_xmem
signal:
conv_fprop2_c3_conv_layer2_data_address0
conv_fprop2_c3_conv_layer2_data_ce0
conv_fprop2_c3_conv_layer2_data_we0
conv_fprop2_c3_conv_layer2_data_d0
max_pooling_fprop2_c3_conv_layer2_data_address0
max_pooling_fprop2_c3_conv_layer2_data_ce0
max_pooling_fprop2_c3_conv_layer2_data_q0
max_pooling_fprop2_c3_conv_layer2_data_address1
max_pooling_fprop2_c3_conv_layer2_data_ce1
max_pooling_fprop2_c3_conv_layer2_data_q1
param: {'d0': True, 'width': 64, 'q0': True, 'q1': True}
DEBUG - xmem info: name: c3_conv_layer2_error mem_type:ap_memory_xmem
signal:
conv_fprop2_c3_conv_layer2_error_address0
conv_fprop2_c3_conv_layer2_error_ce0
conv_fprop2_c3_conv_layer2_error_we0
conv_fprop2_c3_conv_layer2_error_d0
conv_fprop2_c3_conv_layer2_error_q0
conv_fprop2_c3_conv_layer2_error_address1
conv_fprop2_c3_conv_layer2_error_ce1
conv_fprop2_c3_conv_layer2_error_we1
conv_fprop2_c3_conv_layer2_error_d1
conv_fprop2_c3_conv_layer2_error_q1
max_pooling_fprop2_c3_conv_layer2_error_address0
max_pooling_fprop2_c3_conv_layer2_error_ce0
max_pooling_fprop2_c3_conv_layer2_error_we0
max_pooling_fprop2_c3_conv_layer2_error_d0
max_pooling_fprop2_c3_conv_layer2_error_q0
max_pooling_fprop2_c3_conv_layer2_error_address1
max_pooling_fprop2_c3_conv_layer2_error_ce1
max_pooling_fprop2_c3_conv_layer2_error_we1
max_pooling_fprop2_c3_conv_layer2_error_d1
max_pooling_fprop2_c3_conv_layer2_error_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c3_conv_layer2_b mem_type:ap_memory_xmem
signal:
conv_fprop2_c3_conv_layer2_b_address0
conv_fprop2_c3_conv_layer2_b_ce0
conv_fprop2_c3_conv_layer2_b_q0
max_pooling_fprop2_c3_conv_layer2_b_address0
max_pooling_fprop2_c3_conv_layer2_b_ce0
max_pooling_fprop2_c3_conv_layer2_b_we0
max_pooling_fprop2_c3_conv_layer2_b_d0
max_pooling_fprop2_c3_conv_layer2_b_q0
max_pooling_fprop2_c3_conv_layer2_b_address1
max_pooling_fprop2_c3_conv_layer2_b_ce1
max_pooling_fprop2_c3_conv_layer2_b_we1
max_pooling_fprop2_c3_conv_layer2_b_d1
max_pooling_fprop2_c3_conv_layer2_b_q1
param: {'q0': True, 'width': 64, 'd0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c3_conv_layer2_db mem_type:ap_memory_xmem
signal:
conv_fprop2_c3_conv_layer2_db_address0
conv_fprop2_c3_conv_layer2_db_ce0
conv_fprop2_c3_conv_layer2_db_we0
conv_fprop2_c3_conv_layer2_db_d0
conv_fprop2_c3_conv_layer2_db_q0
conv_fprop2_c3_conv_layer2_db_address1
conv_fprop2_c3_conv_layer2_db_ce1
conv_fprop2_c3_conv_layer2_db_we1
conv_fprop2_c3_conv_layer2_db_d1
conv_fprop2_c3_conv_layer2_db_q1
max_pooling_fprop2_c3_conv_layer2_db_address0
max_pooling_fprop2_c3_conv_layer2_db_ce0
max_pooling_fprop2_c3_conv_layer2_db_we0
max_pooling_fprop2_c3_conv_layer2_db_d0
max_pooling_fprop2_c3_conv_layer2_db_q0
max_pooling_fprop2_c3_conv_layer2_db_address1
max_pooling_fprop2_c3_conv_layer2_db_ce1
max_pooling_fprop2_c3_conv_layer2_db_we1
max_pooling_fprop2_c3_conv_layer2_db_d1
max_pooling_fprop2_c3_conv_layer2_db_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c3_conv_layer2_W mem_type:ap_memory_xmem
signal:
conv_fprop2_c3_conv_layer2_W_address0
conv_fprop2_c3_conv_layer2_W_ce0
conv_fprop2_c3_conv_layer2_W_q0
max_pooling_fprop2_c3_conv_layer2_W_address0
max_pooling_fprop2_c3_conv_layer2_W_ce0
max_pooling_fprop2_c3_conv_layer2_W_we0
max_pooling_fprop2_c3_conv_layer2_W_d0
max_pooling_fprop2_c3_conv_layer2_W_q0
max_pooling_fprop2_c3_conv_layer2_W_address1
max_pooling_fprop2_c3_conv_layer2_W_ce1
max_pooling_fprop2_c3_conv_layer2_W_we1
max_pooling_fprop2_c3_conv_layer2_W_d1
max_pooling_fprop2_c3_conv_layer2_W_q1
param: {'q0': True, 'width': 64, 'd0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c3_conv_layer2_dW mem_type:ap_memory_xmem
signal:
conv_fprop2_c3_conv_layer2_dW_address0
conv_fprop2_c3_conv_layer2_dW_ce0
conv_fprop2_c3_conv_layer2_dW_we0
conv_fprop2_c3_conv_layer2_dW_d0
conv_fprop2_c3_conv_layer2_dW_q0
conv_fprop2_c3_conv_layer2_dW_address1
conv_fprop2_c3_conv_layer2_dW_ce1
conv_fprop2_c3_conv_layer2_dW_we1
conv_fprop2_c3_conv_layer2_dW_d1
conv_fprop2_c3_conv_layer2_dW_q1
max_pooling_fprop2_c3_conv_layer2_dW_address0
max_pooling_fprop2_c3_conv_layer2_dW_ce0
max_pooling_fprop2_c3_conv_layer2_dW_we0
max_pooling_fprop2_c3_conv_layer2_dW_d0
max_pooling_fprop2_c3_conv_layer2_dW_q0
max_pooling_fprop2_c3_conv_layer2_dW_address1
max_pooling_fprop2_c3_conv_layer2_dW_ce1
max_pooling_fprop2_c3_conv_layer2_dW_we1
max_pooling_fprop2_c3_conv_layer2_dW_d1
max_pooling_fprop2_c3_conv_layer2_dW_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c3_conv_layer2_map_common mem_type:ap_memory_xmem
signal:
conv_fprop2_c3_conv_layer2_map_common_address0
conv_fprop2_c3_conv_layer2_map_common_ce0
conv_fprop2_c3_conv_layer2_map_common_we0
conv_fprop2_c3_conv_layer2_map_common_d0
conv_fprop2_c3_conv_layer2_map_common_q0
max_pooling_fprop2_c3_conv_layer2_map_common_address0
max_pooling_fprop2_c3_conv_layer2_map_common_ce0
max_pooling_fprop2_c3_conv_layer2_map_common_we0
max_pooling_fprop2_c3_conv_layer2_map_common_d0
max_pooling_fprop2_c3_conv_layer2_map_common_q0
max_pooling_fprop2_c3_conv_layer2_map_common_address1
max_pooling_fprop2_c3_conv_layer2_map_common_ce1
max_pooling_fprop2_c3_conv_layer2_map_common_we1
max_pooling_fprop2_c3_conv_layer2_map_common_d1
max_pooling_fprop2_c3_conv_layer2_map_common_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s4_pooling_layer1_map_w mem_type:xmem_in
signal:
s4_pooling_layer1_map_w
param: {}
DEBUG - xmem info: name: s4_pooling_layer1_map_h mem_type:xmem_in
signal:
s4_pooling_layer1_map_h
param: {}
DEBUG - xmem info: name: s4_pooling_layer1_map_count mem_type:xmem_in
signal:
s4_pooling_layer1_map_count
param: {}
DEBUG - xmem info: name: s4_pooling_layer1_kernel_w mem_type:xmem_in
signal:
s4_pooling_layer1_kernel_w
param: {}
DEBUG - xmem info: name: s4_pooling_layer1_kernel_h mem_type:xmem_in
signal:
s4_pooling_layer1_kernel_h
param: {}
DEBUG - xmem info: name: s4_pooling_layer1_kernel_count mem_type:xmem_in
signal:
s4_pooling_layer1_kernel_count
param: {}
DEBUG - xmem info: name: c5_conv_layer1_map_w mem_type:xmem_in
signal:
c5_conv_layer1_map_w
param: {}
DEBUG - xmem info: name: c5_conv_layer1_map_h mem_type:xmem_in
signal:
c5_conv_layer1_map_h
param: {}
DEBUG - xmem info: name: c5_conv_layer1_map_count mem_type:xmem_in
signal:
c5_conv_layer1_map_count
param: {}
DEBUG - xmem info: name: c5_conv_layer1_kernel_w mem_type:xmem_in
signal:
c5_conv_layer1_kernel_w
param: {}
DEBUG - xmem info: name: c5_conv_layer1_kernel_h mem_type:xmem_in
signal:
c5_conv_layer1_kernel_h
param: {}
DEBUG - xmem info: name: c5_conv_layer1_kernel_count mem_type:xmem_in
signal:
c5_conv_layer1_kernel_count
param: {}
DEBUG - xmem info: name: s4_pooling_layer2_data mem_type:ap_memory_xmem
signal:
conv_fprop3_s4_pooling_layer2_data_address0
conv_fprop3_s4_pooling_layer2_data_ce0
conv_fprop3_s4_pooling_layer2_data_q0
max_pooling_fprop2_s4_pooling_layer2_data_address0
max_pooling_fprop2_s4_pooling_layer2_data_ce0
max_pooling_fprop2_s4_pooling_layer2_data_we0
max_pooling_fprop2_s4_pooling_layer2_data_d0
param: {'q0': True, 'width': 64, 'd0': True}
DEBUG - xmem info: name: s4_pooling_layer2_error mem_type:ap_memory_xmem
signal:
conv_fprop3_s4_pooling_layer2_error_address0
conv_fprop3_s4_pooling_layer2_error_ce0
conv_fprop3_s4_pooling_layer2_error_we0
conv_fprop3_s4_pooling_layer2_error_d0
conv_fprop3_s4_pooling_layer2_error_q0
conv_fprop3_s4_pooling_layer2_error_address1
conv_fprop3_s4_pooling_layer2_error_ce1
conv_fprop3_s4_pooling_layer2_error_we1
conv_fprop3_s4_pooling_layer2_error_d1
conv_fprop3_s4_pooling_layer2_error_q1
max_pooling_fprop2_s4_pooling_layer2_error_address0
max_pooling_fprop2_s4_pooling_layer2_error_ce0
max_pooling_fprop2_s4_pooling_layer2_error_we0
max_pooling_fprop2_s4_pooling_layer2_error_d0
max_pooling_fprop2_s4_pooling_layer2_error_q0
max_pooling_fprop2_s4_pooling_layer2_error_address1
max_pooling_fprop2_s4_pooling_layer2_error_ce1
max_pooling_fprop2_s4_pooling_layer2_error_we1
max_pooling_fprop2_s4_pooling_layer2_error_d1
max_pooling_fprop2_s4_pooling_layer2_error_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s4_pooling_layer2_b mem_type:ap_memory_xmem
signal:
conv_fprop3_s4_pooling_layer2_b_address0
conv_fprop3_s4_pooling_layer2_b_ce0
conv_fprop3_s4_pooling_layer2_b_we0
conv_fprop3_s4_pooling_layer2_b_d0
conv_fprop3_s4_pooling_layer2_b_q0
conv_fprop3_s4_pooling_layer2_b_address1
conv_fprop3_s4_pooling_layer2_b_ce1
conv_fprop3_s4_pooling_layer2_b_we1
conv_fprop3_s4_pooling_layer2_b_d1
conv_fprop3_s4_pooling_layer2_b_q1
max_pooling_fprop2_s4_pooling_layer2_b_address0
max_pooling_fprop2_s4_pooling_layer2_b_ce0
max_pooling_fprop2_s4_pooling_layer2_b_we0
max_pooling_fprop2_s4_pooling_layer2_b_d0
max_pooling_fprop2_s4_pooling_layer2_b_q0
max_pooling_fprop2_s4_pooling_layer2_b_address1
max_pooling_fprop2_s4_pooling_layer2_b_ce1
max_pooling_fprop2_s4_pooling_layer2_b_we1
max_pooling_fprop2_s4_pooling_layer2_b_d1
max_pooling_fprop2_s4_pooling_layer2_b_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s4_pooling_layer2_db mem_type:ap_memory_xmem
signal:
conv_fprop3_s4_pooling_layer2_db_address0
conv_fprop3_s4_pooling_layer2_db_ce0
conv_fprop3_s4_pooling_layer2_db_we0
conv_fprop3_s4_pooling_layer2_db_d0
conv_fprop3_s4_pooling_layer2_db_q0
conv_fprop3_s4_pooling_layer2_db_address1
conv_fprop3_s4_pooling_layer2_db_ce1
conv_fprop3_s4_pooling_layer2_db_we1
conv_fprop3_s4_pooling_layer2_db_d1
conv_fprop3_s4_pooling_layer2_db_q1
max_pooling_fprop2_s4_pooling_layer2_db_address0
max_pooling_fprop2_s4_pooling_layer2_db_ce0
max_pooling_fprop2_s4_pooling_layer2_db_we0
max_pooling_fprop2_s4_pooling_layer2_db_d0
max_pooling_fprop2_s4_pooling_layer2_db_q0
max_pooling_fprop2_s4_pooling_layer2_db_address1
max_pooling_fprop2_s4_pooling_layer2_db_ce1
max_pooling_fprop2_s4_pooling_layer2_db_we1
max_pooling_fprop2_s4_pooling_layer2_db_d1
max_pooling_fprop2_s4_pooling_layer2_db_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s4_pooling_layer2_W mem_type:ap_memory_xmem
signal:
conv_fprop3_s4_pooling_layer2_W_address0
conv_fprop3_s4_pooling_layer2_W_ce0
conv_fprop3_s4_pooling_layer2_W_we0
conv_fprop3_s4_pooling_layer2_W_d0
conv_fprop3_s4_pooling_layer2_W_q0
conv_fprop3_s4_pooling_layer2_W_address1
conv_fprop3_s4_pooling_layer2_W_ce1
conv_fprop3_s4_pooling_layer2_W_we1
conv_fprop3_s4_pooling_layer2_W_d1
conv_fprop3_s4_pooling_layer2_W_q1
max_pooling_fprop2_s4_pooling_layer2_W_address0
max_pooling_fprop2_s4_pooling_layer2_W_ce0
max_pooling_fprop2_s4_pooling_layer2_W_we0
max_pooling_fprop2_s4_pooling_layer2_W_d0
max_pooling_fprop2_s4_pooling_layer2_W_q0
max_pooling_fprop2_s4_pooling_layer2_W_address1
max_pooling_fprop2_s4_pooling_layer2_W_ce1
max_pooling_fprop2_s4_pooling_layer2_W_we1
max_pooling_fprop2_s4_pooling_layer2_W_d1
max_pooling_fprop2_s4_pooling_layer2_W_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s4_pooling_layer2_dW mem_type:ap_memory_xmem
signal:
conv_fprop3_s4_pooling_layer2_dW_address0
conv_fprop3_s4_pooling_layer2_dW_ce0
conv_fprop3_s4_pooling_layer2_dW_we0
conv_fprop3_s4_pooling_layer2_dW_d0
conv_fprop3_s4_pooling_layer2_dW_q0
conv_fprop3_s4_pooling_layer2_dW_address1
conv_fprop3_s4_pooling_layer2_dW_ce1
conv_fprop3_s4_pooling_layer2_dW_we1
conv_fprop3_s4_pooling_layer2_dW_d1
conv_fprop3_s4_pooling_layer2_dW_q1
max_pooling_fprop2_s4_pooling_layer2_dW_address0
max_pooling_fprop2_s4_pooling_layer2_dW_ce0
max_pooling_fprop2_s4_pooling_layer2_dW_we0
max_pooling_fprop2_s4_pooling_layer2_dW_d0
max_pooling_fprop2_s4_pooling_layer2_dW_q0
max_pooling_fprop2_s4_pooling_layer2_dW_address1
max_pooling_fprop2_s4_pooling_layer2_dW_ce1
max_pooling_fprop2_s4_pooling_layer2_dW_we1
max_pooling_fprop2_s4_pooling_layer2_dW_d1
max_pooling_fprop2_s4_pooling_layer2_dW_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: s4_pooling_layer2_map_common mem_type:ap_memory_xmem
signal:
conv_fprop3_s4_pooling_layer2_map_common_address0
conv_fprop3_s4_pooling_layer2_map_common_ce0
conv_fprop3_s4_pooling_layer2_map_common_we0
conv_fprop3_s4_pooling_layer2_map_common_d0
conv_fprop3_s4_pooling_layer2_map_common_q0
conv_fprop3_s4_pooling_layer2_map_common_address1
conv_fprop3_s4_pooling_layer2_map_common_ce1
conv_fprop3_s4_pooling_layer2_map_common_we1
conv_fprop3_s4_pooling_layer2_map_common_d1
conv_fprop3_s4_pooling_layer2_map_common_q1
max_pooling_fprop2_s4_pooling_layer2_map_common_address0
max_pooling_fprop2_s4_pooling_layer2_map_common_ce0
max_pooling_fprop2_s4_pooling_layer2_map_common_we0
max_pooling_fprop2_s4_pooling_layer2_map_common_d0
max_pooling_fprop2_s4_pooling_layer2_map_common_q0
max_pooling_fprop2_s4_pooling_layer2_map_common_address1
max_pooling_fprop2_s4_pooling_layer2_map_common_ce1
max_pooling_fprop2_s4_pooling_layer2_map_common_we1
max_pooling_fprop2_s4_pooling_layer2_map_common_d1
max_pooling_fprop2_s4_pooling_layer2_map_common_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c5_conv_layer2_data mem_type:ap_memory_xmem
signal:
conv_fprop3_c5_conv_layer2_data_address0
conv_fprop3_c5_conv_layer2_data_ce0
conv_fprop3_c5_conv_layer2_data_we0
conv_fprop3_c5_conv_layer2_data_d0
fully_connected_fprop_c5_conv_layer2_data_address0
fully_connected_fprop_c5_conv_layer2_data_ce0
fully_connected_fprop_c5_conv_layer2_data_q0
param: {'d0': True, 'width': 64, 'q0': True}
DEBUG - xmem info: name: c5_conv_layer2_error mem_type:ap_memory_xmem
signal:
conv_fprop3_c5_conv_layer2_error_address0
conv_fprop3_c5_conv_layer2_error_ce0
conv_fprop3_c5_conv_layer2_error_we0
conv_fprop3_c5_conv_layer2_error_d0
conv_fprop3_c5_conv_layer2_error_q0
conv_fprop3_c5_conv_layer2_error_address1
conv_fprop3_c5_conv_layer2_error_ce1
conv_fprop3_c5_conv_layer2_error_we1
conv_fprop3_c5_conv_layer2_error_d1
conv_fprop3_c5_conv_layer2_error_q1
fully_connected_fprop_c5_conv_layer2_error_address0
fully_connected_fprop_c5_conv_layer2_error_ce0
fully_connected_fprop_c5_conv_layer2_error_we0
fully_connected_fprop_c5_conv_layer2_error_d0
fully_connected_fprop_c5_conv_layer2_error_q0
fully_connected_fprop_c5_conv_layer2_error_address1
fully_connected_fprop_c5_conv_layer2_error_ce1
fully_connected_fprop_c5_conv_layer2_error_we1
fully_connected_fprop_c5_conv_layer2_error_d1
fully_connected_fprop_c5_conv_layer2_error_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c5_conv_layer2_b mem_type:ap_memory_xmem
signal:
conv_fprop3_c5_conv_layer2_b_address0
conv_fprop3_c5_conv_layer2_b_ce0
conv_fprop3_c5_conv_layer2_b_q0
fully_connected_fprop_c5_conv_layer2_b_address0
fully_connected_fprop_c5_conv_layer2_b_ce0
fully_connected_fprop_c5_conv_layer2_b_we0
fully_connected_fprop_c5_conv_layer2_b_d0
fully_connected_fprop_c5_conv_layer2_b_q0
fully_connected_fprop_c5_conv_layer2_b_address1
fully_connected_fprop_c5_conv_layer2_b_ce1
fully_connected_fprop_c5_conv_layer2_b_we1
fully_connected_fprop_c5_conv_layer2_b_d1
fully_connected_fprop_c5_conv_layer2_b_q1
param: {'q0': True, 'width': 64, 'd0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c5_conv_layer2_db mem_type:ap_memory_xmem
signal:
conv_fprop3_c5_conv_layer2_db_address0
conv_fprop3_c5_conv_layer2_db_ce0
conv_fprop3_c5_conv_layer2_db_we0
conv_fprop3_c5_conv_layer2_db_d0
conv_fprop3_c5_conv_layer2_db_q0
conv_fprop3_c5_conv_layer2_db_address1
conv_fprop3_c5_conv_layer2_db_ce1
conv_fprop3_c5_conv_layer2_db_we1
conv_fprop3_c5_conv_layer2_db_d1
conv_fprop3_c5_conv_layer2_db_q1
fully_connected_fprop_c5_conv_layer2_db_address0
fully_connected_fprop_c5_conv_layer2_db_ce0
fully_connected_fprop_c5_conv_layer2_db_we0
fully_connected_fprop_c5_conv_layer2_db_d0
fully_connected_fprop_c5_conv_layer2_db_q0
fully_connected_fprop_c5_conv_layer2_db_address1
fully_connected_fprop_c5_conv_layer2_db_ce1
fully_connected_fprop_c5_conv_layer2_db_we1
fully_connected_fprop_c5_conv_layer2_db_d1
fully_connected_fprop_c5_conv_layer2_db_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c5_conv_layer2_W mem_type:ap_memory_xmem
signal:
conv_fprop3_c5_conv_layer2_W_address0
conv_fprop3_c5_conv_layer2_W_ce0
conv_fprop3_c5_conv_layer2_W_q0
fully_connected_fprop_c5_conv_layer2_W_address0
fully_connected_fprop_c5_conv_layer2_W_ce0
fully_connected_fprop_c5_conv_layer2_W_we0
fully_connected_fprop_c5_conv_layer2_W_d0
fully_connected_fprop_c5_conv_layer2_W_q0
fully_connected_fprop_c5_conv_layer2_W_address1
fully_connected_fprop_c5_conv_layer2_W_ce1
fully_connected_fprop_c5_conv_layer2_W_we1
fully_connected_fprop_c5_conv_layer2_W_d1
fully_connected_fprop_c5_conv_layer2_W_q1
param: {'q0': True, 'width': 64, 'd0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c5_conv_layer2_dW mem_type:ap_memory_xmem
signal:
conv_fprop3_c5_conv_layer2_dW_address0
conv_fprop3_c5_conv_layer2_dW_ce0
conv_fprop3_c5_conv_layer2_dW_we0
conv_fprop3_c5_conv_layer2_dW_d0
conv_fprop3_c5_conv_layer2_dW_q0
conv_fprop3_c5_conv_layer2_dW_address1
conv_fprop3_c5_conv_layer2_dW_ce1
conv_fprop3_c5_conv_layer2_dW_we1
conv_fprop3_c5_conv_layer2_dW_d1
conv_fprop3_c5_conv_layer2_dW_q1
fully_connected_fprop_c5_conv_layer2_dW_address0
fully_connected_fprop_c5_conv_layer2_dW_ce0
fully_connected_fprop_c5_conv_layer2_dW_we0
fully_connected_fprop_c5_conv_layer2_dW_d0
fully_connected_fprop_c5_conv_layer2_dW_q0
fully_connected_fprop_c5_conv_layer2_dW_address1
fully_connected_fprop_c5_conv_layer2_dW_ce1
fully_connected_fprop_c5_conv_layer2_dW_we1
fully_connected_fprop_c5_conv_layer2_dW_d1
fully_connected_fprop_c5_conv_layer2_dW_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: c5_conv_layer2_map_common mem_type:ap_memory_xmem
signal:
conv_fprop3_c5_conv_layer2_map_common_address0
conv_fprop3_c5_conv_layer2_map_common_ce0
conv_fprop3_c5_conv_layer2_map_common_we0
conv_fprop3_c5_conv_layer2_map_common_d0
conv_fprop3_c5_conv_layer2_map_common_q0
fully_connected_fprop_c5_conv_layer2_map_common_address0
fully_connected_fprop_c5_conv_layer2_map_common_ce0
fully_connected_fprop_c5_conv_layer2_map_common_we0
fully_connected_fprop_c5_conv_layer2_map_common_d0
fully_connected_fprop_c5_conv_layer2_map_common_q0
fully_connected_fprop_c5_conv_layer2_map_common_address1
fully_connected_fprop_c5_conv_layer2_map_common_ce1
fully_connected_fprop_c5_conv_layer2_map_common_we1
fully_connected_fprop_c5_conv_layer2_map_common_d1
fully_connected_fprop_c5_conv_layer2_map_common_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: output_layer1_map_w mem_type:xmem_in
signal:
output_layer1_map_w
param: {}
DEBUG - xmem info: name: output_layer1_map_h mem_type:xmem_in
signal:
output_layer1_map_h
param: {}
DEBUG - xmem info: name: output_layer1_map_count mem_type:xmem_in
signal:
output_layer1_map_count
param: {}
DEBUG - xmem info: name: output_layer1_kernel_w mem_type:xmem_in
signal:
output_layer1_kernel_w
param: {}
DEBUG - xmem info: name: output_layer1_kernel_h mem_type:xmem_in
signal:
output_layer1_kernel_h
param: {}
DEBUG - xmem info: name: output_layer1_kernel_count mem_type:xmem_in
signal:
output_layer1_kernel_count
param: {}
DEBUG - xmem info: name: output_layer2_data mem_type:ap_memory_xmem
signal:
fully_connected_fprop_output_layer2_data_address0
fully_connected_fprop_output_layer2_data_ce0
fully_connected_fprop_output_layer2_data_we0
fully_connected_fprop_output_layer2_data_d0
param: {'d0': True, 'width': 64}
DEBUG - xmem info: name: output_layer2_error mem_type:ap_memory_xmem
signal:
fully_connected_fprop_output_layer2_error_address0
fully_connected_fprop_output_layer2_error_ce0
fully_connected_fprop_output_layer2_error_we0
fully_connected_fprop_output_layer2_error_d0
fully_connected_fprop_output_layer2_error_q0
fully_connected_fprop_output_layer2_error_address1
fully_connected_fprop_output_layer2_error_ce1
fully_connected_fprop_output_layer2_error_we1
fully_connected_fprop_output_layer2_error_d1
fully_connected_fprop_output_layer2_error_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: output_layer2_b mem_type:ap_memory_xmem
signal:
fully_connected_fprop_output_layer2_b_address0
fully_connected_fprop_output_layer2_b_ce0
fully_connected_fprop_output_layer2_b_q0
param: {'q0': True, 'width': 64}
DEBUG - xmem info: name: output_layer2_db mem_type:ap_memory_xmem
signal:
fully_connected_fprop_output_layer2_db_address0
fully_connected_fprop_output_layer2_db_ce0
fully_connected_fprop_output_layer2_db_we0
fully_connected_fprop_output_layer2_db_d0
fully_connected_fprop_output_layer2_db_q0
fully_connected_fprop_output_layer2_db_address1
fully_connected_fprop_output_layer2_db_ce1
fully_connected_fprop_output_layer2_db_we1
fully_connected_fprop_output_layer2_db_d1
fully_connected_fprop_output_layer2_db_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: output_layer2_W mem_type:ap_memory_xmem
signal:
fully_connected_fprop_output_layer2_W_address0
fully_connected_fprop_output_layer2_W_ce0
fully_connected_fprop_output_layer2_W_q0
param: {'q0': True, 'width': 64}
DEBUG - xmem info: name: output_layer2_dW mem_type:ap_memory_xmem
signal:
fully_connected_fprop_output_layer2_dW_address0
fully_connected_fprop_output_layer2_dW_ce0
fully_connected_fprop_output_layer2_dW_we0
fully_connected_fprop_output_layer2_dW_d0
fully_connected_fprop_output_layer2_dW_q0
fully_connected_fprop_output_layer2_dW_address1
fully_connected_fprop_output_layer2_dW_ce1
fully_connected_fprop_output_layer2_dW_we1
fully_connected_fprop_output_layer2_dW_d1
fully_connected_fprop_output_layer2_dW_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
DEBUG - xmem info: name: output_layer2_map_common mem_type:ap_memory_xmem
signal:
fully_connected_fprop_output_layer2_map_common_address0
fully_connected_fprop_output_layer2_map_common_ce0
fully_connected_fprop_output_layer2_map_common_we0
fully_connected_fprop_output_layer2_map_common_d0
fully_connected_fprop_output_layer2_map_common_q0
fully_connected_fprop_output_layer2_map_common_address1
fully_connected_fprop_output_layer2_map_common_ce1
fully_connected_fprop_output_layer2_map_common_we1
fully_connected_fprop_output_layer2_map_common_d1
fully_connected_fprop_output_layer2_map_common_q1
param: {'d0': True, 'width': 64, 'q0': True, 'd1': True, 'q1': True}
INFO - ap_return: inst_conv_fprop1 assigned to 0
INFO - ap_return: inst_conv_fprop2 assigned to 0
INFO - ap_return: inst_conv_fprop3 assigned to 0
INFO - ap_return: inst_max_pooling_fprop1 assigned to 0
INFO - ap_return: inst_max_pooling_fprop2 assigned to 0
INFO - ap_return: inst_fully_connected_fprop assigned to 0
INFO - export to /home/duludulu/Documents/hls/autonet/export/hls//rtl/longtail_common_2//hls_long_tail_top_v1.sv
INFO - export to /home/duludulu/Documents/hls/autonet/export/hls/sim/top.do
INFO - export to /home/duludulu/Documents/hls/autonet/export/hls/sim/wave.do
INFO - export to /home/duludulu/Documents/hls/autonet/export/hls/tb/hls_test_task.vh
INFO - export to /home/duludulu/Documents/hls/autonet/export/hls/tb/tb_top.sv
INFO - load c: function conv_fprop1
INFO - load c: function conv_fprop2
INFO - load c: function conv_fprop3
INFO - load c: function max_pooling_fprop1
INFO - load c: function max_pooling_fprop2
INFO - load c: function fully_connected_fprop
INFO - gen c: function conv_fprop1
WARNING - gen c: conv_fprop1.input_layer1 is not exist in xmem
WARNING - gen c: conv_fprop1.input_layer2 is not exist in xmem
WARNING - gen c: conv_fprop1.c1_conv_layer1 is not exist in xmem
WARNING - gen c: conv_fprop1.c1_conv_layer2 is not exist in xmem
INFO - gen c: function conv_fprop2
WARNING - gen c: conv_fprop2.s2_pooling_layer1 is not exist in xmem
WARNING - gen c: conv_fprop2.s2_pooling_layer2 is not exist in xmem
WARNING - gen c: conv_fprop2.c3_conv_layer1 is not exist in xmem
WARNING - gen c: conv_fprop2.c3_conv_layer2 is not exist in xmem
INFO - gen c: function conv_fprop3
WARNING - gen c: conv_fprop3.s4_pooling_layer1 is not exist in xmem
WARNING - gen c: conv_fprop3.s4_pooling_layer2 is not exist in xmem
WARNING - gen c: conv_fprop3.c5_conv_layer1 is not exist in xmem
WARNING - gen c: conv_fprop3.c5_conv_layer2 is not exist in xmem
INFO - gen c: function max_pooling_fprop1
WARNING - gen c: max_pooling_fprop1.c1_conv_layer1 is not exist in xmem
WARNING - gen c: max_pooling_fprop1.c1_conv_layer2 is not exist in xmem
WARNING - gen c: max_pooling_fprop1.s2_pooling_layer1 is not exist in xmem
WARNING - gen c: max_pooling_fprop1.s2_pooling_layer2 is not exist in xmem
INFO - gen c: function max_pooling_fprop2
WARNING - gen c: max_pooling_fprop2.c3_conv_layer1 is not exist in xmem
WARNING - gen c: max_pooling_fprop2.c3_conv_layer2 is not exist in xmem
WARNING - gen c: max_pooling_fprop2.s4_pooling_layer1 is not exist in xmem
WARNING - gen c: max_pooling_fprop2.s4_pooling_layer2 is not exist in xmem
INFO - gen c: function fully_connected_fprop
WARNING - gen c: fully_connected_fprop.c5_conv_layer1 is not exist in xmem
WARNING - gen c: fully_connected_fprop.c5_conv_layer2 is not exist in xmem
WARNING - gen c: fully_connected_fprop.output_layer1 is not exist in xmem
WARNING - gen c: fully_connected_fprop.output_layer2 is not exist in xmem
INFO - export to /home/duludulu/Documents/hls/autonet/export/hls/c/hls_apcall.h
INFO - export to /home/duludulu/Documents/hls/autonet/export/hls/c/hls_apcall.cpp
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/xmem.info to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/xmem.info
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop1_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop1_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop3_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop3_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop1_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop1_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop2_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop2_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop1_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop1_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/fully_connected_fprop_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/fully_connected_fprop_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop2_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop2_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/fully_connected_fprop_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/fully_connected_fprop_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop2_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop2_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop2_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop2_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/fully_connected_fprop_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/fully_connected_fprop_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop1_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop1_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop2_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop2_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop1_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop1_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop2_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop2_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop2_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop2_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop1_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop1_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop1_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop1_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/fully_connected_fprop_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/fully_connected_fprop_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/fully_connected_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/fully_connected_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop1_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop1_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop1_dsub_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop1_dsub_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop_dadddsub_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop3_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop3_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/max_pooling_fprop2_dsub_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/max_pooling_fprop2_dsub_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop3_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop3_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop2_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop2_dmul_64ns_64ns_64_8_max_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop2_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop2_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop3_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop3_dexp_64ns_64ns_64_30_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop1_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop1_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/rtl/longtail_example/hls/conv_fprop3_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl to /home/duludulu/Documents/hls/autonet/export/hls/rtl/longtail_example/hls/conv_fprop3_dadd_64ns_64ns_64_8_full_dsp_1_ip.tcl
INFO - copy /home/duludulu/Documents/hls/autonet/workspace/hls/c/hls.h to /home/duludulu/Documents/hls/autonet/export/hls/c/hls.h
