proc main(uint64 a0_0, uint64 a1_0, uint64 a2_0, uint64 a3_0, uint64 a4_0, uint64 b0_0, uint64 b1_0, uint64 b2_0, uint64 b3_0, uint64 b4_0) =
{ true && and [a0_0 <u 9223372036854775808@64, a1_0 <u 9223372036854775808@64, a2_0 <u 9223372036854775808@64, a3_0 <u 9223372036854775808@64, a4_0 <u 562949953421312@64, b0_0 <u 9223372036854775808@64, b1_0 <u 9223372036854775808@64, b2_0 <u 9223372036854775808@64, b3_0 <u 9223372036854775808@64, b4_0 <u 562949953421312@64] }
add vect__342634_0_1 b0_0 a0_0;
add vect__342634_1_1 b1_0 a1_0;
add vect__342635_0_1 b2_0 a2_0;
add vect__342635_1_1 b3_0 a3_0;
add v15_1 b4_0 a4_0;
{ vect__342634_0_1 + (vect__342634_1_1 * 4503599627370496) + (vect__342635_0_1 * 20282409603651670423947251286016) + (vect__342635_1_1 * 91343852333181432387730302044767688728495783936) + (v15_1 * 411376139330301510538742295639337626245683966408394965837152256) = a0_0 + (a1_0 * 4503599627370496) + (a2_0 * 20282409603651670423947251286016) + (a3_0 * 91343852333181432387730302044767688728495783936) + (a4_0 * 411376139330301510538742295639337626245683966408394965837152256) + b0_0 + (b1_0 * 4503599627370496) + (b2_0 * 20282409603651670423947251286016) + (b3_0 * 91343852333181432387730302044767688728495783936) + (b4_0 * 411376139330301510538742295639337626245683966408394965837152256) (mod 115792089237316195423570985008687907853269984665640564039457584007908834671663) && true }