Phase Locked Loop IC Design on Open Source Google Skywater 130nm
-----------------------------------------------------------------------------------------
The workshop on Phase Locked Loop IC Design conducted on 18-19 September 2021


Content
DAY 1:
 Introduction to PLL
.
  -----------------------------------------------------------------------------------------
  
                                                             Introduction to PLL
Phase locked loop(PLL) is essentially a low noise clock generator locked to the phase of an input reference clock
                                ![image](https://user-images.githubusercontent.com/90973886/133926464-7ffad224-cc8e-4565-9c7b-05a3b2745580.png)
                                Figure1: Basic configuration of PLL
                                                             
