// Seed: 1775471521
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  assign module_1.id_5 = 0;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output tri1 id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  assign id_5 = -1'h0;
endmodule
module module_2 (
    output wand id_0
);
  wire id_2 = id_2;
  id_3(
      (id_3), -1, 1, id_2
  );
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
