$date
	Tue Sep 24 11:57:30 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out3 $end
$var wire 1 % out2 $end
$var wire 1 & out1 $end
$var wire 1 ' out0 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out3 $end
$var wire 1 ) out2 $end
$var wire 1 * out1 $end
$var wire 1 + out0 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 , address0 $end
$var wire 1 - address1 $end
$var wire 1 . enable $end
$var wire 1 / nAd0 $end
$var wire 1 0 nAd1 $end
$var wire 1 + out0 $end
$var wire 1 * out1 $end
$var wire 1 ) out2 $end
$var wire 1 ( out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
1/
0.
0-
0,
0+
0*
0)
0(
x'
x&
x%
x$
z#
z"
z!
$end
#1000
0/
1,
#2000
00
1/
1-
0,
#3000
0/
1,
#4000
1+
10
1/
0-
0,
1.
#5000
0+
0/
1*
1,
#6000
00
1)
1/
0*
1-
0,
#7000
0)
0/
1(
1,
#8000
