#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000013b5e620510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000013b5e5f81f0 .scope module, "stereo_tb" "stereo_tb" 3 4;
 .timescale -9 -12;
v0000013b5e67c4f0_0 .var "big_values_in", 8 0;
v0000013b5e67c630_0 .var "block_type_in", 1 0;
v0000013b5e67c6d0_0 .var "ch1_in", 15 0;
v0000013b5e67c9f0_0 .net "ch1_out", 15 0, v0000013b5e67d850_0;  1 drivers
v0000013b5e67cb30_0 .var "ch2_in", 15 0;
v0000013b5e67c950_0 .net "ch2_out", 15 0, v0000013b5e67dad0_0;  1 drivers
v0000013b5e60b570_0 .var "clk", 0 0;
v0000013b5e6f08f0_0 .var "din_v", 0 0;
v0000013b5e6f02b0_0 .net "dout_v", 0 0, v0000013b5e67dd50_0;  1 drivers
v0000013b5e6f0a30_0 .var "gr_in", 0 0;
v0000013b5e6f16b0_0 .net "gr_out", 0 0, v0000013b5e67d990_0;  1 drivers
v0000013b5e6f11b0_0 .var "is_pos_in", 9 0;
v0000013b5e6f17f0_0 .var "mixed_block_flag_in", 0 0;
v0000013b5e6f0350_0 .var "mode_ext_in", 1 0;
v0000013b5e6f0210_0 .var "mode_in", 1 0;
v0000013b5e6f0f30_0 .var "rst", 0 0;
v0000013b5e6f0cb0_0 .var "scalefac_l_in", 83 0;
v0000013b5e6f0b70_0 .var "scalefac_s_in", 143 0;
v0000013b5e6f0df0_0 .var "window_switching_flag_in", 0 0;
S_0000013b5e5f8380 .scope module, "UUT" "stereo" 3 30, 4 6 0, S_0000013b5e5f81f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "mode_in";
    .port_info 3 /INPUT 2 "mode_ext_in";
    .port_info 4 /INPUT 9 "big_values_in";
    .port_info 5 /INPUT 1 "window_switching_flag_in";
    .port_info 6 /INPUT 2 "block_type_in";
    .port_info 7 /INPUT 1 "mixed_block_flag_in";
    .port_info 8 /INPUT 84 "scalefac_l_in";
    .port_info 9 /INPUT 144 "scalefac_s_in";
    .port_info 10 /INPUT 16 "ch1_in";
    .port_info 11 /INPUT 16 "ch2_in";
    .port_info 12 /INPUT 10 "is_pos_in";
    .port_info 13 /INPUT 1 "gr_in";
    .port_info 14 /INPUT 1 "din_v";
    .port_info 15 /OUTPUT 16 "ch1_out";
    .port_info 16 /OUTPUT 16 "ch2_out";
    .port_info 17 /OUTPUT 1 "gr_out";
    .port_info 18 /OUTPUT 1 "dout_v";
v0000013b5e6786e0_0 .var "A", 31 0;
v0000013b5e6777e0_0 .var "B", 31 0;
v0000013b5e6790e0_0 .var "STEREO", 0 0;
v0000013b5e679220_0 .net *"_ivl_43", 8 0, L_0000013b5e6f0e90;  1 drivers
v0000013b5e678fa0_0 .net *"_ivl_44", 9 0, L_0000013b5e6f0ad0;  1 drivers
L_0000013b5e6f23f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013b5e6783c0_0 .net *"_ivl_47", 0 0, L_0000013b5e6f23f8;  1 drivers
v0000013b5e679040_0 .net *"_ivl_50", 8 0, L_0000013b5e6f12f0;  1 drivers
L_0000013b5e6f2440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013b5e677ba0_0 .net *"_ivl_52", 0 0, L_0000013b5e6f2440;  1 drivers
v0000013b5e677ce0_0 .net "big_values_in", 8 0, v0000013b5e67c4f0_0;  1 drivers
v0000013b5e679180_0 .var "big_values_pipe", 17 0;
v0000013b5e677f60_0 .net "block_type_in", 1 0, v0000013b5e67c630_0;  1 drivers
v0000013b5e678460_0 .var "block_type_pipe", 3 0;
v0000013b5e677880_0 .var "bt", 1 0;
v0000013b5e677380_0 .net "c1_bt", 3 0, L_0000013b5e6f0d50;  1 drivers
v0000013b5e677420_0 .net "c1_sfb", 7 0, L_0000013b5e6f0c10;  1 drivers
v0000013b5e678500_0 .net "c1_win", 3 0, L_0000013b5e6f0fd0;  1 drivers
v0000013b5e678640_0 .net "c2_bt", 3 0, L_0000013b5e6f03f0;  1 drivers
v0000013b5e67d170_0 .net "c2_sfb", 7 0, L_0000013b5e6f1390;  1 drivers
v0000013b5e67c8b0_0 .net "c2_win", 3 0, L_0000013b5e6f00d0;  1 drivers
v0000013b5e67d210_0 .net "c3_bt", 3 0, L_0000013b5e6f1d90;  1 drivers
v0000013b5e67d350_0 .net "c3_sfb", 7 0, L_0000013b5e6f1250;  1 drivers
v0000013b5e67cef0_0 .net "c3_win", 3 0, L_0000013b5e6f0990;  1 drivers
v0000013b5e67cf90_0 .net "ch1_in", 15 0, v0000013b5e67c6d0_0;  1 drivers
v0000013b5e67d850_0 .var "ch1_out", 15 0;
v0000013b5e67d5d0_0 .var "ch1_pipe", 31 0;
v0000013b5e67dc10_0 .net "ch2_in", 15 0, v0000013b5e67cb30_0;  1 drivers
v0000013b5e67dad0_0 .var "ch2_out", 15 0;
v0000013b5e67d0d0_0 .var "ch2_pipe", 31 0;
v0000013b5e67cd10_0 .net "clk", 0 0, v0000013b5e60b570_0;  1 drivers
v0000013b5e67cbd0_0 .net "count1", 9 0, L_0000013b5e6f1070;  1 drivers
v0000013b5e67da30_0 .net "din_v", 0 0, v0000013b5e6f08f0_0;  1 drivers
v0000013b5e67dcb0_0 .var "din_v_pipe", 1 0;
v0000013b5e67dd50_0 .var "dout_v", 0 0;
v0000013b5e67c310_0 .net "gr_in", 0 0, v0000013b5e6f0a30_0;  1 drivers
v0000013b5e67d990_0 .var "gr_out", 0 0;
v0000013b5e67ddf0_0 .var "gr_pipe", 1 0;
v0000013b5e67cc70_0 .net "is_pos_in", 9 0, v0000013b5e6f11b0_0;  1 drivers
v0000013b5e67d8f0_0 .var "is_pos_pipe", 19 0;
v0000013b5e67cdb0_0 .net "mixed_block_flag_in", 0 0, v0000013b5e6f17f0_0;  1 drivers
v0000013b5e67ce50_0 .var "mixed_block_flag_pipe", 1 0;
v0000013b5e67d030_0 .net "mode_ext_in", 1 0, v0000013b5e6f0350_0;  1 drivers
v0000013b5e67db70_0 .var "mode_ext_pipe", 3 0;
v0000013b5e67d2b0_0 .net "mode_in", 1 0, v0000013b5e6f0210_0;  1 drivers
v0000013b5e67e1b0_0 .var "mode_pipe", 3 0;
v0000013b5e67c590_0 .var "ms_comp_l", 15 0;
v0000013b5e67d3f0_0 .var "ms_comp_l_int", 31 0;
v0000013b5e67d490_0 .var "ms_comp_r", 15 0;
v0000013b5e67c3b0_0 .var "ms_comp_r_int", 31 0;
v0000013b5e67d530_0 .var "ratio_idx", 3 0;
v0000013b5e67d670_0 .var "ratio_l", 15 0;
v0000013b5e67c810_0 .var "ratio_r", 15 0;
v0000013b5e67de90_0 .net "rst", 0 0, v0000013b5e6f0f30_0;  1 drivers
v0000013b5e67c770_0 .net "scalefac_l_in", 83 0, v0000013b5e6f0cb0_0;  1 drivers
v0000013b5e67d710_0 .var "scalefac_l_pipe", 167 0;
v0000013b5e67d7b0_0 .net "scalefac_s_in", 143 0, v0000013b5e6f0b70_0;  1 drivers
v0000013b5e67c450_0 .var "scalefac_s_pipe", 287 0;
v0000013b5e67df30_0 .var "sfb", 9 0;
v0000013b5e67e070_0 .var "win", 3 0;
v0000013b5e67dfd0_0 .net "window_switching_flag_in", 0 0, v0000013b5e6f0df0_0;  1 drivers
v0000013b5e67ca90_0 .var "window_switching_flag_pipe", 1 0;
E_0000013b5e61aea0/0 .event anyedge, v0000013b5e6790e0_0, v0000013b5e67d5d0_0, v0000013b5e67d0d0_0, v0000013b5e67d3f0_0;
E_0000013b5e61aea0/1 .event anyedge, v0000013b5e67c3b0_0, v0000013b5e67d3f0_0, v0000013b5e67c3b0_0, v0000013b5e677880_0;
E_0000013b5e61aea0/2 .event anyedge, v0000013b5e67d710_0, v0000013b5e67df30_0, v0000013b5e67c450_0, v0000013b5e67e070_0;
E_0000013b5e61aea0/3 .event anyedge, v0000013b5e6786e0_0, v0000013b5e6777e0_0;
E_0000013b5e61aea0 .event/or E_0000013b5e61aea0/0, E_0000013b5e61aea0/1, E_0000013b5e61aea0/2, E_0000013b5e61aea0/3;
L_0000013b5e6f1890 .part v0000013b5e6f11b0_0, 0, 9;
L_0000013b5e6f0c10 .part v0000013b5e60ac10_0, 8, 8;
L_0000013b5e6f0fd0 .part v0000013b5e60ac10_0, 4, 4;
L_0000013b5e6f0d50 .part v0000013b5e60ac10_0, 0, 4;
L_0000013b5e6f1f70 .part v0000013b5e6f11b0_0, 0, 9;
L_0000013b5e6f1390 .part v0000013b5e6788c0_0, 8, 8;
L_0000013b5e6f00d0 .part v0000013b5e6788c0_0, 4, 4;
L_0000013b5e6f03f0 .part v0000013b5e6788c0_0, 0, 4;
L_0000013b5e6f0170 .part v0000013b5e6f11b0_0, 0, 9;
L_0000013b5e6f1250 .part v0000013b5e678280_0, 8, 8;
L_0000013b5e6f0990 .part v0000013b5e678280_0, 4, 4;
L_0000013b5e6f1d90 .part v0000013b5e678280_0, 0, 4;
L_0000013b5e6f0e90 .part v0000013b5e679180_0, 9, 9;
L_0000013b5e6f0ad0 .concat [ 9 1 0 0], L_0000013b5e6f0e90, L_0000013b5e6f23f8;
L_0000013b5e6f12f0 .part L_0000013b5e6f0ad0, 0, 9;
L_0000013b5e6f1070 .concat [ 1 9 0 0], L_0000013b5e6f2440, L_0000013b5e6f12f0;
S_0000013b5e5ebca0 .scope module, "TB_CASE_1" "xilinx_single_port_ram_read_first" 4 41, 5 10 0, S_0000013b5e5f8380;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0000013b5e5ebe30 .param/str "INIT_FILE" 0 5 14, "data/IS_stereo_sfb_idx_1.mem";
P_0000013b5e5ebe68 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000110011000>;
P_0000013b5e5ebea0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000013b5e5ebed8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000010000>;
v0000013b5e60ad50 .array "BRAM", 0 407, 15 0;
v0000013b5e60adf0_0 .net "addra", 8 0, L_0000013b5e6f1890;  1 drivers
v0000013b5e60b1b0_0 .net "clka", 0 0, v0000013b5e60b570_0;  alias, 1 drivers
L_0000013b5e6f2098 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013b5e6779c0_0 .net "dina", 15 0, L_0000013b5e6f2098;  1 drivers
v0000013b5e677b00_0 .net "douta", 15 0, v0000013b5e60ac10_0;  1 drivers
L_0000013b5e6f2128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000013b5e677ec0_0 .net "ena", 0 0, L_0000013b5e6f2128;  1 drivers
v0000013b5e678f00_0 .var "ram_data", 15 0;
L_0000013b5e6f2170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000013b5e678820_0 .net "regcea", 0 0, L_0000013b5e6f2170;  1 drivers
v0000013b5e6774c0_0 .net "rsta", 0 0, v0000013b5e6f0f30_0;  alias, 1 drivers
L_0000013b5e6f20e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013b5e678320_0 .net "wea", 0 0, L_0000013b5e6f20e0;  1 drivers
S_0000013b5e5ebf20 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000013b5e5ebca0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000013b5e5ebf20
v0000013b5e60ab70_0 .var/i "depth", 31 0;
TD_stereo_tb.UUT.TB_CASE_1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0000013b5e60ab70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000013b5e60ab70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000013b5e60ab70_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000013b5e677010 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000013b5e5ebca0;
 .timescale -9 -12;
v0000013b5e60ac10_0 .var "douta_reg", 15 0;
E_0000013b5e61b920 .event posedge, v0000013b5e60b1b0_0;
S_0000013b5e6771a0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000013b5e5ebca0;
 .timescale -9 -12;
S_0000013b5e679340 .scope module, "TB_CASE_2" "xilinx_single_port_ram_read_first" 4 57, 5 10 0, S_0000013b5e5f8380;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0000013b5e6794d0 .param/str "INIT_FILE" 0 5 14, "data/IS_stereo_sfb_idx_2.mem";
P_0000013b5e679508 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000110011000>;
P_0000013b5e679540 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000013b5e679578 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000010000>;
v0000013b5e6781e0 .array "BRAM", 0 407, 15 0;
v0000013b5e677e20_0 .net "addra", 8 0, L_0000013b5e6f1f70;  1 drivers
v0000013b5e678000_0 .net "clka", 0 0, v0000013b5e60b570_0;  alias, 1 drivers
L_0000013b5e6f21b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013b5e677740_0 .net "dina", 15 0, L_0000013b5e6f21b8;  1 drivers
v0000013b5e678a00_0 .net "douta", 15 0, v0000013b5e6788c0_0;  1 drivers
L_0000013b5e6f2248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000013b5e6780a0_0 .net "ena", 0 0, L_0000013b5e6f2248;  1 drivers
v0000013b5e678140_0 .var "ram_data", 15 0;
L_0000013b5e6f2290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000013b5e678780_0 .net "regcea", 0 0, L_0000013b5e6f2290;  1 drivers
v0000013b5e677d80_0 .net "rsta", 0 0, v0000013b5e6f0f30_0;  alias, 1 drivers
L_0000013b5e6f2200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013b5e678aa0_0 .net "wea", 0 0, L_0000013b5e6f2200;  1 drivers
S_0000013b5e67b5d0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000013b5e679340;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000013b5e67b5d0
v0000013b5e678960_0 .var/i "depth", 31 0;
TD_stereo_tb.UUT.TB_CASE_2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0000013b5e678960_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0000013b5e678960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000013b5e678960_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0000013b5e67b760 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000013b5e679340;
 .timescale -9 -12;
v0000013b5e6788c0_0 .var "douta_reg", 15 0;
S_0000013b5e67b8f0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000013b5e679340;
 .timescale -9 -12;
S_0000013b5e67ba80 .scope module, "TB_CASE_3" "xilinx_single_port_ram_read_first" 4 73, 5 10 0, S_0000013b5e5f8380;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0000013b5e67bc10 .param/str "INIT_FILE" 0 5 14, "data/IS_stereo_sfb_idx_3.mem";
P_0000013b5e67bc48 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000110100010>;
P_0000013b5e67bc80 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0000013b5e67bcb8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000010000>;
v0000013b5e677600 .array "BRAM", 0 417, 15 0;
v0000013b5e6776a0_0 .net "addra", 8 0, L_0000013b5e6f0170;  1 drivers
v0000013b5e678d20_0 .net "clka", 0 0, v0000013b5e60b570_0;  alias, 1 drivers
L_0000013b5e6f22d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000013b5e678c80_0 .net "dina", 15 0, L_0000013b5e6f22d8;  1 drivers
v0000013b5e677a60_0 .net "douta", 15 0, v0000013b5e678280_0;  1 drivers
L_0000013b5e6f2368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000013b5e678dc0_0 .net "ena", 0 0, L_0000013b5e6f2368;  1 drivers
v0000013b5e678e60_0 .var "ram_data", 15 0;
L_0000013b5e6f23b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000013b5e677c40_0 .net "regcea", 0 0, L_0000013b5e6f23b0;  1 drivers
v0000013b5e6785a0_0 .net "rsta", 0 0, v0000013b5e6f0f30_0;  alias, 1 drivers
L_0000013b5e6f2320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000013b5e677920_0 .net "wea", 0 0, L_0000013b5e6f2320;  1 drivers
S_0000013b5e67bd00 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0000013b5e67ba80;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0000013b5e67bd00
v0000013b5e677560_0 .var/i "depth", 31 0;
TD_stereo_tb.UUT.TB_CASE_3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0000013b5e677560_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0000013b5e677560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000013b5e677560_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0000013b5e67be90 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0000013b5e67ba80;
 .timescale -9 -12;
v0000013b5e678280_0 .var "douta_reg", 15 0;
S_0000013b5e67c020 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0000013b5e67ba80;
 .timescale -9 -12;
    .scope S_0000013b5e6771a0;
T_3 ;
    %vpi_call/w 5 33 "$readmemh", P_0000013b5e5ebe30, v0000013b5e60ad50, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000013b5e677010;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e60ac10_0, 0, 16;
    %end;
    .thread T_4, $init;
    .scope S_0000013b5e677010;
T_5 ;
    %wait E_0000013b5e61b920;
    %load/vec4 v0000013b5e6774c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000013b5e60ac10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000013b5e678820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000013b5e678f00_0;
    %assign/vec4 v0000013b5e60ac10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000013b5e5ebca0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e678f00_0, 0, 16;
    %end;
    .thread T_6, $init;
    .scope S_0000013b5e5ebca0;
T_7 ;
    %wait E_0000013b5e61b920;
    %load/vec4 v0000013b5e677ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000013b5e678320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000013b5e6779c0_0;
    %load/vec4 v0000013b5e60adf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013b5e60ad50, 0, 4;
T_7.2 ;
    %load/vec4 v0000013b5e60adf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000013b5e60ad50, 4;
    %assign/vec4 v0000013b5e678f00_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000013b5e67b8f0;
T_8 ;
    %vpi_call/w 5 33 "$readmemh", P_0000013b5e6794d0, v0000013b5e6781e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010111 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000013b5e67b760;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e6788c0_0, 0, 16;
    %end;
    .thread T_9, $init;
    .scope S_0000013b5e67b760;
T_10 ;
    %wait E_0000013b5e61b920;
    %load/vec4 v0000013b5e677d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000013b5e6788c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000013b5e678780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000013b5e678140_0;
    %assign/vec4 v0000013b5e6788c0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000013b5e679340;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e678140_0, 0, 16;
    %end;
    .thread T_11, $init;
    .scope S_0000013b5e679340;
T_12 ;
    %wait E_0000013b5e61b920;
    %load/vec4 v0000013b5e6780a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000013b5e678aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000013b5e677740_0;
    %load/vec4 v0000013b5e677e20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013b5e6781e0, 0, 4;
T_12.2 ;
    %load/vec4 v0000013b5e677e20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000013b5e6781e0, 4;
    %assign/vec4 v0000013b5e678140_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000013b5e67c020;
T_13 ;
    %vpi_call/w 5 33 "$readmemh", P_0000013b5e67bc10, v0000013b5e677600, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110100001 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000013b5e67be90;
T_14 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e678280_0, 0, 16;
    %end;
    .thread T_14, $init;
    .scope S_0000013b5e67be90;
T_15 ;
    %wait E_0000013b5e61b920;
    %load/vec4 v0000013b5e6785a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000013b5e678280_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000013b5e677c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0000013b5e678e60_0;
    %assign/vec4 v0000013b5e678280_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000013b5e67ba80;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e678e60_0, 0, 16;
    %end;
    .thread T_16, $init;
    .scope S_0000013b5e67ba80;
T_17 ;
    %wait E_0000013b5e61b920;
    %load/vec4 v0000013b5e678dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000013b5e677920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0000013b5e678c80_0;
    %load/vec4 v0000013b5e6776a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013b5e677600, 0, 4;
T_17.2 ;
    %load/vec4 v0000013b5e6776a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000013b5e677600, 4;
    %assign/vec4 v0000013b5e678e60_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000013b5e5f8380;
T_18 ;
    %wait E_0000013b5e61b920;
    %load/vec4 v0000013b5e67de90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013b5e67e1b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013b5e67db70_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0000013b5e679180_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000013b5e67ca90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013b5e678460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000013b5e67ce50_0, 0;
    %pushi/vec4 0, 0, 168;
    %assign/vec4 v0000013b5e67d710_0, 0;
    %pushi/vec4 0, 0, 288;
    %assign/vec4 v0000013b5e67c450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013b5e67d5d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013b5e67d0d0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0000013b5e67d8f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000013b5e67ddf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000013b5e67dcb0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000013b5e67d2b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67e1b0_0, 4, 5;
    %load/vec4 v0000013b5e67d030_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67db70_0, 4, 5;
    %load/vec4 v0000013b5e677ce0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e679180_0, 4, 5;
    %load/vec4 v0000013b5e67dfd0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67ca90_0, 4, 5;
    %load/vec4 v0000013b5e677f60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e678460_0, 4, 5;
    %load/vec4 v0000013b5e67cdb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67ce50_0, 4, 5;
    %load/vec4 v0000013b5e67c770_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67d710_0, 4, 5;
    %load/vec4 v0000013b5e67d7b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67c450_0, 4, 5;
    %load/vec4 v0000013b5e67cf90_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67d5d0_0, 4, 5;
    %load/vec4 v0000013b5e67dc10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67d0d0_0, 4, 5;
    %load/vec4 v0000013b5e67cc70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67d8f0_0, 4, 5;
    %load/vec4 v0000013b5e67c310_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67ddf0_0, 4, 5;
    %load/vec4 v0000013b5e67da30_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67dcb0_0, 4, 5;
    %load/vec4 v0000013b5e67e1b0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67e1b0_0, 4, 5;
    %load/vec4 v0000013b5e67db70_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67db70_0, 4, 5;
    %load/vec4 v0000013b5e679180_0;
    %parti/s 9, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e679180_0, 4, 5;
    %load/vec4 v0000013b5e67ca90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67ca90_0, 4, 5;
    %load/vec4 v0000013b5e678460_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e678460_0, 4, 5;
    %load/vec4 v0000013b5e67ce50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67ce50_0, 4, 5;
    %load/vec4 v0000013b5e67d710_0;
    %parti/s 84, 0, 2;
    %ix/load 4, 84, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67d710_0, 4, 5;
    %load/vec4 v0000013b5e67c450_0;
    %parti/s 144, 0, 2;
    %ix/load 4, 144, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67c450_0, 4, 5;
    %load/vec4 v0000013b5e67d5d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67d5d0_0, 4, 5;
    %load/vec4 v0000013b5e67d0d0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67d0d0_0, 4, 5;
    %load/vec4 v0000013b5e67d8f0_0;
    %parti/s 10, 0, 2;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67d8f0_0, 4, 5;
    %load/vec4 v0000013b5e67ddf0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67ddf0_0, 4, 5;
    %load/vec4 v0000013b5e67dcb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000013b5e67dcb0_0, 4, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000013b5e5f8380;
T_19 ;
    %wait E_0000013b5e61b920;
    %load/vec4 v0000013b5e67ddf0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000013b5e67d990_0, 0;
    %load/vec4 v0000013b5e67dcb0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000013b5e67dd50_0, 0;
    %load/vec4 v0000013b5e67e1b0_0;
    %parti/s 2, 2, 3;
    %cmpi/ne 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_19.3, 4;
    %load/vec4 v0000013b5e67db70_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0000013b5e67d8f0_0;
    %parti/s 10, 10, 5;
    %load/vec4 v0000013b5e67cbd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013b5e6790e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013b5e6790e0_0, 0;
    %load/vec4 v0000013b5e67d5d0_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0000013b5e67c590_0, 0;
    %load/vec4 v0000013b5e67d0d0_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0000013b5e67d490_0, 0;
T_19.1 ;
    %load/vec4 v0000013b5e67e1b0_0;
    %parti/s 2, 2, 3;
    %cmpi/ne 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_19.7, 4;
    %load/vec4 v0000013b5e67db70_0;
    %parti/s 2, 2, 3;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_19.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.6, 9;
    %load/vec4 v0000013b5e67d8f0_0;
    %parti/s 10, 10, 5;
    %load/vec4 v0000013b5e67cbd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_19.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0000013b5e67ca90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.11, 10;
    %load/vec4 v0000013b5e678460_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.10, 9;
    %load/vec4 v0000013b5e67ce50_0;
    %parti/s 1, 1, 2;
    %and;
T_19.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0000013b5e677420_0;
    %pad/u 10;
    %assign/vec4 v0000013b5e67df30_0, 0;
    %load/vec4 v0000013b5e677380_0;
    %pad/u 2;
    %assign/vec4 v0000013b5e677880_0, 0;
    %load/vec4 v0000013b5e678500_0;
    %assign/vec4 v0000013b5e67e070_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0000013b5e67ca90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.14, 9;
    %load/vec4 v0000013b5e678460_0;
    %parti/s 2, 2, 3;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0000013b5e67d170_0;
    %pad/u 10;
    %assign/vec4 v0000013b5e67df30_0, 0;
    %load/vec4 v0000013b5e678640_0;
    %pad/u 2;
    %assign/vec4 v0000013b5e677880_0, 0;
    %load/vec4 v0000013b5e67c8b0_0;
    %assign/vec4 v0000013b5e67e070_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %load/vec4 v0000013b5e67d350_0;
    %pad/u 10;
    %assign/vec4 v0000013b5e67df30_0, 0;
    %load/vec4 v0000013b5e67d210_0;
    %pad/u 2;
    %assign/vec4 v0000013b5e677880_0, 0;
    %load/vec4 v0000013b5e67cef0_0;
    %assign/vec4 v0000013b5e67e070_0, 0;
T_19.13 ;
T_19.9 ;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000013b5e67df30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000013b5e677880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000013b5e67e070_0, 0;
T_19.5 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000013b5e5f8380;
T_20 ;
Ewait_0 .event/or E_0000013b5e61aea0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000013b5e6790e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000013b5e67d5d0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %load/vec4 v0000013b5e67d0d0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %sub;
    %muli 11585, 0, 32;
    %store/vec4 v0000013b5e67d3f0_0, 0, 32;
    %load/vec4 v0000013b5e67d5d0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %load/vec4 v0000013b5e67d0d0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %add;
    %muli 11585, 0, 32;
    %store/vec4 v0000013b5e67c3b0_0, 0, 32;
    %load/vec4 v0000013b5e67d3f0_0;
    %parti/s 16, 14, 5;
    %store/vec4 v0000013b5e67c590_0, 0, 16;
    %load/vec4 v0000013b5e67c3b0_0;
    %parti/s 16, 14, 5;
    %store/vec4 v0000013b5e67d490_0, 0, 16;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000013b5e67d5d0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %load/vec4 v0000013b5e67d0d0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %sub;
    %store/vec4 v0000013b5e67d3f0_0, 0, 32;
    %load/vec4 v0000013b5e67d5d0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %load/vec4 v0000013b5e67d0d0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %add;
    %store/vec4 v0000013b5e67c3b0_0, 0, 32;
    %load/vec4 v0000013b5e67d3f0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000013b5e67c590_0, 0, 16;
    %load/vec4 v0000013b5e67c3b0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0000013b5e67d490_0, 0, 16;
T_20.1 ;
    %load/vec4 v0000013b5e677880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0000013b5e67d710_0;
    %parti/s 84, 84, 8;
    %load/vec4 v0000013b5e67df30_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 4;
    %store/vec4 v0000013b5e67d530_0, 0, 4;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0000013b5e677880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0000013b5e67c450_0;
    %parti/s 144, 144, 9;
    %load/vec4 v0000013b5e67df30_0;
    %pad/u 32;
    %muli 12, 0, 32;
    %load/vec4 v0000013b5e67e070_0;
    %pad/u 32;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %add;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 4;
    %store/vec4 v0000013b5e67d530_0, 0, 4;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000013b5e67d530_0, 0, 4;
T_20.5 ;
T_20.3 ;
    %load/vec4 v0000013b5e67c590_0;
    %pad/u 32;
    %load/vec4 v0000013b5e67d670_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0000013b5e6786e0_0, 0, 32;
    %load/vec4 v0000013b5e67d490_0;
    %pad/u 32;
    %load/vec4 v0000013b5e67c810_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0000013b5e6777e0_0, 0, 32;
    %load/vec4 v0000013b5e6786e0_0;
    %parti/s 16, 14, 5;
    %store/vec4 v0000013b5e67d850_0, 0, 16;
    %load/vec4 v0000013b5e6777e0_0;
    %parti/s 16, 14, 5;
    %store/vec4 v0000013b5e67dad0_0, 0, 16;
    %load/vec4 v0000013b5e67d530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000013b5e67d670_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000013b5e67c810_0, 0, 16;
    %jmp T_20.14;
T_20.6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e67d670_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000013b5e67c810_0, 0, 16;
    %jmp T_20.14;
T_20.7 ;
    %pushi/vec4 3462, 0, 16;
    %store/vec4 v0000013b5e67d670_0, 0, 16;
    %pushi/vec4 12921, 0, 16;
    %store/vec4 v0000013b5e67c810_0, 0, 16;
    %jmp T_20.14;
T_20.8 ;
    %pushi/vec4 5996, 0, 16;
    %store/vec4 v0000013b5e67d670_0, 0, 16;
    %pushi/vec4 10387, 0, 16;
    %store/vec4 v0000013b5e67c810_0, 0, 16;
    %jmp T_20.14;
T_20.9 ;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000013b5e67d670_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v0000013b5e67c810_0, 0, 16;
    %jmp T_20.14;
T_20.10 ;
    %pushi/vec4 10387, 0, 16;
    %store/vec4 v0000013b5e67d670_0, 0, 16;
    %pushi/vec4 5996, 0, 16;
    %store/vec4 v0000013b5e67c810_0, 0, 16;
    %jmp T_20.14;
T_20.11 ;
    %pushi/vec4 12921, 0, 16;
    %store/vec4 v0000013b5e67d670_0, 0, 16;
    %pushi/vec4 3462, 0, 16;
    %store/vec4 v0000013b5e67c810_0, 0, 16;
    %jmp T_20.14;
T_20.12 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0000013b5e67d670_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e67c810_0, 0, 16;
    %jmp T_20.14;
T_20.14 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000013b5e5f81f0;
T_21 ;
    %delay 10000, 0;
    %load/vec4 v0000013b5e60b570_0;
    %nor/r;
    %store/vec4 v0000013b5e60b570_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000013b5e5f81f0;
T_22 ;
    %vpi_call/w 3 60 "$dumpfile", "sim/stereo_tb.vcd" {0 0 0};
    %vpi_call/w 3 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013b5e5f81f0 {0 0 0};
    %vpi_call/w 3 62 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013b5e60b570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013b5e6f0df0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000013b5e67c630_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013b5e6f17f0_0, 0, 1;
    %pushi/vec4 71, 0, 9;
    %store/vec4 v0000013b5e67c4f0_0, 0, 9;
    %pushi/vec4 0, 0, 84;
    %store/vec4 v0000013b5e6f0cb0_0, 0, 84;
    %pushi/vec4 0, 0, 144;
    %store/vec4 v0000013b5e6f0b70_0, 0, 144;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000013b5e6f0210_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000013b5e6f0350_0, 0, 2;
    %pushi/vec4 34, 0, 16;
    %store/vec4 v0000013b5e67c6d0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000013b5e67cb30_0, 0, 16;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000013b5e6f11b0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013b5e6f08f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013b5e6f0a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013b5e6f0f30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013b5e6f0f30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013b5e6f0f30_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013b5e6f08f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013b5e6f08f0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 93 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 94 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\stereo_tb.sv";
    ".\src\stereo.sv";
    ".\src\xilinx_single_port_ram_read_first.v";
