From peskin@eng.utah.edu  Thu Mar  4 13:29:46 1999
Received: from arachne.eng.utah.edu (arachne.eng.utah.edu [155.99.222.1]) by yuan.elen.utah.edu with ESMTP (8.7.1/8.7.1) id NAA16748 for <atacs-bugs@ming.elen.utah.edu>; Thu, 4 Mar 1999 13:29:46 -0700 (MST)
Received: from cal.eng.utah.edu (cal.eng.utah.edu [155.99.222.12])
	by arachne.eng.utah.edu (8.9.1a/8.9.1) with ESMTP id NAA23688
	for <atacs-bugs@ming.elen.utah.edu>; Thu, 4 Mar 1999 13:29:49 -0700 (MST)
From: Eric Peskin <peskin@eng.utah.edu>
Received: (from peskin@localhost)
	by cal.eng.utah.edu (8.9.1a/8.9.1) id NAA24874
	for atacs-bugs@ming.elen.utah.edu; Thu, 4 Mar 1999 13:31:17 -0700 (MST)
Date: Thu, 4 Mar 1999 13:31:17 -0700 (MST)
Message-Id: <199903042031.NAA24874@cal.eng.utah.edu>
To: atacs-bugs@ming.elen.utah.edu
Subject: udding.csp deadlocks untimed and cores with posets.

SYSTEM: solaris (SunOS cal.eng.utah.edu 5.6 Generic_105181-05 sun4m sparc)
WHO:    peskin               
WHERE:  /a/home/cs/grad/peskin/safe/bugs                 
WHEN:   Thu Mar  4 13:30:13 MST 1999                
WHAT:   /home/ee/prof/cmyers/ee547/bin/atacs -mS -mX -mV -mu -ya -ms -ya udding               
OUTPUT:                       
ld.so.1: /home/ee/prof/cmyers/ee547/bin/atacs: warning: /usr/4lib/libX11.so.4.3: has older revision than expected 10
ATACS VERSION 4.1
Logging session in:  atacs.log
Using single-cube algortithm for synthesis.
Exception handling now turned ON.
Verbose mode now turned ON.
Using no timing analysis.
Compiling udding.csp ... 
Storing process ctrl to ctrl.er
Storing process env to env.er
Storing process pre_process to pre_process.er
Storing process udding to udding.er
Storing process udding to udding.er
Loading timed event-rule structure from:  udding.er
WARNING:  Duplicate rules ignored.
WARNING:  No arcs into or out of b+/3.
WARNING:  No arcs into or out of b+/4.
WARNING:  No arcs into or out of a+/3.
WARNING:  No arcs into or out of a+/4.
WARNING:  No arcs into or out of d+/3.
WARNING:  No arcs into or out of d+/4.
WARNING:  No arcs into or out of c+/3.
WARNING:  No arcs into or out of c+/4.
WARNING:  Dropped 8 unconnected nodes.
Initializing 3 cycles ... done
Checking liveness ... live
Checking connectivity ... strongly connected
Checking safety ... safe
Finding reduced state graph and storing to:  udding.rsg
ERROR: Deadlock!
Projecting out dummy transitions and storing to:  udding.rsg
Checking CSC ... complete state coded
Finding regions and storing to:  udding.es
Finding conflicts and storing context rule tables to:  udding.crt
Finding cover and storing context rules to:  udding.cr
Storing production rules to:  udding.prs
Total Area = 0 literals 0 transistors
Using PO sets timing to obtain state graphs.
Checking liveness ... live
Checking connectivity ... strongly connected
Checking safety ...                               
STATUS:  -2147483637       
category: Fatal error     
              
FILE: ./udding.csp:
/* Udding's example */
module udding;

    input	a;
    input	b;
    output	c;
    output	d;

process ctrl;
    *[ [ a+     -> (c+ || ([b+]; d+)); 
	[ a-	-> (c- || ([b-]; d-))
	| b-	-> (c- || ([a-]; d-))
	]
       | b+     -> (c+ || ([a+]; d+)); 
	[ a-	-> (c- || ([b-]; d-))
	| b-	-> (c- || ([a-]; d-))
	]
       ]
     ]
endprocess

process env;
    *[ [ skip -> a+; b+; [c+ & d+]; 
	[ skip	-> a-; b-; [c- & d-]
	| skip	-> b-; a-; [c- & d-]
	]
       | skip -> b+; a+; [c+ & d+]; 
	[ skip	-> a-; b-; [c- & d-]
	| skip	-> b-; a-; [c- & d-]
	]
       ]
     ]
endprocess
endmodule
              
              
FILE: ./udding.er:
.e 33
.i 16
.r 142
.d 4
.c 88
.s 0000
reset
# 
# INPUT EVENTS:
# 
b+/1 b-/1
b+/2 b-/2
b+/3 b-/3
b+/4 b-/4
a+/1 a-/1
a+/2 a-/2
a+/3 a-/3
a+/4 a-/4
# 
# OUTPUT EVENTS:
# 
d+/1 d-/1
d+/2 d-/2
d+/3 d-/3
d+/4 d-/4
c+/1 c-/1
c+/2 c-/2
c+/3 c-/3
c+/4 c-/4
# 
# DUMMY EVENTS:
# 
# 
# RULES:
# 
a+/1 b+/1 0 0 inf
a-/1 b-/1 0 0 inf
b-/2 a-/2 0 0 inf
c+/1 a-/1 0 0 inf
c+/1 b-/2 0 0 inf
d+/1 a-/1 0 0 inf
d+/1 b-/2 0 0 inf
b+/1 a-/1 0 0 inf
b+/1 b-/2 0 0 inf
b+/2 a+/2 0 0 inf
a-/3 b-/3 0 0 inf
b-/4 a-/4 0 0 inf
c+/2 a-/3 0 0 inf
c+/2 b-/4 0 0 inf
d+/2 a-/3 0 0 inf
d+/2 b-/4 0 0 inf
a+/2 a-/3 0 0 inf
a+/2 b-/4 0 0 inf
reset b+/2 0 0 inf
reset a+/1 0 0 inf
a+/1 d+/1 0 0 inf
a+/1 c+/1 0 0 inf
b+/1 d+/1 0 0 inf
a-/1 c-/1 0 0 inf
a-/1 d-/1 0 0 inf
b-/1 d-/1 0 0 inf
b-/2 c-/2 0 0 inf
b-/2 d-/2 0 0 inf
a-/2 d-/2 0 0 inf
d+/1 c-/1 0 0 inf
d+/1 d-/1 0 0 inf
d+/1 c-/2 0 0 inf
d+/1 d-/2 0 0 inf
c+/1 c-/1 0 0 inf
c+/1 d-/1 0 0 inf
c+/1 c-/2 0 0 inf
c+/1 d-/2 0 0 inf
b+/2 d+/2 0 0 inf
b+/2 c+/2 0 0 inf
a+/2 d+/2 0 0 inf
a-/3 c-/3 0 0 inf
a-/3 d-/3 0 0 inf
b-/3 d-/3 0 0 inf
b-/4 c-/4 0 0 inf
b-/4 d-/4 0 0 inf
a-/4 d-/4 0 0 inf
d+/2 c-/3 0 0 inf
d+/2 d-/3 0 0 inf
d+/2 c-/4 0 0 inf
d+/2 d-/4 0 0 inf
c+/2 c-/3 0 0 inf
c+/2 d-/3 0 0 inf
c+/2 c-/4 0 0 inf
c+/2 d-/4 0 0 inf
reset c+/2 0 0 inf
reset d+/2 0 0 inf
reset c+/1 0 0 inf
reset d+/1 0 0 inf
reset c+/2 0 0 inf
reset d+/2 0 0 inf
reset c+/1 0 0 inf
reset d+/1 0 0 inf
reset c+/2 0 0 inf
reset d+/2 0 0 inf
reset c+/1 0 0 inf
reset d+/1 0 0 inf
reset c+/2 0 0 inf
reset d+/2 0 0 inf
reset c+/1 0 0 inf
reset d+/1 0 0 inf
reset c+/2 0 0 inf
reset d+/2 0 0 inf
reset c+/1 0 0 inf
reset d+/1 0 0 inf
reset c+/2 0 0 inf
reset d+/2 0 0 inf
reset c+/1 0 0 inf
reset d+/1 0 0 inf
reset c+/2 0 0 inf
reset d+/2 0 0 inf
reset c+/1 0 0 inf
reset d+/1 0 0 inf
reset c+/2 0 0 inf
reset d+/2 0 0 inf
reset c+/1 0 0 inf
reset d+/1 0 0 inf
# 
# INITIAL RULES:
# 
c-/2 b+/2 1 0 inf
c-/2 a+/1 1 0 inf
d-/2 b+/2 1 0 inf
d-/2 a+/1 1 0 inf
a-/2 b+/2 1 0 inf
a-/2 a+/1 1 0 inf
c-/1 b+/2 1 0 inf
c-/1 a+/1 1 0 inf
d-/1 b+/2 1 0 inf
d-/1 a+/1 1 0 inf
b-/1 b+/2 1 0 inf
b-/1 a+/1 1 0 inf
c-/4 b+/2 1 0 inf
c-/4 a+/1 1 0 inf
d-/4 b+/2 1 0 inf
d-/4 a+/1 1 0 inf
a-/4 b+/2 1 0 inf
a-/4 a+/1 1 0 inf
c-/3 b+/2 1 0 inf
c-/3 a+/1 1 0 inf
d-/3 b+/2 1 0 inf
d-/3 a+/1 1 0 inf
b-/3 b+/2 1 0 inf
b-/3 a+/1 1 0 inf
d-/2 c+/2 1 0 inf
d-/2 d+/2 1 0 inf
d-/2 c+/1 1 0 inf
d-/2 d+/1 1 0 inf
c-/2 c+/2 1 0 inf
c-/2 d+/2 1 0 inf
c-/2 c+/1 1 0 inf
c-/2 d+/1 1 0 inf
d-/1 c+/2 1 0 inf
d-/1 d+/2 1 0 inf
d-/1 c+/1 1 0 inf
d-/1 d+/1 1 0 inf
c-/1 c+/2 1 0 inf
c-/1 d+/2 1 0 inf
c-/1 c+/1 1 0 inf
c-/1 d+/1 1 0 inf
d-/4 c+/2 1 0 inf
d-/4 d+/2 1 0 inf
d-/4 c+/1 1 0 inf
d-/4 d+/1 1 0 inf
c-/4 c+/2 1 0 inf
c-/4 d+/2 1 0 inf
c-/4 c+/1 1 0 inf
c-/4 d+/1 1 0 inf
d-/3 c+/2 1 0 inf
d-/3 d+/2 1 0 inf
d-/3 c+/1 1 0 inf
d-/3 d+/1 1 0 inf
c-/3 c+/2 1 0 inf
c-/3 d+/2 1 0 inf
c-/3 c+/1 1 0 inf
c-/3 d+/1 1 0 inf
# 
# MERGERS:
# 
b+/1 b+/2 b+/3 b+/4 
d+/1 d+/2 d+/3 d+/4 
c+/1 c+/2 c+/3 c+/4 
a+/1 a+/2 a+/3 a+/4 
# 
# CONFLICTS:
# 
b-/1 a-/2
b-/1 b-/2
a-/1 a-/2
a-/1 b-/2
b-/3 a-/4
b-/3 b-/4
a-/3 a-/4
a-/3 b-/4
a+/1 b+/2
a+/1 a+/2
a+/1 b-/3
a+/1 a-/3
a+/1 a-/4
a+/1 b-/4
b+/1 b+/2
b+/1 a+/2
b+/1 b-/3
b+/1 a-/3
b+/1 a-/4
b+/1 b-/4
b-/1 b+/2
b-/1 a+/2
b-/1 b-/3
b-/1 a-/3
b-/1 a-/4
b-/1 b-/4
a-/1 b+/2
a-/1 a+/2
a-/1 b-/3
a-/1 a-/3
a-/1 a-/4
a-/1 b-/4
a-/2 b+/2
a-/2 a+/2
a-/2 b-/3
a-/2 a-/3
a-/2 a-/4
a-/2 b-/4
b-/2 b+/2
b-/2 a+/2
b-/2 b-/3
b-/2 a-/3
b-/2 a-/4
b-/2 b-/4
c-/1 c-/2
c-/1 d-/2
d-/1 c-/2
d-/1 d-/2
c-/3 c-/4
c-/3 d-/4
d-/3 c-/4
d-/3 d-/4
d+/1 d+/2
d+/1 c+/2
d+/1 c-/3
d+/1 d-/3
d+/1 c-/4
d+/1 d-/4
c+/1 d+/2
c+/1 c+/2
c+/1 c-/3
c+/1 d-/3
c+/1 c-/4
c+/1 d-/4
c-/1 d+/2
c-/1 c+/2
c-/1 c-/3
c-/1 d-/3
c-/1 c-/4
c-/1 d-/4
d-/1 d+/2
d-/1 c+/2
d-/1 c-/3
d-/1 d-/3
d-/1 c-/4
d-/1 d-/4
c-/2 d+/2
c-/2 c+/2
c-/2 c-/3
c-/2 d-/3
c-/2 c-/4
c-/2 d-/4
d-/2 d+/2
d-/2 c+/2
d-/2 c-/3
d-/2 d-/3
d-/2 c-/4
d-/2 d-/4
# 
# LOOPING CONFLICTS:
# 
              
              
FILE: ./udding.crt:
CONTEXT SIGNAL TABLES:
STATEVECTOR:INP b INP a d c 
              
              
FILE: ./udding.cr:
              
              
FILE: ./udding.es:
REGIONS:
STATEVECTOR:INP b INP a d c 
EVENT : ENABLED CUBE : TRIGGER CUBE 
              
              
FILE: ./udding.prs:
              
              
FILE: ./udding.rr:
< b+/1,b-/2,0,[0,2147483647] > ???
< b+/1,a-/1,0,[0,2147483647] > ???
< b+/2,d+/2,0,[0,2147483647] > ???
< b-/2,d-/2,0,[0,2147483647] > ???
< b-/4,d-/4,0,[0,2147483647] > ???
< a+/1,d+/1,0,[0,2147483647] > ???
< a-/1,d-/1,0,[0,2147483647] > ???
< a+/2,b-/4,0,[0,2147483647] > ???
< a+/2,a-/3,0,[0,2147483647] > ???
< a-/3,d-/3,0,[0,2147483647] > ???
< d+/1,d-/1,0,[0,2147483647] > ???
< d+/1,d-/2,0,[0,2147483647] > ???
< d+/1,c-/1,0,[0,2147483647] > ???
< d+/1,c-/2,0,[0,2147483647] > ???
< d+/2,d-/3,0,[0,2147483647] > ???
< d+/2,d-/4,0,[0,2147483647] > ???
< d+/2,c-/3,0,[0,2147483647] > ???
< d+/2,c-/4,0,[0,2147483647] > ???
< c+/1,d-/1,0,[0,2147483647] > ???
< c+/1,d-/2,0,[0,2147483647] > ???
< c+/1,c-/1,0,[0,2147483647] > ???
< c+/1,c-/2,0,[0,2147483647] > ???
< c+/2,d-/3,0,[0,2147483647] > ???
< c+/2,d-/4,0,[0,2147483647] > ???
< c+/2,c-/3,0,[0,2147483647] > ???
< c+/2,c-/4,0,[0,2147483647] > ???
              
              
FILE: ./udding.rsg:
              
