$date
	Fri Jan 06 23:51:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demultiplexer_1to2_test $end
$var wire 2 ! out [1:0] $end
$var reg 1 " input1 $end
$var reg 1 # select $end
$scope module mp $end
$var wire 1 " input1 $end
$var wire 1 # select $end
$var wire 2 $ out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
0#
1"
b1 !
$end
#1
b0 !
b0 $
0"
#2
b10 !
b10 $
1"
1#
#3
b0 !
b0 $
0"
#4
b1 !
b1 $
1"
0#
#5
b0 !
b0 $
0"
#6
b10 !
b10 $
1"
1#
#7
b0 !
b0 $
0"
#8
b1 !
b1 $
1"
0#
#9
b0 !
b0 $
0"
#10
b10 !
b10 $
1"
1#
