// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
/*
 * Copyright 2021-2022 NXP
 */

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include "s32g2.dtsi"

/ {
	model = "NXP S32G274A BlueBox3";
};

&spi0 {
	pinctrl-0 = <&pinctrl_dspi0>;
	pinctrl-names = "default";
	status = "okay";
};

&spi1 {
	pinctrl-0 = <&pinctrl_dspi1>;
	pinctrl-names = "default";
	status = "okay";
};

&usdhc0 {
	/* By default, sd0 pins are able to work at 100Mhz and 200Mhz */
	pinctrl-0 = <&pinctrl_sd0>;
	pinctrl-1 = <>;
	pinctrl-2 = <>;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	status = "okay";
	bus-width = <4>;
};

&pfe {
	status = "okay";
};

&pcie1 {
	status = "disabled";
};

&gpio {
	PA12 {
		gpio-hog;
		gpios = <12 0>;
		output-high;
		line-name = "RST_EPHY3";
	};

	PB02 {
		gpio-hog;
		gpios = <18 0>;
		output-high;
		line-name = "RST_EPHY4";
	};

	PC00 {
		gpio-hog;
		gpios = <32 0>;
		output-high;
		line-name = "MAIN_PWR_KILL";
	};

	PC05 {
		gpio-hog;
		gpios = <37 0>;
		output-high;
		line-name = "SW3_RST";
	};
};

&i2c0 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c0>;
	pinctrl-1 = <&pinctrl_i2c0_gpio>;
	scl-gpios = <&gpio 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	eeprom@50 {
		compatible = "atmel,24c01a";
		reg = <0x50>;
	};

	eeprom@54 {
		compatible = "atmel,24c128";
		reg = <0x54>;
		u-boot,i2c-offset-len = <2>;
	};

	eeprom@56 {
		compatible = "atmel,24c01a";
		reg = <0x56>;
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c4>;
	pinctrl-1 = <&pinctrl_i2c4_gpio>;
	scl-gpios = <&gpio 34 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio 33 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	vr5510@20 {
		compatible = "nxp,vr5510";
		reg = <0x20>;
		status = "okay";
	};

	vr5510_fsu@21 {
		compatible = "nxp,vr5510";
		reg = <0x21>;
		status = "okay";
	};
};

&pinctrl {
	board_pinctrl {
		u-boot,dm-pre-reloc;
		pinctrl_dspi0: pinctrl_dspi0 {
			fsl,pins = <PA13_MSCR_S32G PA13_SPI0_SCK_CFG
				    PA14_MSCR_S32G PA14_SPI0_SIN_CFG
				    PA15_MSCR_S32G PA15_SPI0_SOUT_CFG
				    PB09_MSCR_S32G PB09_SPI0_CS1_CFG
				    PB10_MSCR_S32G PB10_SPI0_CS2_CFG
				    DSPI0_SIN_IMCR PA14_SPI0_SIN_IN
				    >;
		};

		pinctrl_dspi1: pinctrl_dspi1 {
			fsl,pins = <PA06_MSCR_S32G PA06_SPI1_SOUT_CFG
				    PA07_MSCR_S32G PA07_SPI1_CS0_CFG
				    PA08_MSCR_S32G PA08_SPI1_SCK_CFG
				    PE04_MSCR_S32G PE04_SPI1_CS3_CFG
				    PF15_MSCR_S32G PF15_SPI1_SIN_CFG
				    DSPI1_SIN_IMCR PF15_SPI1_SIN_IN
				    >;
		};

		pinctrl_i2c0: pinctrl_i2c0 {
			fsl,pins = <PB00_MSCR_S32G PB00_I2C0_SDA_CFG
				    PB01_MSCR_S32G PB01_I2C0_SCL_CFG
				    I2C0_SDA_IMCR PB00_I2C0_SDA_IN
				    I2C0_SCL_IMCR PB01_I2C0_SCL_IN
				    >;
		};

		pinctrl_i2c0_gpio: pinctrl_i2c0_gpio {
			fsl,pins = <PB00_MSCR_S32G PB00_I2C0_SDA_GPIO
				    PB01_MSCR_S32G PB01_I2C0_SCL_GPIO
				    I2C0_SDA_IMCR IMCR_DISABLED
				    I2C0_SCL_IMCR IMCR_DISABLED
				    >;
		};

		pinctrl_i2c1: pinctrl_i2c1 {
			fsl,pins = <PB03_MSCR_S32G PB03_I2C1_SCL_CFG
				    PB04_MSCR_S32G PB04_I2C1_SDA_CFG
				    I2C1_SCL_IMCR PB03_I2C1_SCL_IN
				    I2C1_SDA_IMCR PB04_I2C1_SDA_IN
				    >;
		};

		pinctrl_i2c1_gpio: pinctrl_i2c1_gpio {
			fsl,pins = <PB03_MSCR_S32G PB03_I2C1_SCL_GPIO
				    PB04_MSCR_S32G PB04_I2C1_SDA_GPIO
				    I2C1_SCL_IMCR IMCR_DISABLED
				    I2C1_SDA_IMCR IMCR_DISABLED
				    >;
		};

		pinctrl_i2c2: pinctrl_i2c2 {
			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_CFG
				    PB06_MSCR_S32G PB06_I2C2_SDA_CFG
				    I2C2_SCL_IMCR PB05_I2C2_SCL_IN
				    I2C2_SDA_IMCR PB06_I2C2_SDA_IN
				    >;
		};

		pinctrl_i2c2_gpio: pinctrl_i2c2_gpio {
			fsl,pins = <PB05_MSCR_S32G PB05_I2C2_SCL_GPIO
				    PB06_MSCR_S32G PB06_I2C2_SDA_GPIO
				    I2C2_SCL_IMCR IMCR_DISABLED
				    I2C2_SDA_IMCR IMCR_DISABLED
				    >;
		};

		pinctrl_i2c4: pinctrl_i2c4 {
			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_CFG
				    PC02_MSCR_S32G PC02_I2C4_SCL_CFG
				    I2C4_SDA_IMCR PC01_I2C4_SDA_IN
				    I2C4_SCL_IMCR PC02_I2C4_SCL_IN
				    >;
		};

		pinctrl_i2c4_gpio: pinctrl_i2c4_gpio {
			fsl,pins = <PC01_MSCR_S32G PC01_I2C4_SDA_GPIO
				    PC02_MSCR_S32G PC02_I2C4_SCL_GPIO
				    I2C4_SDA_IMCR IMCR_DISABLED
				    I2C4_SCL_IMCR IMCR_DISABLED
				    >;
		};

		pinctrl_qspi: pinctrl_qspi {
			fsl,pins = <PF05_MSCR_S32G PF05_QSPI_DATA_A0_CFG
				    PF06_MSCR_S32G PF06_QSPI_DATA_A1_CFG
				    PF07_MSCR_S32G PF07_QSPI_DATA_A2_CFG
				    PF08_MSCR_S32G PF08_QSPI_DATA_A3_CFG
				    PF09_MSCR_S32G PF09_QSPI_DATA_A4_CFG
				    PF10_MSCR_S32G PF10_QSPI_DATA_A5_CFG
				    PF11_MSCR_S32G PF11_QSPI_DATA_A6_CFG
				    PF12_MSCR_S32G PF12_QSPI_DATA_A7_CFG
				    PF13_MSCR_S32G PF13_QSPI_DQS_A_CFG
				    PG00_MSCR_S32G PG00_QSPI_CLK_A_CFG
				    PG01_MSCR_S32G PG01_QSPI_CLK_A_b_CFG
				    PG02_MSCR_S32G PG02_QSPI_CLK_2A_CFG
				    PG03_MSCR_S32G PG03_QSPI_CLK_2A_b_CFG
				    PG04_MSCR_S32G PG04_QSPI_CS_A0
				    PG05_MSCR_S32G PG05_QSPI_CS_A1
				    QSPI_DATA0_A_IMCR PF05_QSPI_DATA_A0_IN
				    QSPI_DATA1_A_IMCR PF06_QSPI_DATA_A1_IN
				    QSPI_DATA2_A_IMCR PF07_QSPI_DATA_A2_IN
				    QSPI_DATA3_A_IMCR PF08_QSPI_DATA_A3_IN
				    QSPI_DATA4_A_IMCR PF09_QSPI_DATA_A4_IN
				    QSPI_DATA5_A_IMCR PF10_QSPI_DATA_A5_IN
				    QSPI_DATA6_A_IMCR PF11_QSPI_DATA_A6_IN
				    QSPI_DATA7_A_IMCR PF12_QSPI_DATA_A7_IN
				    QSPI_DQS_A_IMCR PF13_DQS_A_IN
				    >;
		};

		pinctrl_uart0: pinctrl_uart0 {
			u-boot,dm-pre-reloc;
			fsl,pins = <PC09_MSCR_S32G PC09_LIN0_TX_CFG
				    PC10_MSCR_S32G PC10_LIN0_RX_CFG
				    LIN0_RX_IMCR PC10_LIN0_RX_IN>;
		};
	};
};

&qspi {
	pinctrl-0 = <&pinctrl_qspi>;
	pinctrl-names = "default";
	status = "okay";

	/delete-node/ mx25uw51245g@0;

	mt35xu512aba@0 {
		address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		spi-max-frequency = <200000000>;
		spi-tx-bus-width = <8>;
		spi-rx-bus-width = <8>;
		reg = <0>;
	};
};

&uart0 {
	pinctrl-0 = <&pinctrl_uart0>;
	pinctrl-names = "default";
	status = "okay";
};

&wkpu {
	status = "okay";
};
