Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  2 10:48:55 2022
| Host         : DESKTOP-DSD2UUK running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/blink_0/U0/output_sig_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/blink_0/U0/count_sig_reg[0]/CLR, design_1_i/blink_0/U0/count_sig_reg[10]/CLR, design_1_i/blink_0/U0/count_sig_reg[11]/CLR, design_1_i/blink_0/U0/count_sig_reg[12]/CLR, design_1_i/blink_0/U0/count_sig_reg[13]/CLR, design_1_i/blink_0/U0/count_sig_reg[14]/CLR, design_1_i/blink_0/U0/count_sig_reg[15]/CLR, design_1_i/blink_0/U0/count_sig_reg[16]/CLR, design_1_i/blink_0/U0/count_sig_reg[17]/CLR, design_1_i/blink_0/U0/count_sig_reg[18]/CLR, design_1_i/blink_0/U0/count_sig_reg[19]/CLR, design_1_i/blink_0/U0/count_sig_reg[1]/CLR, design_1_i/blink_0/U0/count_sig_reg[20]/CLR, design_1_i/blink_0/U0/count_sig_reg[21]/CLR, design_1_i/blink_0/U0/count_sig_reg[22]/CLR (the first 15 of 27 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


