# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../srs.srcs/sources_1/new/srs.vhd" \
"../../../../srs.srcs/sim_1/new/srs_tb.vhd" \

# Do not sort compile order
nosort
