###############################################################
#  Generated by:      Cadence Tempus 21.17-s077_1
#  OS:                Linux x86_64(Host ID c2slab.cet.ac.in)
#  Generated on:      Wed Mar  5 15:20:22 2025
#  Design:            fifo_top
#  Command:           report_timing -early -max_paths 100 > ${reportDir}/hold_100.rpt
###############################################################
Path 1: MET Hold Check with Pin m/mem_reg[9][6]/CP 
Endpoint:   m/mem_reg[9][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.224
  Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.750  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.029  
      m/g1979__1705           A2 v -> ZN ^  nd12d1  0.185  1.221    1.214  
      m/mem_reg[9][6]         ENN ^         decrq1  0.003  1.224    1.216  
      ----------------------------------------------------------------------
Path 2: MET Hold Check with Pin m/mem_reg[8][6]/CP 
Endpoint:   m/mem_reg[8][6]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.226
  Arrival Time                  1.234
  Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.750  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.028  
      m/g1967__6417           A2 v -> Z v  or02d1  0.194  1.231    1.223  
      m/mem_reg[8][6]         ENN v        decrq1  0.003  1.234    1.226  
      ---------------------------------------------------------------------
Path 3: MET Hold Check with Pin m/mem_reg[8][4]/CP 
Endpoint:   m/mem_reg[8][4]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.225
  Arrival Time                  1.234
  Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.749  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.028  
      m/g1967__6417           A2 v -> Z v  or02d1  0.194  1.231    1.222  
      m/mem_reg[8][4]         ENN v        decrq1  0.003  1.234    1.225  
      ---------------------------------------------------------------------
Path 4: MET Hold Check with Pin f/wr_addr_bin_r_reg[0]/CP 
Endpoint:   f/wr_addr_bin_r_reg[0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.760
+ Hold                          0.025
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.155
  Arrival Time                  1.166
  Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.747  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.026  
      f/g225__7410            B v -> S v   ah01d1  0.129  1.166    1.155  
      f/wr_addr_bin_r_reg[0]  D v          dfcrq1  0.000  1.166    1.155  
      ---------------------------------------------------------------------
Path 5: MET Hold Check with Pin m/mem_reg[9][4]/CP 
Endpoint:   m/mem_reg[9][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.225
  Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.746  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.025  
      m/g1979__1705           A2 v -> ZN ^  nd12d1  0.185  1.221    1.210  
      m/mem_reg[9][4]         ENN ^         decrq1  0.004  1.225    1.214  
      ----------------------------------------------------------------------
Path 6: MET Hold Check with Pin m/mem_reg[15][6]/CP 
Endpoint:   m/mem_reg[15][6]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.222
  Arrival Time                  1.235
  Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.744  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.993  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.049  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.085  
      m/g1975__6783           A1 v -> ZN ^  nd02d1  0.135  1.233    1.220  
      m/mem_reg[15][6]        ENN ^         decrq1  0.002  1.235    1.222  
      ----------------------------------------------------------------------
Path 7: MET Hold Check with Pin m/mem_reg[13][4]/CP 
Endpoint:   m/mem_reg[13][4]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.215
  Arrival Time                  1.228
  Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.745  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.024  
      m/g1972__4319           A2 v -> ZN ^  nd12d1  0.189  1.225    1.213  
      m/mem_reg[13][4]        ENN ^         decrq1  0.003  1.228    1.215  
      ----------------------------------------------------------------------
Path 8: MET Hold Check with Pin m/mem_reg[8][5]/CP 
Endpoint:   m/mem_reg[8][5]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.766
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.234
  Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.744  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.023  
      m/g1967__6417           A2 v -> Z v  or02d1  0.194  1.231    1.217  
      m/mem_reg[8][5]         ENN v        decrq1  0.003  1.234    1.220  
      ---------------------------------------------------------------------
Path 9: MET Hold Check with Pin m/mem_reg[8][7]/CP 
Endpoint:   m/mem_reg[8][7]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.766
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.234
  Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.744  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.023  
      m/g1967__6417           A2 v -> Z v  or02d1  0.194  1.231    1.217  
      m/mem_reg[8][7]         ENN v        decrq1  0.003  1.234    1.220  
      ---------------------------------------------------------------------
Path 10: MET Hold Check with Pin m/mem_reg[8][3]/CP 
Endpoint:   m/mem_reg[8][3]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.765
+ Hold                         -0.118
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.233
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.743  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.022  
      m/g1967__6417           A2 v -> Z v  or02d1  0.194  1.231    1.216  
      m/mem_reg[8][3]         ENN v        decrq1  0.003  1.233    1.219  
      ---------------------------------------------------------------------
Path 11: MET Hold Check with Pin m/mem_reg[9][5]/CP 
Endpoint:   m/mem_reg[9][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.769
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.211
  Arrival Time                  1.226
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.743  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.022  
      m/g1979__1705           A2 v -> ZN ^  nd12d1  0.185  1.221    1.207  
      m/mem_reg[9][5]         ENN ^         decrq1  0.005  1.226    1.211  
      ----------------------------------------------------------------------
Path 12: MET Hold Check with Pin m/mem_reg[15][7]/CP 
Endpoint:   m/mem_reg[15][7]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.235
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.742  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.991  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.047  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.083  
      m/g1975__6783           A1 v -> ZN ^  nd02d1  0.135  1.233    1.218  
      m/mem_reg[15][7]        ENN ^         decrq1  0.002  1.235    1.220  
      ----------------------------------------------------------------------
Path 13: MET Hold Check with Pin m/mem_reg[15][5]/CP 
Endpoint:   m/mem_reg[15][5]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.235
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.742  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.991  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.047  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.083  
      m/g1975__6783           A1 v -> ZN ^  nd02d1  0.135  1.233    1.218  
      m/mem_reg[15][5]        ENN ^         decrq1  0.002  1.235    1.220  
      ----------------------------------------------------------------------
Path 14: MET Hold Check with Pin m/mem_reg[11][6]/CP 
Endpoint:   m/mem_reg[11][6]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.229
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.743  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.022  
      m/g1977__1617           A2 v -> ZN ^  nd02d1  0.189  1.225    1.211  
      m/mem_reg[11][6]        ENN ^         decrq1  0.004  1.229    1.214  
      ----------------------------------------------------------------------
Path 15: MET Hold Check with Pin m/mem_reg[11][4]/CP 
Endpoint:   m/mem_reg[11][4]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.229
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.743  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.022  
      m/g1977__1617           A2 v -> ZN ^  nd02d1  0.189  1.225    1.211  
      m/mem_reg[11][4]        ENN ^         decrq1  0.004  1.229    1.214  
      ----------------------------------------------------------------------
Path 16: MET Hold Check with Pin m/mem_reg[11][7]/CP 
Endpoint:   m/mem_reg[11][7]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.229
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.743  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.022  
      m/g1977__1617           A2 v -> ZN ^  nd02d1  0.189  1.225    1.210  
      m/mem_reg[11][7]        ENN ^         decrq1  0.004  1.229    1.214  
      ----------------------------------------------------------------------
Path 17: MET Hold Check with Pin m/mem_reg[11][5]/CP 
Endpoint:   m/mem_reg[11][5]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.228
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.743  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.021  
      m/g1977__1617           A2 v -> ZN ^  nd02d1  0.189  1.225    1.210  
      m/mem_reg[11][5]        ENN ^         decrq1  0.003  1.228    1.214  
      ----------------------------------------------------------------------
Path 18: MET Hold Check with Pin m/mem_reg[15][2]/CP 
Endpoint:   m/mem_reg[15][2]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.234
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.742  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.991  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.046  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.083  
      m/g1975__6783           A1 v -> ZN ^  nd02d1  0.135  1.233    1.218  
      m/mem_reg[15][2]        ENN ^         decrq1  0.002  1.234    1.219  
      ----------------------------------------------------------------------
Path 19: MET Hold Check with Pin f/wr_addr_bin_r_reg[3]/CP 
Endpoint:   f/wr_addr_bin_r_reg[3]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.758
+ Hold                          0.022
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.150
  Arrival Time                  1.165
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^         -       -      0.756    0.741  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q v  dfcrq1  0.265  1.021    1.006  
      f/g218__9315            B v -> S v   ah01d1  0.144  1.165    1.150  
      f/wr_addr_bin_r_reg[3]  D v          dfcrq1  0.000  1.165    1.150  
      ---------------------------------------------------------------------
Path 20: MET Hold Check with Pin m/mem_reg[15][3]/CP 
Endpoint:   m/mem_reg[15][3]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.235
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.742  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.991  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.046  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.083  
      m/g1975__6783           A1 v -> ZN ^  nd02d1  0.135  1.233    1.218  
      m/mem_reg[15][3]        ENN ^         decrq1  0.002  1.235    1.219  
      ----------------------------------------------------------------------
Path 21: MET Hold Check with Pin m/mem_reg[11][3]/CP 
Endpoint:   m/mem_reg[11][3]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.213
  Arrival Time                  1.228
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.742  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.021  
      m/g1977__1617           A2 v -> ZN ^  nd02d1  0.189  1.225    1.210  
      m/mem_reg[11][3]        ENN ^         decrq1  0.003  1.228    1.213  
      ----------------------------------------------------------------------
Path 22: MET Hold Check with Pin m/mem_reg[15][4]/CP 
Endpoint:   m/mem_reg[15][4]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.123
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.235
  Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.741  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.990  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.046  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.083  
      m/g1975__6783           A1 v -> ZN ^  nd02d1  0.135  1.233    1.217  
      m/mem_reg[15][4]        ENN ^         decrq1  0.002  1.235    1.219  
      ----------------------------------------------------------------------
Path 23: MET Hold Check with Pin m/mem_reg[13][6]/CP 
Endpoint:   m/mem_reg[13][6]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.229
  Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.742  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.021  
      m/g1972__4319           A2 v -> ZN ^  nd12d1  0.189  1.225    1.210  
      m/mem_reg[13][6]        ENN ^         decrq1  0.004  1.229    1.214  
      ----------------------------------------------------------------------
Path 24: MET Hold Check with Pin m/mem_reg[9][7]/CP 
Endpoint:   m/mem_reg[9][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.766
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.208
  Arrival Time                  1.225
  Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.741  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.019  
      m/g1979__1705           A2 v -> ZN ^  nd12d1  0.185  1.221    1.204  
      m/mem_reg[9][7]         ENN ^         decrq1  0.004  1.225    1.208  
      ----------------------------------------------------------------------
Path 25: MET Hold Check with Pin m/mem_reg[13][7]/CP 
Endpoint:   m/mem_reg[13][7]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.213
  Arrival Time                  1.230
  Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.741  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.019  
      m/g1972__4319           A2 v -> ZN ^  nd12d1  0.189  1.225    1.208  
      m/mem_reg[13][7]        ENN ^         decrq1  0.005  1.230    1.213  
      ----------------------------------------------------------------------
Path 26: MET Hold Check with Pin m/mem_reg[13][5]/CP 
Endpoint:   m/mem_reg[13][5]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.130
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.213
  Arrival Time                  1.230
  Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.740  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.019  
      m/g1972__4319           A2 v -> ZN ^  nd12d1  0.189  1.225    1.208  
      m/mem_reg[13][5]        ENN ^         decrq1  0.005  1.230    1.213  
      ----------------------------------------------------------------------
Path 27: MET Hold Check with Pin m/mem_reg[5][7]/CP 
Endpoint:   m/mem_reg[5][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.776
+ Hold                         -0.131
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.235
  Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.739  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.018  
      m/g1981__8246           A2 v -> ZN ^  nd02d1  0.196  1.232    1.214  
      m/mem_reg[5][7]         ENN ^         decrq1  0.003  1.235    1.216  
      ----------------------------------------------------------------------
Path 28: MET Hold Check with Pin m/mem_reg[5][5]/CP 
Endpoint:   m/mem_reg[5][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.776
+ Hold                         -0.131
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.217
  Arrival Time                  1.235
  Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.739  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.018  
      m/g1981__8246           A2 v -> ZN ^  nd02d1  0.196  1.232    1.214  
      m/mem_reg[5][5]         ENN ^         decrq1  0.003  1.235    1.217  
      ----------------------------------------------------------------------
Path 29: MET Hold Check with Pin m/mem_reg[5][6]/CP 
Endpoint:   m/mem_reg[5][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.131
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.234
  Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.739  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.018  
      m/g1981__8246           A2 v -> ZN ^  nd02d1  0.196  1.232    1.214  
      m/mem_reg[5][6]         ENN ^         decrq1  0.003  1.234    1.216  
      ----------------------------------------------------------------------
Path 30: MET Hold Check with Pin m/mem_reg[5][4]/CP 
Endpoint:   m/mem_reg[5][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.131
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.215
  Arrival Time                  1.233
  Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.739  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.018  
      m/g1981__8246           A2 v -> ZN ^  nd02d1  0.196  1.232    1.213  
      m/mem_reg[5][4]         ENN ^         decrq1  0.002  1.233    1.215  
      ----------------------------------------------------------------------
Path 31: MET Hold Check with Pin m/mem_reg[1][5]/CP 
Endpoint:   m/mem_reg[1][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.241
  Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.735  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.009  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.066  
      m/g1968__5477           A1 v -> ZN ^  nd02d1  0.152  1.240    1.218  
      m/mem_reg[1][5]         ENN ^         decrq1  0.001  1.241    1.219  
      ----------------------------------------------------------------------
Path 32: MET Hold Check with Pin m/mem_reg[1][7]/CP 
Endpoint:   m/mem_reg[1][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.241
  Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.735  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.009  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.066  
      m/g1968__5477           A1 v -> ZN ^  nd02d1  0.152  1.240    1.218  
      m/mem_reg[1][7]         ENN ^         decrq1  0.001  1.241    1.220  
      ----------------------------------------------------------------------
Path 33: MET Hold Check with Pin m/mem_reg[12][2]/CP 
Endpoint:   m/mem_reg[12][2]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.222
  Arrival Time                  1.243
  Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.736  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.015  
      m/g1971__6260           A2 v -> Z v  or02d1  0.205  1.241    1.220  
      m/mem_reg[12][2]        ENN v        decrq1  0.002  1.243    1.222  
      ---------------------------------------------------------------------
Path 34: MET Hold Check with Pin m/mem_reg[12][6]/CP 
Endpoint:   m/mem_reg[12][6]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.223
  Arrival Time                  1.245
  Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.736  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.015  
      m/g1971__6260           A2 v -> Z v  or02d1  0.205  1.241    1.220  
      m/mem_reg[12][6]        ENN v        decrq1  0.003  1.245    1.223  
      ---------------------------------------------------------------------
Path 35: MET Hold Check with Pin m/mem_reg[12][4]/CP 
Endpoint:   m/mem_reg[12][4]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.223
  Arrival Time                  1.245
  Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.736  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.015  
      m/g1971__6260           A2 v -> Z v  or02d1  0.205  1.241    1.220  
      m/mem_reg[12][4]        ENN v        decrq1  0.003  1.245    1.223  
      ---------------------------------------------------------------------
Path 36: MET Hold Check with Pin m/mem_reg[1][3]/CP 
Endpoint:   m/mem_reg[1][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.241
  Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.735  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.008  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.066  
      m/g1968__5477           A1 v -> ZN ^  nd02d1  0.152  1.240    1.218  
      m/mem_reg[1][3]         ENN ^         decrq1  0.001  1.241    1.220  
      ----------------------------------------------------------------------
Path 37: MET Hold Check with Pin m/mem_reg[1][6]/CP 
Endpoint:   m/mem_reg[1][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.241
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.734  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.008  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.066  
      m/g1968__5477           A1 v -> ZN ^  nd02d1  0.152  1.240    1.218  
      m/mem_reg[1][6]         ENN ^         decrq1  0.001  1.241    1.219  
      ----------------------------------------------------------------------
Path 38: MET Hold Check with Pin f/wr_addr_bin_r_reg[2]/CP 
Endpoint:   f/wr_addr_bin_r_reg[2]/D (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[2]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.759
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.121
  Arrival Time                  1.142
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      -------------------------------------------------------------------------------
      Instance                          Arc          Cell    Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      f/wr_addr_bin_r_reg[2]            CP ^         -       -      0.757    0.735  
      f/wr_addr_bin_r_reg[2]            CP ^ -> Q ^  dfcrq1  0.225  0.982    0.960  
      f/g221__2883                      B ^ -> S ^   ah01d1  0.104  1.086    1.064  
      f/FE_PHC18_wr_addr_binary_next_2  I ^ -> Z ^   buffd1  0.057  1.142    1.121  
      f/wr_addr_bin_r_reg[2]            D ^          dfcrq1  0.000  1.142    1.121  
      -------------------------------------------------------------------------------
Path 39: MET Hold Check with Pin m/mem_reg[12][7]/CP 
Endpoint:   m/mem_reg[12][7]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.223
  Arrival Time                  1.245
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.736  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.015  
      m/g1971__6260           A2 v -> Z v  or02d1  0.205  1.241    1.220  
      m/mem_reg[12][7]        ENN v        decrq1  0.003  1.245    1.223  
      ---------------------------------------------------------------------
Path 40: MET Hold Check with Pin m/mem_reg[12][5]/CP 
Endpoint:   m/mem_reg[12][5]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.222
  Arrival Time                  1.244
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.736  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.014  
      m/g1971__6260           A2 v -> Z v  or02d1  0.205  1.241    1.220  
      m/mem_reg[12][5]        ENN v        decrq1  0.003  1.244    1.222  
      ---------------------------------------------------------------------
Path 41: MET Hold Check with Pin m/mem_reg[9][3]/CP 
Endpoint:   m/mem_reg[9][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.762
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.204
  Arrival Time                  1.226
  Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^          -       -      0.758    0.735  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v   dfcrq1  0.279  1.036    1.014  
      m/g1979__1705           A2 v -> ZN ^  nd12d1  0.185  1.221    1.199  
      m/mem_reg[9][3]         ENN ^         decrq1  0.005  1.226    1.204  
      ----------------------------------------------------------------------
Path 42: MET Hold Check with Pin m/mem_reg[12][3]/CP 
Endpoint:   m/mem_reg[12][3]/ENN     (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.770
+ Hold                         -0.121
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.221
  Arrival Time                  1.244
  Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.735  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    1.013  
      m/g1971__6260           A2 v -> Z v  or02d1  0.205  1.241    1.218  
      m/mem_reg[12][3]        ENN v        decrq1  0.003  1.244    1.221  
      ---------------------------------------------------------------------
Path 43: MET Hold Check with Pin m/mem_reg[7][5]/CP 
Endpoint:   m/mem_reg[7][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.245
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.731  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.005  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.063  
      m/g1970__5107           A1 v -> ZN ^  nd02d1  0.154  1.242    1.217  
      m/mem_reg[7][5]         ENN ^         decrq1  0.003  1.245    1.220  
      ----------------------------------------------------------------------
Path 44: MET Hold Check with Pin m/mem_reg[7][7]/CP 
Endpoint:   m/mem_reg[7][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.731  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.005  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.063  
      m/g1970__5107           A1 v -> ZN ^  nd02d1  0.154  1.242    1.217  
      m/mem_reg[7][7]         ENN ^         decrq1  0.003  1.245    1.219  
      ----------------------------------------------------------------------
Path 45: MET Hold Check with Pin m/mem_reg[3][6]/CP 
Endpoint:   m/mem_reg[3][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.245
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.731  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.005  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.066  
      m/g1974__5526           A1 v -> ZN ^  nd02d1  0.151  1.242    1.217  
      m/mem_reg[3][6]         ENN ^         decrq1  0.003  1.245    1.220  
      ----------------------------------------------------------------------
Path 46: MET Hold Check with Pin m/mem_reg[3][3]/CP 
Endpoint:   m/mem_reg[3][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.731  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.004  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.066  
      m/g1974__5526           A1 v -> ZN ^  nd02d1  0.151  1.242    1.217  
      m/mem_reg[3][3]         ENN ^         decrq1  0.003  1.245    1.219  
      ----------------------------------------------------------------------
Path 47: MET Hold Check with Pin m/mem_reg[3][7]/CP 
Endpoint:   m/mem_reg[3][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.731  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.004  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.066  
      m/g1974__5526           A1 v -> ZN ^  nd02d1  0.151  1.242    1.217  
      m/mem_reg[3][7]         ENN ^         decrq1  0.003  1.245    1.220  
      ----------------------------------------------------------------------
Path 48: MET Hold Check with Pin m/mem_reg[3][5]/CP 
Endpoint:   m/mem_reg[3][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.220
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.731  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.004  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.066  
      m/g1974__5526           A1 v -> ZN ^  nd02d1  0.151  1.242    1.217  
      m/mem_reg[3][5]         ENN ^         decrq1  0.003  1.245    1.220  
      ----------------------------------------------------------------------
Path 49: MET Hold Check with Pin m/mem_reg[7][6]/CP 
Endpoint:   m/mem_reg[7][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.730  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.004  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.062  
      m/g1970__5107           A1 v -> ZN ^  nd02d1  0.154  1.242    1.217  
      m/mem_reg[7][6]         ENN ^         decrq1  0.003  1.245    1.219  
      ----------------------------------------------------------------------
Path 50: MET Hold Check with Pin m/mem_reg[7][4]/CP 
Endpoint:   m/mem_reg[7][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.730  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.004  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.062  
      m/g1970__5107           A1 v -> ZN ^  nd02d1  0.154  1.242    1.217  
      m/mem_reg[7][4]         ENN ^         decrq1  0.003  1.245    1.219  
      ----------------------------------------------------------------------
Path 51: MET Hold Check with Pin m/mem_reg[3][4]/CP 
Endpoint:   m/mem_reg[3][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.730  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.004  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.065  
      m/g1974__5526           A1 v -> ZN ^  nd02d1  0.151  1.242    1.216  
      m/mem_reg[3][4]         ENN ^         decrq1  0.003  1.245    1.219  
      ----------------------------------------------------------------------
Path 52: MET Hold Check with Pin m/mem_reg[0][4]/CP 
Endpoint:   m/mem_reg[0][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.245
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.729  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.003  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.061  
      m/g1976__3680           A1 v -> ZN ^  nd02d1  0.157  1.244    1.218  
      m/mem_reg[0][4]         ENN ^         decrq1  0.001  1.245    1.219  
      ----------------------------------------------------------------------
Path 53: MET Hold Check with Pin m/mem_reg[0][7]/CP 
Endpoint:   m/mem_reg[0][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.246
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.729  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.003  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.060  
      m/g1976__3680           A1 v -> ZN ^  nd02d1  0.157  1.244    1.217  
      m/mem_reg[0][7]         ENN ^         decrq1  0.002  1.246    1.219  
      ----------------------------------------------------------------------
Path 54: MET Hold Check with Pin m/mem_reg[0][3]/CP 
Endpoint:   m/mem_reg[0][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.246
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.729  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.003  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.060  
      m/g1976__3680           A1 v -> ZN ^  nd02d1  0.157  1.244    1.217  
      m/mem_reg[0][3]         ENN ^         decrq1  0.002  1.246    1.219  
      ----------------------------------------------------------------------
Path 55: MET Hold Check with Pin m/mem_reg[0][6]/CP 
Endpoint:   m/mem_reg[0][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.246
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.729  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.003  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.060  
      m/g1976__3680           A1 v -> ZN ^  nd02d1  0.157  1.244    1.217  
      m/mem_reg[0][6]         ENN ^         decrq1  0.002  1.246    1.219  
      ----------------------------------------------------------------------
Path 56: MET Hold Check with Pin m/mem_reg[0][5]/CP 
Endpoint:   m/mem_reg[0][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.127
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.246
  Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.729  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    1.002  
      m/g1987__7482           A1 ^ -> ZN v  nr02d1  0.057  1.087    1.060  
      m/g1976__3680           A1 v -> ZN ^  nd02d1  0.157  1.244    1.217  
      m/mem_reg[0][5]         ENN ^         decrq1  0.002  1.246    1.219  
      ----------------------------------------------------------------------
Path 57: MET Hold Check with Pin m/mem_reg[14][4]/CP 
Endpoint:   m/mem_reg[14][4]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.219
  Arrival Time                  1.252
  Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.724  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.973  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.028  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.065  
      m/g1980__5122           A1 v -> ZN ^  nd02d1  0.151  1.249    1.216  
      m/mem_reg[14][4]        ENN ^         decrq1  0.003  1.252    1.219  
      ----------------------------------------------------------------------
Path 58: MET Hold Check with Pin m/mem_reg[10][6]/CP 
Endpoint:   m/mem_reg[10][6]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.125
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.252
  Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.723  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.973  
      m/g1996__2346           A2 v -> ZN ^  nd02d1  0.061  1.067    1.033  
      m/g1985__1881           A2 ^ -> ZN v  nr02d1  0.037  1.104    1.071  
      m/g1982__7098           A1 v -> ZN ^  nd02d1  0.144  1.248    1.215  
      m/mem_reg[10][6]        ENN ^         decrq1  0.003  1.252    1.218  
      ----------------------------------------------------------------------
Path 59: MET Hold Check with Pin m/mem_reg[10][4]/CP 
Endpoint:   m/mem_reg[10][4]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.125
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.252
  Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.723  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.973  
      m/g1996__2346           A2 v -> ZN ^  nd02d1  0.061  1.067    1.033  
      m/g1985__1881           A2 ^ -> ZN v  nr02d1  0.037  1.104    1.071  
      m/g1982__7098           A1 v -> ZN ^  nd02d1  0.144  1.248    1.215  
      m/mem_reg[10][4]        ENN ^         decrq1  0.003  1.252    1.218  
      ----------------------------------------------------------------------
Path 60: MET Hold Check with Pin m/mem_reg[10][5]/CP 
Endpoint:   m/mem_reg[10][5]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.125
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.252
  Slack Time                    0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.723  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.972  
      m/g1996__2346           A2 v -> ZN ^  nd02d1  0.061  1.067    1.033  
      m/g1985__1881           A2 ^ -> ZN v  nr02d1  0.037  1.104    1.071  
      m/g1982__7098           A1 v -> ZN ^  nd02d1  0.144  1.248    1.215  
      m/mem_reg[10][5]        ENN ^         decrq1  0.003  1.252    1.218  
      ----------------------------------------------------------------------
Path 61: MET Hold Check with Pin m/mem_reg[10][7]/CP 
Endpoint:   m/mem_reg[10][7]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.125
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.252
  Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.723  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.972  
      m/g1996__2346           A2 v -> ZN ^  nd02d1  0.061  1.067    1.033  
      m/g1985__1881           A2 ^ -> ZN v  nr02d1  0.037  1.104    1.070  
      m/g1982__7098           A1 v -> ZN ^  nd02d1  0.144  1.248    1.214  
      m/mem_reg[10][7]        ENN ^         decrq1  0.003  1.252    1.218  
      ----------------------------------------------------------------------
Path 62: MET Hold Check with Pin m/mem_reg[14][6]/CP 
Endpoint:   m/mem_reg[14][6]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.773
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.252
  Slack Time                    0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.723  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.972  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.027  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.064  
      m/g1980__5122           A1 v -> ZN ^  nd02d1  0.151  1.249    1.215  
      m/mem_reg[14][6]        ENN ^         decrq1  0.003  1.252    1.218  
      ----------------------------------------------------------------------
Path 63: MET Hold Check with Pin m/mem_reg[14][7]/CP 
Endpoint:   m/mem_reg[14][7]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.772
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.217
  Arrival Time                  1.252
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.722  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.971  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.027  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.064  
      m/g1980__5122           A1 v -> ZN ^  nd02d1  0.151  1.249    1.215  
      m/mem_reg[14][7]        ENN ^         decrq1  0.003  1.252    1.217  
      ----------------------------------------------------------------------
Path 64: MET Hold Check with Pin m/mem_reg[14][5]/CP 
Endpoint:   m/mem_reg[14][5]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.252
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.722  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.971  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.026  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.063  
      m/g1980__5122           A1 v -> ZN ^  nd02d1  0.151  1.249    1.214  
      m/mem_reg[14][5]        ENN ^         decrq1  0.003  1.252    1.216  
      ----------------------------------------------------------------------
Path 65: MET Hold Check with Pin m/mem_reg[14][3]/CP 
Endpoint:   m/mem_reg[14][3]/ENN     (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.771
+ Hold                         -0.126
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.252
  Slack Time                    0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^          -       -      0.757    0.721  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q v   dfcrq1  0.249  1.006    0.971  
      m/g1992__9315           A2 v -> ZN ^  nd12d1  0.055  1.061    1.026  
      m/g1989__6161           A2 ^ -> ZN v  nr02d1  0.037  1.098    1.063  
      m/g1980__5122           A1 v -> ZN ^  nd02d1  0.151  1.249    1.214  
      m/mem_reg[14][3]        ENN ^         decrq1  0.003  1.252    1.216  
      ----------------------------------------------------------------------
Path 66: MET Hold Check with Pin m/mem_reg[6][6]/CP 
Endpoint:   m/mem_reg[6][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.776
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.256
  Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.718  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.992  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.050  
      m/g1969__2398           A1 v -> ZN ^  nd02d1  0.165  1.253    1.215  
      m/mem_reg[6][6]         ENN ^         decrq1  0.003  1.256    1.218  
      ----------------------------------------------------------------------
Path 67: MET Hold Check with Pin m/mem_reg[6][5]/CP 
Endpoint:   m/mem_reg[6][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.217
  Arrival Time                  1.255
  Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.718  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.992  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.050  
      m/g1969__2398           A1 v -> ZN ^  nd02d1  0.165  1.253    1.215  
      m/mem_reg[6][5]         ENN ^         decrq1  0.003  1.255    1.217  
      ----------------------------------------------------------------------
Path 68: MET Hold Check with Pin m/mem_reg[6][3]/CP 
Endpoint:   m/mem_reg[6][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.217
  Arrival Time                  1.255
  Slack Time                    0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.718  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.992  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.050  
      m/g1969__2398           A1 v -> ZN ^  nd02d1  0.165  1.253    1.214  
      m/mem_reg[6][3]         ENN ^         decrq1  0.003  1.255    1.217  
      ----------------------------------------------------------------------
Path 69: MET Hold Check with Pin m/mem_reg[6][7]/CP 
Endpoint:   m/mem_reg[6][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.217
  Arrival Time                  1.256
  Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.717  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.991  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.049  
      m/g1969__2398           A1 v -> ZN ^  nd02d1  0.165  1.253    1.214  
      m/mem_reg[6][7]         ENN ^         decrq1  0.003  1.256    1.217  
      ----------------------------------------------------------------------
Path 70: MET Hold Check with Pin m/mem_reg[6][4]/CP 
Endpoint:   m/mem_reg[6][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.216
  Arrival Time                  1.256
  Slack Time                    0.039
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.717  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.990  
      m/g1986__5115           A1 ^ -> ZN v  nr02d1  0.058  1.088    1.049  
      m/g1969__2398           A1 v -> ZN ^  nd02d1  0.165  1.253    1.213  
      m/mem_reg[6][4]         ENN ^         decrq1  0.003  1.256    1.216  
      ----------------------------------------------------------------------
Path 71: MET Hold Check with Pin e/rd_addr_bin_r_reg[0]/CP 
Endpoint:   e/rd_addr_bin_r_reg[0]/D (v) checked with  leading edge of 'read_clk'
Beginpoint: e/empty_r_reg/Q          (^) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          1.654
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.815
+ Uncertainty                   0.750
= Required Time                 1.599
  Arrival Time                  1.638
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.835
     = Beginpoint Arrival Time       0.835
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      e/empty_r_reg           CP ^          -       -      0.835    0.795  
      e/empty_r_reg           CP ^ -> Q ^   dfprb1  0.252  1.087    1.047  
      e/FE_OFC8_empty         I ^ -> Z ^    buffd3  0.219  1.306    1.266  
      e/g197__2802            A1 ^ -> ZN v  nr02d1  0.178  1.484    1.444  
      e/g196__1617            A v -> S v    ah01d1  0.154  1.638    1.598  
      e/rd_addr_bin_r_reg[0]  D v           dfcrq1  0.000  1.638    1.599  
      ----------------------------------------------------------------------
Path 72: MET Hold Check with Pin f/wr_addr_grey_reg[3]/CP 
Endpoint:   f/wr_addr_grey_reg[3]/D  (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[4]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.756
+ Hold                          0.023
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.149
  Arrival Time                  1.190
  Slack Time                    0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.754
     = Beginpoint Arrival Time       0.754
      --------------------------------------------------------------------------
      Instance                   Arc          Cell      Delay  Arrival  Required  
                                                               Time     Time  
      --------------------------------------------------------------------------
      f/wr_addr_bin_r_reg[4]     CP ^         -         -      0.754    0.714  
      f/wr_addr_bin_r_reg[4]     CP ^ -> Q ^  dfcrq1    0.224  0.978    0.938  
      f/FE_PHC16_wr_addr_grey_4  I ^ -> Z ^   buffd1    0.061  1.039    0.999  
      f/g215__4733               A2 ^ -> Z v  aoim22d1  0.030  1.070    1.029  
      f/g212__7482               I1 v -> Z v  mx02d1    0.120  1.190    1.149  
      f/wr_addr_grey_reg[3]      D v          dfcrq1    0.000  1.190    1.149  
      --------------------------------------------------------------------------
Path 73: MET Hold Check with Pin m/mem_reg[2][7]/CP 
Endpoint:   m/mem_reg[2][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.776
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.259
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.715  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.989  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.050  
      m/g1973__8428           A1 v -> ZN ^  nd02d1  0.165  1.256    1.216  
      m/mem_reg[2][7]         ENN ^         decrq1  0.003  1.259    1.218  
      ----------------------------------------------------------------------
Path 74: MET Hold Check with Pin m/mem_reg[2][5]/CP 
Endpoint:   m/mem_reg[2][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.776
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.259
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.715  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.989  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.050  
      m/g1973__8428           A1 v -> ZN ^  nd02d1  0.165  1.256    1.216  
      m/mem_reg[2][5]         ENN ^         decrq1  0.003  1.259    1.218  
      ----------------------------------------------------------------------
Path 75: MET Hold Check with Pin m/mem_reg[2][6]/CP 
Endpoint:   m/mem_reg[2][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.218
  Arrival Time                  1.259
  Slack Time                    0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.715  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.989  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.050  
      m/g1973__8428           A1 v -> ZN ^  nd02d1  0.165  1.256    1.215  
      m/mem_reg[2][6]         ENN ^         decrq1  0.003  1.259    1.218  
      ----------------------------------------------------------------------
Path 76: MET Hold Check with Pin m/mem_reg[2][4]/CP 
Endpoint:   m/mem_reg[2][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.129
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.217
  Arrival Time                  1.259
  Slack Time                    0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.714  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.988  
      m/g1988__4733           A1 ^ -> ZN v  nr02d1  0.061  1.091    1.049  
      m/g1973__8428           A1 v -> ZN ^  nd02d1  0.165  1.256    1.215  
      m/mem_reg[2][4]         ENN ^         decrq1  0.002  1.259    1.217  
      ----------------------------------------------------------------------
Path 77: MET Hold Check with Pin f/wr_addr_bin_r_reg[1]/CP 
Endpoint:   f/wr_addr_bin_r_reg[1]/D (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.759
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.121
  Arrival Time                  1.165
  Slack Time                    0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      -------------------------------------------------------------------------------
      Instance                          Arc          Cell    Delay  Arrival  Required  
                                                                    Time     Time  
      -------------------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]            CP ^         -       -      0.757    0.712  
      f/wr_addr_bin_r_reg[1]            CP ^ -> Q ^  dfcrq1  0.246  1.003    0.958  
      f/g224__1666                      B ^ -> S ^   ah01d1  0.106  1.109    1.064  
      f/FE_PHC19_wr_addr_binary_next_1  I ^ -> Z ^   buffd1  0.056  1.165    1.121  
      f/wr_addr_bin_r_reg[1]            D ^          dfcrq1  0.000  1.165    1.121  
      -------------------------------------------------------------------------------
Path 78: MET Hold Check with Pin e/empty_r_reg/CP 
Endpoint:   e/empty_r_reg/D                     (v) checked with  leading edge of 'read_clk'
Beginpoint: rd_addr_sync/dff_2/rd_data_reg[4]/Q (^) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          1.654
+ Hold                         -0.024
+ Phase Shift                   0.000
- CPPR Adjustment               0.815
+ Uncertainty                   0.750
= Required Time                 1.566
  Arrival Time                  1.620
  Slack Time                    0.054
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.835
     = Beginpoint Arrival Time       0.835
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      rd_addr_sync/dff_2/rd_data_reg[4]  CP ^          -         -      0.835    0.781  
      rd_addr_sync/dff_2/rd_data_reg[4]  CP ^ -> Q ^   dfcrq1    0.205  1.040    0.985  
      e/g199__1705                       C2 ^ -> ZN v  oan211d1  0.046  1.085    1.031  
      e/FE_PHC17_n_9                     I v -> Z v    dl02d1    0.535  1.620    1.566  
      e/empty_r_reg                      D v           dfprb1    0.000  1.620    1.566  
      -----------------------------------------------------------------------------------
Path 79: MET Hold Check with Pin f/wr_addr_grey_reg[1]/CP 
Endpoint:   f/wr_addr_grey_reg[1]/D  (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[2]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.757
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.117
  Arrival Time                  1.172
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[2]  CP ^         -       -      0.757    0.701  
      f/wr_addr_bin_r_reg[2]  CP ^ -> Q ^  dfcrq1  0.225  0.982    0.927  
      f/g221__2883            B ^ -> S ^   ah01d1  0.104  1.086    1.031  
      f/g220__9945            A1 ^ -> Z ^  xr02d1  0.086  1.172    1.117  
      f/wr_addr_grey_reg[1]   D ^          dfcrq1  0.000  1.172    1.117  
      ---------------------------------------------------------------------
Path 80: MET Hold Check with Pin wr_addr_sync/dff_2/rd_data_reg[4]/CP 
Endpoint:   wr_addr_sync/dff_2/rd_data_reg[4]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_addr_sync/dff_1/rd_data_reg[4]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.756
+ Hold                          0.023
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.149
  Arrival Time                  1.210
  Slack Time                    0.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.751
     = Beginpoint Arrival Time       0.751
      --------------------------------------------------------------------------------------
      Instance                                 Arc          Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      wr_addr_sync/dff_1/rd_data_reg[4]        CP ^         -       -      0.751    0.689  
      wr_addr_sync/dff_1/rd_data_reg[4]        CP ^ -> Q v  dfcrq1  0.212  0.963    0.901  
      wr_addr_sync/dff_2/FE_PHC11_in_data_n_4  I v -> Z v   dl01d1  0.248  1.210    1.149  
      wr_addr_sync/dff_2/rd_data_reg[4]        D v          dfcrq1  0.000  1.210    1.149  
      --------------------------------------------------------------------------------------
Path 81: MET Hold Check with Pin wr_addr_sync/dff_2/rd_data_reg[3]/CP 
Endpoint:   wr_addr_sync/dff_2/rd_data_reg[3]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_addr_sync/dff_1/rd_data_reg[3]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.756
+ Hold                          0.023
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.149
  Arrival Time                  1.211
  Slack Time                    0.063
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.750
     = Beginpoint Arrival Time       0.750
      --------------------------------------------------------------------------------------
      Instance                                 Arc          Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      wr_addr_sync/dff_1/rd_data_reg[3]        CP ^         -       -      0.750    0.687  
      wr_addr_sync/dff_1/rd_data_reg[3]        CP ^ -> Q v  dfcrq1  0.214  0.964    0.901  
      wr_addr_sync/dff_2/FE_PHC10_in_data_n_3  I v -> Z v   dl01d1  0.247  1.211    1.149  
      wr_addr_sync/dff_2/rd_data_reg[3]        D v          dfcrq1  0.000  1.211    1.149  
      --------------------------------------------------------------------------------------
Path 82: MET Hold Check with Pin wr_addr_sync/dff_2/rd_data_reg[1]/CP 
Endpoint:   wr_addr_sync/dff_2/rd_data_reg[1]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_addr_sync/dff_1/rd_data_reg[1]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.755
+ Hold                          0.023
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.147
  Arrival Time                  1.213
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.752
     = Beginpoint Arrival Time       0.752
      --------------------------------------------------------------------------------------
      Instance                                 Arc          Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      wr_addr_sync/dff_1/rd_data_reg[1]        CP ^         -       -      0.752    0.686  
      wr_addr_sync/dff_1/rd_data_reg[1]        CP ^ -> Q v  dfcrq1  0.213  0.965    0.899  
      wr_addr_sync/dff_2/FE_PHC12_in_data_n_1  I v -> Z v   dl01d1  0.248  1.213    1.147  
      wr_addr_sync/dff_2/rd_data_reg[1]        D v          dfcrq1  0.000  1.213    1.147  
      --------------------------------------------------------------------------------------
Path 83: MET Hold Check with Pin wr_addr_sync/dff_2/rd_data_reg[0]/CP 
Endpoint:   wr_addr_sync/dff_2/rd_data_reg[0]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_addr_sync/dff_1/rd_data_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.757
+ Hold                          0.022
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.149
  Arrival Time                  1.215
  Slack Time                    0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.754
     = Beginpoint Arrival Time       0.754
      --------------------------------------------------------------------------------------
      Instance                                 Arc          Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      wr_addr_sync/dff_1/rd_data_reg[0]        CP ^         -       -      0.754    0.688  
      wr_addr_sync/dff_1/rd_data_reg[0]        CP ^ -> Q v  dfcrq1  0.211  0.966    0.899  
      wr_addr_sync/dff_2/FE_PHC13_in_data_n_0  I v -> Z v   dl01d1  0.250  1.215    1.149  
      wr_addr_sync/dff_2/rd_data_reg[0]        D v          dfcrq1  0.000  1.215    1.149  
      --------------------------------------------------------------------------------------
Path 84: MET Hold Check with Pin f/wr_addr_bin_r_reg[4]/CP 
Endpoint:   f/wr_addr_bin_r_reg[4]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[4]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.757
+ Hold                          0.004
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.131
  Arrival Time                  1.206
  Slack Time                    0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.754
     = Beginpoint Arrival Time       0.754
      -----------------------------------------------------------------------
      Instance                Arc          Cell      Delay  Arrival  Required  
                                                            Time     Time  
      -----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[4]  CP ^         -         -      0.754    0.679  
      f/wr_addr_bin_r_reg[4]  CP ^ -> Q ^  dfcrq1    0.224  0.978    0.902  
      f/g215__4733            B2 ^ -> Z ^  aoim22d1  0.117  1.095    1.020  
      f/g214                  I ^ -> ZN v  inv0d0    0.111  1.206    1.131  
      f/wr_addr_bin_r_reg[4]  D v          dfcrq1    0.000  1.206    1.131  
      -----------------------------------------------------------------------
Path 85: MET Hold Check with Pin f/wr_addr_grey_reg[2]/CP 
Endpoint:   f/wr_addr_grey_reg[2]/D  (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[2]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.757
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.116
  Arrival Time                  1.194
  Slack Time                    0.079
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[2]  CP ^         -       -      0.757    0.678  
      f/wr_addr_bin_r_reg[2]  CP ^ -> Q ^  dfcrq1  0.225  0.982    0.903  
      f/g221__2883            B ^ -> S ^   ah01d1  0.104  1.086    1.007  
      f/g216__6161            A2 ^ -> Z ^  xr02d1  0.108  1.194    1.116  
      f/wr_addr_grey_reg[2]   D ^          dfcrq1  0.000  1.194    1.116  
      ---------------------------------------------------------------------
Path 86: MET Hold Check with Pin wr_addr_sync/dff_2/rd_data_reg[2]/CP 
Endpoint:   wr_addr_sync/dff_2/rd_data_reg[2]/D (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_addr_sync/dff_1/rd_data_reg[2]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.755
+ Hold                          0.022
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.147
  Arrival Time                  1.227
  Slack Time                    0.080
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.755
     = Beginpoint Arrival Time       0.755
      --------------------------------------------------------------------------------------
      Instance                                 Arc          Cell    Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      wr_addr_sync/dff_1/rd_data_reg[2]        CP ^         -       -      0.755    0.675  
      wr_addr_sync/dff_1/rd_data_reg[2]        CP ^ -> Q v  dfcrq1  0.218  0.973    0.893  
      wr_addr_sync/dff_2/FE_PHC14_in_data_n_2  I v -> Z v   dl01d1  0.254  1.227    1.147  
      wr_addr_sync/dff_2/rd_data_reg[2]        D v          dfcrq1  0.000  1.227    1.147  
      --------------------------------------------------------------------------------------
Path 87: MET Hold Check with Pin f/wr_addr_grey_reg[0]/CP 
Endpoint:   f/wr_addr_grey_reg[0]/D  (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[1]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.757
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.114
  Arrival Time                  1.212
  Slack Time                    0.099
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.757
     = Beginpoint Arrival Time       0.757
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[1]  CP ^         -       -      0.757    0.658  
      f/wr_addr_bin_r_reg[1]  CP ^ -> Q ^  dfcrq1  0.246  1.003    0.904  
      f/g224__1666            B ^ -> S ^   ah01d1  0.106  1.109    1.010  
      f/g223__2346            A1 ^ -> Z ^  xr02d1  0.103  1.212    1.113  
      f/wr_addr_grey_reg[0]   D ^          dfcrq1  0.000  1.212    1.114  
      ---------------------------------------------------------------------
Path 88: MET Hold Check with Pin m/mem_reg[4][3]/CP 
Endpoint:   m/mem_reg[4][3]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.133
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.213
  Arrival Time                  1.324
  Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.645  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.919  
      m/g2002__2398           A1 ^ -> Z v   an12d1  0.108  1.138    1.027  
      m/g1978__2802           A1 v -> ZN ^  nd02d1  0.184  1.321    1.211  
      m/mem_reg[4][3]         ENN ^         decrq1  0.003  1.324    1.213  
      ----------------------------------------------------------------------
Path 89: MET Hold Check with Pin m/mem_reg[4][5]/CP 
Endpoint:   m/mem_reg[4][5]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.133
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.213
  Arrival Time                  1.325
  Slack Time                    0.111
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.645  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.919  
      m/g2002__2398           A1 ^ -> Z v   an12d1  0.108  1.138    1.027  
      m/g1978__2802           A1 v -> ZN ^  nd02d1  0.184  1.321    1.210  
      m/mem_reg[4][5]         ENN ^         decrq1  0.003  1.325    1.213  
      ----------------------------------------------------------------------
Path 90: MET Hold Check with Pin m/mem_reg[4][7]/CP 
Endpoint:   m/mem_reg[4][7]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.776
+ Hold                         -0.133
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.326
  Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.644  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.918  
      m/g2002__2398           A1 ^ -> Z v   an12d1  0.108  1.138    1.026  
      m/g1978__2802           A1 v -> ZN ^  nd02d1  0.184  1.321    1.210  
      m/mem_reg[4][7]         ENN ^         decrq1  0.004  1.326    1.214  
      ----------------------------------------------------------------------
Path 91: MET Hold Check with Pin m/mem_reg[4][6]/CP 
Endpoint:   m/mem_reg[4][6]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.775
+ Hold                         -0.133
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.214
  Arrival Time                  1.326
  Slack Time                    0.112
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.644  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.918  
      m/g2002__2398           A1 ^ -> Z v   an12d1  0.108  1.138    1.026  
      m/g1978__2802           A1 v -> ZN ^  nd02d1  0.184  1.321    1.209  
      m/mem_reg[4][6]         ENN ^         decrq1  0.004  1.326    1.214  
      ----------------------------------------------------------------------
Path 92: MET Hold Check with Pin m/mem_reg[4][4]/CP 
Endpoint:   m/mem_reg[4][4]/ENN      (^) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[3]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.774
+ Hold                         -0.133
+ Phase Shift                   0.000
- CPPR Adjustment               0.804
+ Uncertainty                   0.375
= Required Time                 1.212
  Arrival Time                  1.326
  Slack Time                    0.113
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.756
     = Beginpoint Arrival Time       0.756
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      f/wr_addr_bin_r_reg[3]  CP ^          -       -      0.756    0.643  
      f/wr_addr_bin_r_reg[3]  CP ^ -> Q ^   dfcrq1  0.274  1.030    0.916  
      m/g2002__2398           A1 ^ -> Z v   an12d1  0.108  1.138    1.024  
      m/g1978__2802           A1 v -> ZN ^  nd02d1  0.184  1.321    1.208  
      m/mem_reg[4][4]         ENN ^         decrq1  0.004  1.326    1.212  
      ----------------------------------------------------------------------
Path 93: MET Hold Check with Pin e/rd_addr_bin_r_reg[1]/CP 
Endpoint:   e/rd_addr_bin_r_reg[1]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: e/empty_r_reg/Q          (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          1.654
+ Hold                         -0.020
+ Phase Shift                   0.000
- CPPR Adjustment               0.815
+ Uncertainty                   0.750
= Required Time                 1.570
  Arrival Time                  1.707
  Slack Time                    0.138
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.835
     = Beginpoint Arrival Time       0.835
      ----------------------------------------------------------------------
      Instance                Arc           Cell    Delay  Arrival  Required  
                                                           Time     Time  
      ----------------------------------------------------------------------
      e/empty_r_reg           CP ^          -       -      0.835    0.697  
      e/empty_r_reg           CP ^ -> Q v   dfprb1  0.231  1.066    0.929  
      e/FE_OFC8_empty         I v -> Z v    buffd3  0.172  1.238    1.100  
      e/g197__2802            A1 v -> ZN ^  nr02d1  0.270  1.508    1.370  
      e/g196__1617            A ^ -> CO ^   ah01d1  0.094  1.602    1.464  
      e/g195__3680            A ^ -> S ^    ah01d1  0.105  1.707    1.570  
      e/rd_addr_bin_r_reg[1]  D ^           dfcrq1  0.000  1.707    1.570  
      ----------------------------------------------------------------------
Path 94: MET Hold Check with Pin f/full_r_reg/CP 
Endpoint:   f/full_r_reg/D                      (v) checked with  leading edge of 'write_clk'
Beginpoint: wr_addr_sync/dff_2/rd_data_reg[1]/Q (^) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.757
+ Hold                          0.023
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.150
  Arrival Time                  1.312
  Slack Time                    0.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.752
     = Beginpoint Arrival Time       0.752
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      wr_addr_sync/dff_2/rd_data_reg[1]  CP ^          -         -      0.752    0.590  
      wr_addr_sync/dff_2/rd_data_reg[1]  CP ^ -> Q ^   dfcrq1    0.204  0.956    0.794  
      f/g232__8428                       A2 ^ -> Z v   aoim22d1  0.027  0.983    0.821  
      f/g228__2398                       B v -> ZN ^   oai211d1  0.043  1.027    0.865  
      f/g227__5477                       A4 ^ -> ZN v  nr04d1    0.035  1.061    0.900  
      f/FE_PHC20_n_8                     I v -> Z v    dl01d1    0.250  1.312    1.150  
      f/full_r_reg                       D v           dfcrq1    0.000  1.312    1.150  
      -----------------------------------------------------------------------------------
Path 95: MET Hold Check with Pin e/rd_addr_grey_reg[0]/CP 
Endpoint:   e/rd_addr_grey_reg[0]/D (^) checked with  leading edge of 'read_clk'
Beginpoint: e/empty_r_reg/Q         (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          1.654
+ Hold                         -0.019
+ Phase Shift                   0.000
- CPPR Adjustment               0.815
+ Uncertainty                   0.750
= Required Time                 1.571
  Arrival Time                  1.740
  Slack Time                    0.169
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.835
     = Beginpoint Arrival Time       0.835
      ---------------------------------------------------------------------
      Instance               Arc           Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/empty_r_reg          CP ^          -       -      0.835    0.666  
      e/empty_r_reg          CP ^ -> Q v   dfprb1  0.231  1.066    0.897  
      e/FE_OFC8_empty        I v -> Z v    buffd3  0.172  1.238    1.069  
      e/g197__2802           A1 v -> ZN ^  nr02d1  0.270  1.508    1.339  
      e/g196__1617           A ^ -> S ^    ah01d1  0.122  1.629    1.460  
      e/g194__6783           A2 ^ -> Z ^   xr02d1  0.110  1.740    1.571  
      e/rd_addr_grey_reg[0]  D ^           dfcrq1  0.000  1.740    1.571  
      ---------------------------------------------------------------------
Path 96: MET Hold Check with Pin e/rd_addr_grey_reg[3]/CP 
Endpoint:   e/rd_addr_grey_reg[3]/D   (v) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[4]/QN (^) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          1.654
+ Hold                          0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.815
+ Uncertainty                   0.750
= Required Time                 1.599
  Arrival Time                  1.783
  Slack Time                    0.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.835
     = Beginpoint Arrival Time       0.835
      ------------------------------------------------------------------------
      Instance                Arc           Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      e/rd_addr_bin_r_reg[4]  CP ^          -         -      0.835    0.651  
      e/rd_addr_bin_r_reg[4]  CP ^ -> QN ^  dfcrb1    0.194  1.029    0.845  
      e/FE_PHC4_n_10          I ^ -> Z ^    dl02d1    0.604  1.632    1.449  
      e/g187__5107            A2 ^ -> Z v   aoim22d1  0.033  1.666    1.482  
      e/g184__2398            I1 v -> Z v   mx02d1    0.117  1.783    1.599  
      e/rd_addr_grey_reg[3]   D v           dfcrq1    0.000  1.783    1.599  
      ------------------------------------------------------------------------
Path 97: MET Hold Check with Pin e/rd_addr_bin_r_reg[2]/CP 
Endpoint:   e/rd_addr_bin_r_reg[2]/D (v) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[2]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          1.654
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.815
+ Uncertainty                   0.750
= Required Time                 1.596
  Arrival Time                  1.789
  Slack Time                    0.193
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.834
     = Beginpoint Arrival Time       0.834
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[2]  CP ^         -       -      0.834    0.641  
      e/rd_addr_bin_r_reg[2]  CP ^ -> Q v  dfcrq1  0.243  1.077    0.884  
      e/FE_PHC1_rd_addr_2     I v -> Z v   dl02d1  0.564  1.641    1.448  
      e/g192__5526            B v -> S v   ah01d1  0.147  1.789    1.596  
      e/rd_addr_bin_r_reg[2]  D v          dfcrq1  0.000  1.789    1.596  
      ---------------------------------------------------------------------
Path 98: MET Hold Check with Pin e/rd_addr_bin_r_reg[3]/CP 
Endpoint:   e/rd_addr_bin_r_reg[3]/D (v) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[3]/Q (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          1.654
+ Hold                          0.007
+ Phase Shift                   0.000
- CPPR Adjustment               0.815
+ Uncertainty                   0.750
= Required Time                 1.596
  Arrival Time                  1.809
  Slack Time                    0.213
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.834
     = Beginpoint Arrival Time       0.834
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      e/rd_addr_bin_r_reg[3]  CP ^         -       -      0.834    0.621  
      e/rd_addr_bin_r_reg[3]  CP ^ -> Q v  dfcrq1  0.252  1.086    0.873  
      e/FE_PHC3_rd_addr_3     I v -> Z v   dl02d1  0.574  1.661    1.447  
      e/g189__4319            B v -> S v   ah01d1  0.149  1.809    1.596  
      e/rd_addr_bin_r_reg[3]  D v          dfcrq1  0.000  1.809    1.596  
      ---------------------------------------------------------------------
Path 99: MET Hold Check with Pin e/rd_addr_bin_r_reg[4]/CP 
Endpoint:   e/rd_addr_bin_r_reg[4]/D  (v) checked with  leading edge of 'read_clk'
Beginpoint: e/rd_addr_bin_r_reg[4]/QN (v) triggered by  leading edge of 'read_clk'
Path Groups: {read_clk}
Other End Arrival Time          1.654
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.815
+ Uncertainty                   0.750
= Required Time                 1.583
  Arrival Time                  1.797
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.835
     = Beginpoint Arrival Time       0.835
      ------------------------------------------------------------------------
      Instance                Arc           Cell      Delay  Arrival  Required  
                                                             Time     Time  
      ------------------------------------------------------------------------
      e/rd_addr_bin_r_reg[4]  CP ^          -         -      0.835    0.621  
      e/rd_addr_bin_r_reg[4]  CP ^ -> QN v  dfcrb1    0.179  1.014    0.800  
      e/FE_PHC4_n_10          I v -> Z v    dl02d1    0.580  1.594    1.381  
      e/g187__5107            A2 v -> Z ^   aoim22d1  0.093  1.687    1.474  
      e/g186                  I ^ -> ZN v   inv0d0    0.110  1.797    1.583  
      e/rd_addr_bin_r_reg[4]  D v           dfcrb1    0.000  1.797    1.583  
      ------------------------------------------------------------------------
Path 100: MET Hold Check with Pin m/mem_reg[8][2]/CP 
Endpoint:   m/mem_reg[8][2]/ENN      (v) checked with  leading edge of 'write_clk'
Beginpoint: f/wr_addr_bin_r_reg[0]/Q (v) triggered by  leading edge of 'write_clk'
Path Groups: {write_clk}
Other End Arrival Time          1.756
+ Hold                         -0.119
+ Phase Shift                   0.000
- CPPR Adjustment               1.005
+ Uncertainty                   0.375
= Required Time                 1.007
  Arrival Time                  1.232
  Slack Time                    0.224
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.758
     = Beginpoint Arrival Time       0.758
      ---------------------------------------------------------------------
      Instance                Arc          Cell    Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      f/wr_addr_bin_r_reg[0]  CP ^         -       -      0.758    0.533  
      f/wr_addr_bin_r_reg[0]  CP ^ -> Q v  dfcrq1  0.279  1.036    0.812  
      m/g1967__6417           A2 v -> Z v  or02d1  0.194  1.231    1.006  
      m/mem_reg[8][2]         ENN v        decrq1  0.001  1.232    1.007  
      ---------------------------------------------------------------------

