Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b52e5c5d8fc44026bef7ec24c536897a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_7seg_test_behav xil_defaultlib.decoder_7seg_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_unsigned
Compiling architecture decoder_7seg_arch of entity xil_defaultlib.decoder_7seg [decoder_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder_7seg_test
Built simulation snapshot decoder_7seg_test_behav
