// Seed: 4125250702
module module_0 (
    input supply1 id_0,
    output wor id_1,
    output wor id_2,
    output tri0 id_3,
    output wor id_4,
    input tri id_5
);
  wire id_7;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output wand id_2,
    output logic id_3,
    input wor id_4,
    input wire id_5,
    output wire id_6,
    output tri0 id_7,
    output logic id_8,
    input tri id_9,
    input tri1 id_10
    , id_14,
    input supply1 id_11,
    input tri1 id_12
);
  initial begin : LABEL_0
    id_8 <= #id_1 id_4 !== 1;
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_12,
      id_7,
      id_6,
      id_7,
      id_0,
      id_9
  );
  assign modCall_1.id_2 = 0;
  logic id_15;
endmodule
