Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jul 19 22:37:40 2019
| Host         : BF-20160906TGWX running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/sobel_filter_timing_synth.rpt
| Design       : sobel_filter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 inter_pix_V_V_0_payload_B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_5_i_reg_297_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.164ns  (logic 6.361ns (62.581%)  route 3.803ns (37.419%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  inter_pix_V_V_0_payload_B_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  inter_pix_V_V_0_payload_B_reg[7]/Q
                         net (fo=1, unplaced)         0.741     2.210    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/Q[7]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.505 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p_i_1/O
                         net (fo=1, unplaced)         0.800     3.305    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/new_pix_2_fu_137_p1[7]
                         DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841     7.146 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p/P[9]
                         net (fo=2, unplaced)         0.800     7.945    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p[9]
                         LUT6 (Prop_lut6_I3_O)        0.124     8.069 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_12/O
                         net (fo=2, unplaced)         0.650     8.719    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297[7]_i_12_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.554     9.273 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4/O[2]
                         net (fo=1, unplaced)         0.813    10.086    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_4_n_5
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    10.789 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.789    sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.137 r  sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/tmp_5_i_reg_297_reg[7]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    11.137    p_0_in[5]
                         FDRE                                         r  tmp_5_i_reg_297_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=261, unset)          0.924    10.924    ap_clk
                         FDRE                                         r  tmp_5_i_reg_297_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.095    10.984    tmp_5_i_reg_297_reg[5]
  -------------------------------------------------------------------
                         required time                         10.984    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                 -0.153    




