\newacronym{ASIC}{ASIC}{Application-Specific Integrated Circuit}
\newacronym{BRAM}{BRAM}{Block \gls{RAM}}
\newacronym{CPU}{CPU}{Central Processing Unit}
\newacronym{DDR}{DDR}{Double Data Rate}
\newacronym{DIP}{DIP}{Dual In-line Package}
\newacronym{EEPROM}{EEPROM}{Electrically \gls{EPROM}}
\newacronym{EPP}{EPP}{Extensible Programming Platform}
\newacronym{EPROM}{EPROM}{Erasable Programmable Read-Only Memory}
\newacronym{FIFO}{FIFO}{First In, First Out}
\newacronym{FPGA}{FPGA}{Field-Programmable Gate Arrays}
\newacronym{GPIO}{GPIO}{General Purpose Input/Output}
\newacronym{HDL}{HDL}{Hardware Description Language}
\newacronym{HDMI}{HDMI}{High-Definition Multimedia Interface}
\newacronym{HLS}{HLS}{High Level Synthesis}
\newacronym{I2C}{$I^{2}C$}{Inter-Integrated Circuit}
\newacronym{IO}{I/O}{Input/Output}
\newacronym{IP}{IP}{Intellectual Property}
\newacronym{JTAG}{JTAG}{Joint Test Action Group}
\newacronym{LED}{LED}{Light Emitting Diode}
\newacronym{LUT}{LUT}{Lookup Table}
\newacronym{LVCMOS}{LVCMOS}{Low-Voltage Complementary Metal Oxide Semiconductor}
\newacronym{LVDS}{LVDS}{Low-Voltage Differential Signaling}
\newacronym{PCA}{PCA}{Principal Component Analysis}
\newacronym{PHY}{PHY}{Refers to the physical layer of the OSI model}
\newacronym{PJTAG}{PJTAG}{} % TODO
\newacronym{PL}{PL}{Programmable Logic}
\newacronym{PMBUS}{PMBUS}{Power Management Bus}
\newacronym{PS}{PS}{Processing System}
\newacronym{RAM}{RAM}{Random Access Memory}
\newacronym{RGMII}{RGMII}{Reduced Gigabit Media Independent Interface}
\newacronym{RTL}{RTL}{Register Transfer Level}
\newacronym{SD}{SD}{Secure Digital}
\newacronym{SPI}{SPI}{Serial Peripheral Interface Bus}
\newacronym{SRAM}{SRAM}{Static Random Access Memory}
\newacronym{UART}{UART}{Universal Asynchronous Receiver/Transmitter}
\newacronym{USB}{USB}{Universal Serial Bus}
\newacronym{VHDL}{VHDL}{VHSIC Hardware Description Language}
