// Seed: 1541507420
module module_0 ();
  wire id_1;
  wire id_2;
  wand id_3;
  wire id_4;
  tri1 id_5 = 1;
  always $clog2(37);
  ;
  assign id_4 = id_2;
  assign id_5 = -1;
  parameter id_6 = id_3++ - -1;
  wire id_7;
  localparam id_8 = id_6;
  logic id_9, id_10, id_11;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd20
) (
    output wire _id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8
);
  parameter id_10 = 1'b0;
  assign id_4 = id_8;
  logic [1  ==  id_0 : (  id_0  )] id_11;
  ;
  parameter id_12 = (id_10);
  module_0 modCall_1 ();
endmodule
