{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-182-g0492c55e)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/home/abhi/Dev/Verilog/chip8/tangnano20k.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:1.1-126.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 9406 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9405 ]
        }
      },
      "cells": {
        "display.colCounter_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y2/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14218 ],
            "I3": [ 9416 ]
          }
        },
        "display.colCounter_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y3/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14216 ],
            "I3": [ 9421 ]
          }
        },
        "display.colCounter_DFFRE_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y2/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14214 ],
            "I3": [ 13567 ]
          }
        },
        "display.colCounter_DFFRE_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y2/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14212 ],
            "I3": [ 13572 ]
          }
        },
        "display.data_out_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X45Y1/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14210 ],
            "I3": [ 13591 ]
          }
        },
        "display.rowCounter_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X45Y2/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14208 ],
            "I3": [ 13655 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14206 ],
            "I3": [ 13695 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y3/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14204 ],
            "I3": [ 13699 ]
          }
        },
        "display.txCounter_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y2/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14202 ],
            "I3": [ 13718 ]
          }
        },
        "display.txCounter_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y2/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14200 ],
            "I3": [ 13722 ]
          }
        },
        "display.txCounter_DFFRE_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y3/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14198 ],
            "I3": [ 13725 ]
          }
        },
        "display.txCounter_DFFRE_Q_13_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y3/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14196 ],
            "I3": [ 13741 ]
          }
        },
        "display.txCounter_DFFRE_Q_20_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X38Y1/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14194 ],
            "I3": [ 13782 ]
          }
        },
        "display.txCounter_DFFRE_Q_21_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X38Y1/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14192 ],
            "I3": [ 13787 ]
          }
        },
        "display.txCounter_DFFRE_Q_22_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X38Y1/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14190 ],
            "I3": [ 13792 ]
          }
        },
        "display.txCounter_DFFRE_Q_23_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X38Y1/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14188 ],
            "I3": [ 13797 ]
          }
        },
        "display.txPinRegister_DFFSE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X47Y1/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14186 ],
            "I3": [ 13846 ]
          }
        },
        "display_pulse_DFFR_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X45Y5/LUT3"
          },
          "port_directions": {
            "F": "output"
          },
          "connections": {
            "F": [ 14184 ]
          }
        },
        "display_set_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X45Y5/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14182 ],
            "I3": [ 13893 ]
          }
        },
        "frame_counter_DFFR_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X45Y4/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14180 ],
            "I3": [ 13995 ]
          }
        },
        "frame_counter_DFFR_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X43Y5/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14178 ],
            "I3": [ 14004 ]
          }
        },
        "frame_counter_DFFR_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y3/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14176 ],
            "I3": [ 14009 ]
          }
        },
        "frame_counter_DFFR_Q_14_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y3/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14174 ],
            "I3": [ 14026 ]
          }
        },
        "frame_counter_DFFR_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X44Y5/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14172 ],
            "I3": [ 14100 ]
          }
        },
        "frame_counter_DFFR_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X45Y4/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14170 ],
            "I3": [ 14112 ]
          }
        },
        "frame_counter_DFFR_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X44Y5/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 14168 ],
            "I3": [ 14116 ]
          }
        },
        "display.colCounter_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "COUT": [ 14151 ]
          }
        },
        "display.rowCounter_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "display.rowCounter_DFFRE_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "COUT": [ 14149 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "COUT": [ 14148 ]
          }
        },
        "display.txCounter_DFFRE_Q_23_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "COUT": [ 14147 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y1/ALU1"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13587 ],
            "CIN": [ 14146 ],
            "COUT": [  ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y1/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "COUT": [ 14145 ]
          }
        },
        "frame_counter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y3/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "COUT": [ 14143 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y4/ALU5"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13896 ],
            "CIN": [ 14142 ],
            "COUT": [  ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 14136 ],
            "COUT": [ 14141 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 14136 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X49Y0/IOBA",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:3.12-3.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9406 ],
            "I": [ 13848 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 14137 ]
          }
        },
        "frame_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13992 ],
            "I3": [ 14136 ],
            "I1": [ 13993 ],
            "I0": [ 14137 ],
            "COUT": [ 14119 ],
            "CIN": [ 14086 ]
          }
        },
        "frame_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14116 ],
            "I3": [ 14136 ],
            "I1": [ 14046 ],
            "I0": [ 14137 ],
            "COUT": [ 14114 ],
            "CIN": [ 14002 ]
          }
        },
        "frame_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y5/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14046 ],
            "D": [ 14168 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14112 ],
            "I3": [ 14136 ],
            "I1": [ 14050 ],
            "I0": [ 14137 ],
            "COUT": [ 14110 ],
            "CIN": [ 14114 ]
          }
        },
        "frame_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y4/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14050 ],
            "D": [ 14170 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14108 ],
            "I3": [ 14136 ],
            "I1": [ 14054 ],
            "I0": [ 14137 ],
            "COUT": [ 14106 ],
            "CIN": [ 14110 ]
          }
        },
        "frame_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14054 ],
            "D": [ 14108 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14104 ],
            "I3": [ 14136 ],
            "I1": [ 14058 ],
            "I0": [ 14137 ],
            "COUT": [ 14102 ],
            "CIN": [ 14106 ]
          }
        },
        "frame_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14058 ],
            "D": [ 14104 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14100 ],
            "I3": [ 14136 ],
            "I1": [ 14062 ],
            "I0": [ 14137 ],
            "COUT": [ 14098 ],
            "CIN": [ 14102 ]
          }
        },
        "frame_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y5/DFF5",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14062 ],
            "D": [ 14172 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14096 ],
            "I3": [ 14136 ],
            "I1": [ 14066 ],
            "I0": [ 14137 ],
            "COUT": [ 14094 ],
            "CIN": [ 14098 ]
          }
        },
        "frame_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14066 ],
            "D": [ 14096 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14092 ],
            "I3": [ 14136 ],
            "I1": [ 14070 ],
            "I0": [ 14137 ],
            "COUT": [ 14090 ],
            "CIN": [ 14094 ]
          }
        },
        "frame_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/DFF1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14070 ],
            "D": [ 14092 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14088 ],
            "I3": [ 14136 ],
            "I1": [ 14074 ],
            "I0": [ 14137 ],
            "COUT": [ 14085 ],
            "CIN": [ 14090 ]
          }
        },
        "frame_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14074 ],
            "D": [ 14088 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13995 ],
            "I3": [ 14136 ],
            "I1": [ 13996 ],
            "I0": [ 14137 ],
            "COUT": [ 14086 ],
            "CIN": [ 14085 ]
          }
        },
        "frame_counter_DFFR_Q_15_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y3/LUT0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 14023 ],
            "F": [ 14082 ]
          }
        },
        "frame_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y3/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14023 ],
            "D": [ 14082 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y4/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14080 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 13993 ],
            "COUT": [ 14142 ],
            "CIN": [ 14077 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y4/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14078 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13996 ],
            "COUT": [ 14077 ],
            "CIN": [ 14073 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y4/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14075 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 14074 ],
            "COUT": [ 14073 ],
            "CIN": [ 14069 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y4/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14071 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 14070 ],
            "COUT": [ 14069 ],
            "CIN": [ 14065 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y4/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14067 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 14066 ],
            "COUT": [ 14065 ],
            "CIN": [ 14061 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y4/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14063 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 14062 ],
            "COUT": [ 14061 ],
            "CIN": [ 14057 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y4/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14059 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 14058 ],
            "COUT": [ 14057 ],
            "CIN": [ 14053 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y4/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14055 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 14054 ],
            "COUT": [ 14053 ],
            "CIN": [ 14049 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y4/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14051 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 14050 ],
            "COUT": [ 14049 ],
            "CIN": [ 14045 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y4/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14047 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 14046 ],
            "COUT": [ 14045 ],
            "CIN": [ 14042 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y4/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14043 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 13999 ],
            "COUT": [ 14042 ],
            "CIN": [ 14039 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y4/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14040 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 14005 ],
            "COUT": [ 14039 ],
            "CIN": [ 14036 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y4/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14037 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 14010 ],
            "COUT": [ 14036 ],
            "CIN": [ 14033 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y4/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14034 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 14015 ],
            "COUT": [ 14033 ],
            "CIN": [ 14029 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y4/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14031 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 14023 ],
            "COUT": [ 14028 ],
            "CIN": [ 14141 ]
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y4/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14026 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 14020 ],
            "COUT": [ 14029 ],
            "CIN": [ 14028 ]
          }
        },
        "frame_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y3/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14020 ],
            "D": [ 14174 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y3/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14024 ],
            "I3": [ 14136 ],
            "I1": [ 14023 ],
            "I0": [ 14136 ],
            "COUT": [ 14019 ],
            "CIN": [ 14143 ]
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y3/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14021 ],
            "I3": [ 14136 ],
            "I1": [ 14020 ],
            "I0": [ 14137 ],
            "COUT": [ 14017 ],
            "CIN": [ 14019 ]
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y3/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14014 ],
            "I3": [ 14136 ],
            "I1": [ 14015 ],
            "I0": [ 14137 ],
            "COUT": [ 14012 ],
            "CIN": [ 14017 ]
          }
        },
        "frame_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y3/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14015 ],
            "D": [ 14014 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y3/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14009 ],
            "I3": [ 14136 ],
            "I1": [ 14010 ],
            "I0": [ 14137 ],
            "COUT": [ 14007 ],
            "CIN": [ 14012 ]
          }
        },
        "frame_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y3/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14010 ],
            "D": [ 14176 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y3/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 14004 ],
            "I3": [ 14136 ],
            "I1": [ 14005 ],
            "I0": [ 14137 ],
            "COUT": [ 14001 ],
            "CIN": [ 14007 ]
          }
        },
        "frame_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y5/DFF1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 14005 ],
            "D": [ 14178 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13998 ],
            "I3": [ 14136 ],
            "I1": [ 13999 ],
            "I0": [ 14137 ],
            "COUT": [ 14002 ],
            "CIN": [ 14001 ]
          }
        },
        "frame_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 13999 ],
            "D": [ 13998 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y4/DFF1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 13996 ],
            "D": [ 14180 ],
            "CLK": [ 9411 ]
          }
        },
        "frame_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y3/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13896 ],
            "Q": [ 13993 ],
            "D": [ 13992 ],
            "CLK": [ 9411 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/LUT5",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 13988 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/LUT4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 13987 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/MUX4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13675 ],
            "O": [ 13980 ],
            "I1": [ 13988 ],
            "I0": [ 13987 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/LUT7",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 13983 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/LUT6",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 13670 ],
            "I2": [ 13665 ],
            "I1": [ 13659 ],
            "I0": [ 13656 ],
            "F": [ 13982 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/MUX6",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13675 ],
            "O": [ 13979 ],
            "I1": [ 13983 ],
            "I0": [ 13982 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/MUX5",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13679 ],
            "O": [ 13591 ],
            "I1": [ 13980 ],
            "I0": [ 13979 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y2/LUT5",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 13573 ],
            "I2": [ 13568 ],
            "I1": [ 9422 ],
            "I0": [ 9417 ],
            "F": [ 13975 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y2/LUT4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 13974 ]
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y2/MUX4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13577 ],
            "O": [ 13622 ],
            "I1": [ 13975 ],
            "I0": [ 13974 ]
          }
        },
        "display_set_LUT3_I1_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y1/LUT7",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 13587 ],
            "I0": [ 13717 ],
            "F": [ 13720 ]
          }
        },
        "display_set_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y1/LUT2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 13633 ],
            "I0": [ 13631 ],
            "F": [ 13601 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y1/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13970 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 13798 ],
            "COUT": [ 13967 ],
            "CIN": [ 14145 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y1/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13968 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13793 ],
            "COUT": [ 13964 ],
            "CIN": [ 13967 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y1/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13965 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 13788 ],
            "COUT": [ 13961 ],
            "CIN": [ 13964 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y1/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13962 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13783 ],
            "COUT": [ 13958 ],
            "CIN": [ 13961 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y1/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13959 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 13772 ],
            "COUT": [ 13955 ],
            "CIN": [ 13958 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y1/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13956 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 13767 ],
            "COUT": [ 13952 ],
            "CIN": [ 13955 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y1/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13953 ],
            "I3": [ 14137 ],
            "I1": [ 14136 ],
            "I0": [ 13762 ],
            "COUT": [ 13949 ],
            "CIN": [ 13952 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y1/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13950 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13757 ],
            "COUT": [ 13946 ],
            "CIN": [ 13949 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y1/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13947 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13752 ],
            "COUT": [ 13943 ],
            "CIN": [ 13946 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y1/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13944 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13747 ],
            "COUT": [ 13940 ],
            "CIN": [ 13943 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y1/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13941 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13742 ],
            "COUT": [ 13937 ],
            "CIN": [ 13940 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y1/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13938 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13737 ],
            "COUT": [ 13934 ],
            "CIN": [ 13937 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y1/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13935 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13732 ],
            "COUT": [ 13931 ],
            "CIN": [ 13934 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y1/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13932 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13726 ],
            "COUT": [ 13928 ],
            "CIN": [ 13931 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y1/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13929 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13841 ],
            "COUT": [ 13925 ],
            "CIN": [ 13928 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y1/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13926 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13836 ],
            "COUT": [ 13922 ],
            "CIN": [ 13925 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y1/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13923 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13831 ],
            "COUT": [ 13919 ],
            "CIN": [ 13922 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y1/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13920 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13826 ],
            "COUT": [ 13916 ],
            "CIN": [ 13919 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y1/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13917 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13821 ],
            "COUT": [ 13913 ],
            "CIN": [ 13916 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y1/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13914 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13816 ],
            "COUT": [ 13910 ],
            "CIN": [ 13913 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y1/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13911 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13811 ],
            "COUT": [ 13907 ],
            "CIN": [ 13910 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y1/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13908 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13780 ],
            "COUT": [ 13904 ],
            "CIN": [ 13907 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y1/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13905 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13723 ],
            "COUT": [ 13901 ],
            "CIN": [ 13904 ]
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y1/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13902 ],
            "I3": [ 14137 ],
            "I1": [ 14137 ],
            "I0": [ 13719 ],
            "COUT": [ 14146 ],
            "CIN": [ 13901 ]
          }
        },
        "display_set_LUT3_I1_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y3/LUT7",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13868 ],
            "I0": [ 13631 ],
            "F": [ 9418 ]
          }
        },
        "display_set_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/LUT7",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13868 ],
            "I0": [ 13631 ],
            "F": [ 13594 ]
          }
        },
        "display_set_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y5/DFF5",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 13868 ],
            "D": [ 14182 ],
            "CLK": [ 9411 ]
          }
        },
        "display_pulse_DFFR_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y5/LUT1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13896 ],
            "F": [ 13894 ]
          }
        },
        "display_pulse_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y5/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:70.5-125.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 13894 ],
            "Q": [ 13893 ],
            "D": [ 14184 ],
            "CLK": [ 9411 ]
          }
        },
        "display.txState_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y2/LUT4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 13633 ],
            "I0": [ 13631 ],
            "F": [ 13717 ]
          }
        },
        "display.txState_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y1/LUT2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 13633 ],
            "I0": [ 13631 ],
            "F": [ 13852 ]
          }
        },
        "display.txState_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y1/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9418 ],
            "Q": [ 13631 ],
            "D": [ 13852 ],
            "CLK": [ 9411 ],
            "CE": [ 13854 ]
          }
        },
        "display.txState_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y1/LUT0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13620 ],
            "I0": [ 13631 ],
            "F": [ 13855 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110111111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/LUT1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 13633 ],
            "I2": [ 13868 ],
            "I1": [ 13620 ],
            "I0": [ 13631 ],
            "F": [ 13885 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110101010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/LUT0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 13633 ],
            "I2": [ 13868 ],
            "I1": [ 13620 ],
            "I0": [ 13631 ],
            "F": [ 13884 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/MUX0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13711 ],
            "O": [ 13877 ],
            "I1": [ 13885 ],
            "I0": [ 13884 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/LUT3",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13868 ],
            "I0": [ 13631 ],
            "F": [ 13880 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/LUT2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13868 ],
            "I0": [ 13631 ],
            "F": [ 13879 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/MUX2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13711 ],
            "O": [ 13876 ],
            "I1": [ 13880 ],
            "I0": [ 13879 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/MUX1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13591 ],
            "O": [ 13858 ],
            "I1": [ 13877 ],
            "I0": [ 13876 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/LUT5",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13868 ],
            "I0": [ 13631 ],
            "F": [ 13872 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/LUT4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13868 ],
            "I0": [ 13631 ],
            "F": [ 13871 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/MUX4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13711 ],
            "O": [ 13861 ],
            "I1": [ 13872 ],
            "I0": [ 13871 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/LUT7",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13868 ],
            "I0": [ 13631 ],
            "F": [ 13864 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/LUT6",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13868 ],
            "I0": [ 13631 ],
            "F": [ 13863 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/MUX6",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13711 ],
            "O": [ 13860 ],
            "I1": [ 13864 ],
            "I0": [ 13863 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/MUX5",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13591 ],
            "O": [ 13857 ],
            "I1": [ 13861 ],
            "I0": [ 13860 ]
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y1/MUX3",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13587 ],
            "O": [ 13854 ],
            "I1": [ 13858 ],
            "I0": [ 13857 ]
          }
        },
        "display.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y1/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 13633 ],
            "D": [ 13855 ],
            "CLK": [ 9411 ],
            "CE": [ 13854 ]
          }
        },
        "display.txPinRegister_DFFSE_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y1/LUT2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 13594 ],
            "I0": [ 13852 ],
            "F": [ 13849 ]
          }
        },
        "display.txPinRegister_DFFSE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y1/MUX4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13705 ],
            "O": [ 13846 ],
            "I1": [ 13629 ],
            "I0": [ 13635 ]
          }
        },
        "display.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y1/DFF5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 13849 ],
            "Q": [ 13848 ],
            "D": [ 14186 ],
            "CLK": [ 9411 ],
            "CE": [ 13594 ]
          }
        },
        "display.txCounter_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y2/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13718 ],
            "I3": [ 14136 ],
            "I1": [ 13719 ],
            "I0": [ 14137 ],
            "COUT": [ 13844 ],
            "CIN": [ 13777 ]
          }
        },
        "display.txCounter_DFFRE_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13840 ],
            "I3": [ 14136 ],
            "I1": [ 13841 ],
            "I0": [ 14137 ],
            "COUT": [ 13838 ],
            "CIN": [ 13729 ]
          }
        },
        "display.txCounter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13841 ],
            "D": [ 13840 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13835 ],
            "I3": [ 14136 ],
            "I1": [ 13836 ],
            "I0": [ 14137 ],
            "COUT": [ 13833 ],
            "CIN": [ 13838 ]
          }
        },
        "display.txCounter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/DFF5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13836 ],
            "D": [ 13835 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13830 ],
            "I3": [ 14136 ],
            "I1": [ 13831 ],
            "I0": [ 14137 ],
            "COUT": [ 13828 ],
            "CIN": [ 13833 ]
          }
        },
        "display.txCounter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13831 ],
            "D": [ 13830 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13825 ],
            "I3": [ 14136 ],
            "I1": [ 13826 ],
            "I0": [ 14137 ],
            "COUT": [ 13823 ],
            "CIN": [ 13828 ]
          }
        },
        "display.txCounter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/DFF1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13826 ],
            "D": [ 13825 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13820 ],
            "I3": [ 14136 ],
            "I1": [ 13821 ],
            "I0": [ 14137 ],
            "COUT": [ 13818 ],
            "CIN": [ 13823 ]
          }
        },
        "display.txCounter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13821 ],
            "D": [ 13820 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13815 ],
            "I3": [ 14136 ],
            "I1": [ 13816 ],
            "I0": [ 14137 ],
            "COUT": [ 13813 ],
            "CIN": [ 13818 ]
          }
        },
        "display.txCounter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13816 ],
            "D": [ 13815 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13810 ],
            "I3": [ 14136 ],
            "I1": [ 13811 ],
            "I0": [ 14137 ],
            "COUT": [ 13808 ],
            "CIN": [ 13813 ]
          }
        },
        "display.txCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13811 ],
            "D": [ 13810 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13779 ],
            "I3": [ 14136 ],
            "I1": [ 13780 ],
            "I0": [ 14137 ],
            "COUT": [ 13776 ],
            "CIN": [ 13808 ]
          }
        },
        "display.txCounter_DFFRE_Q_24_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y3/LUT0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13802 ],
            "F": [ 13805 ]
          }
        },
        "display.txCounter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y3/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13802 ],
            "D": [ 13805 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_23_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y2/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13803 ],
            "I3": [ 14136 ],
            "I1": [ 13802 ],
            "I0": [ 14136 ],
            "COUT": [ 13800 ],
            "CIN": [ 14147 ]
          }
        },
        "display.txCounter_DFFRE_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y2/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13797 ],
            "I3": [ 14136 ],
            "I1": [ 13798 ],
            "I0": [ 14137 ],
            "COUT": [ 13795 ],
            "CIN": [ 13800 ]
          }
        },
        "display.txCounter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y1/DFF1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13798 ],
            "D": [ 14188 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y2/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13792 ],
            "I3": [ 14136 ],
            "I1": [ 13793 ],
            "I0": [ 14137 ],
            "COUT": [ 13790 ],
            "CIN": [ 13795 ]
          }
        },
        "display.txCounter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y1/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13793 ],
            "D": [ 14190 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y2/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13787 ],
            "I3": [ 14136 ],
            "I1": [ 13788 ],
            "I0": [ 14137 ],
            "COUT": [ 13785 ],
            "CIN": [ 13790 ]
          }
        },
        "display.txCounter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y1/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13788 ],
            "D": [ 14192 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y2/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13782 ],
            "I3": [ 14136 ],
            "I1": [ 13783 ],
            "I0": [ 14137 ],
            "COUT": [ 13774 ],
            "CIN": [ 13785 ]
          }
        },
        "display.txCounter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y1/DFF5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13783 ],
            "D": [ 14194 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y2/DFF5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13780 ],
            "D": [ 13779 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y2/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13722 ],
            "I3": [ 14136 ],
            "I1": [ 13723 ],
            "I0": [ 14137 ],
            "COUT": [ 13777 ],
            "CIN": [ 13776 ]
          }
        },
        "display.txCounter_DFFRE_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13771 ],
            "I3": [ 14136 ],
            "I1": [ 13772 ],
            "I0": [ 14137 ],
            "COUT": [ 13769 ],
            "CIN": [ 13774 ]
          }
        },
        "display.txCounter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13772 ],
            "D": [ 13771 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13766 ],
            "I3": [ 14136 ],
            "I1": [ 13767 ],
            "I0": [ 14137 ],
            "COUT": [ 13764 ],
            "CIN": [ 13769 ]
          }
        },
        "display.txCounter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/DFF1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13767 ],
            "D": [ 13766 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13761 ],
            "I3": [ 14136 ],
            "I1": [ 13762 ],
            "I0": [ 14137 ],
            "COUT": [ 13759 ],
            "CIN": [ 13764 ]
          }
        },
        "display.txCounter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13762 ],
            "D": [ 13761 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13756 ],
            "I3": [ 14136 ],
            "I1": [ 13757 ],
            "I0": [ 14137 ],
            "COUT": [ 13754 ],
            "CIN": [ 13759 ]
          }
        },
        "display.txCounter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13757 ],
            "D": [ 13756 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13751 ],
            "I3": [ 14136 ],
            "I1": [ 13752 ],
            "I0": [ 14137 ],
            "COUT": [ 13749 ],
            "CIN": [ 13754 ]
          }
        },
        "display.txCounter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13752 ],
            "D": [ 13751 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13746 ],
            "I3": [ 14136 ],
            "I1": [ 13747 ],
            "I0": [ 14137 ],
            "COUT": [ 13744 ],
            "CIN": [ 13749 ]
          }
        },
        "display.txCounter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y2/DFF5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13747 ],
            "D": [ 13746 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13741 ],
            "I3": [ 14136 ],
            "I1": [ 13742 ],
            "I0": [ 14137 ],
            "COUT": [ 13739 ],
            "CIN": [ 13744 ]
          }
        },
        "display.txCounter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y3/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13742 ],
            "D": [ 14196 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13736 ],
            "I3": [ 14136 ],
            "I1": [ 13737 ],
            "I0": [ 14137 ],
            "COUT": [ 13734 ],
            "CIN": [ 13739 ]
          }
        },
        "display.txCounter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/DFF1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13737 ],
            "D": [ 13736 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13731 ],
            "I3": [ 14136 ],
            "I1": [ 13732 ],
            "I0": [ 14137 ],
            "COUT": [ 13728 ],
            "CIN": [ 13734 ]
          }
        },
        "display.txCounter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13732 ],
            "D": [ 13731 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13725 ],
            "I3": [ 14136 ],
            "I1": [ 13726 ],
            "I0": [ 14137 ],
            "COUT": [ 13729 ],
            "CIN": [ 13728 ]
          }
        },
        "display.txCounter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y3/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13726 ],
            "D": [ 14198 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y2/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13723 ],
            "D": [ 14200 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y2/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13720 ],
            "Q": [ 13719 ],
            "D": [ 14202 ],
            "CLK": [ 9411 ],
            "CE": [ 13717 ]
          }
        },
        "display.txBitNumber_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y3/LUT0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13705 ],
            "I1": [ 13700 ],
            "I0": [ 13696 ],
            "F": [ 13711 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y3/LUT7",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13587 ],
            "I1": [ 13633 ],
            "I0": [ 13631 ],
            "F": [ 13697 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y4/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:62.40-62.55|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13695 ],
            "I3": [ 14136 ],
            "I1": [ 13696 ],
            "I0": [ 14137 ],
            "COUT": [ 13713 ],
            "CIN": [ 13703 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y3/LUT6",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 13587 ],
            "I2": [ 13711 ],
            "I1": [ 13633 ],
            "I0": [ 13631 ],
            "F": [ 13694 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y3/LUT2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13705 ],
            "F": [ 13708 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y3/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13697 ],
            "Q": [ 13705 ],
            "D": [ 13708 ],
            "CLK": [ 9411 ],
            "CE": [ 13694 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y4/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:62.40-62.55|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13706 ],
            "I3": [ 14136 ],
            "I1": [ 13705 ],
            "I0": [ 14136 ],
            "COUT": [ 13702 ],
            "CIN": [ 14148 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y4/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:62.40-62.55|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13699 ],
            "I3": [ 14136 ],
            "I1": [ 13700 ],
            "I0": [ 14137 ],
            "COUT": [ 13703 ],
            "CIN": [ 13702 ]
          }
        },
        "display.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y3/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13697 ],
            "Q": [ 13700 ],
            "D": [ 14204 ],
            "CLK": [ 9411 ],
            "CE": [ 13694 ]
          }
        },
        "display.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X42Y3/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 13697 ],
            "Q": [ 13696 ],
            "D": [ 14206 ],
            "CLK": [ 9411 ],
            "CE": [ 13694 ]
          }
        },
        "display.rowCounter_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/ALU0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13655 ],
            "I3": [ 14136 ],
            "I1": [ 13656 ],
            "I0": [ 14137 ],
            "COUT": [ 13692 ],
            "CIN": [ 13662 ]
          }
        },
        "display.rowCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/LUT7",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13594 ],
            "F": [ 13688 ]
          }
        },
        "display.rowCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/LUT6",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13594 ],
            "F": [ 13687 ]
          }
        },
        "display.rowCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/MUX6",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13591 ],
            "O": [ 13685 ],
            "I1": [ 13688 ],
            "I0": [ 13687 ]
          }
        },
        "display.rowCounter_DFFRE_Q_CE_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/MUX5",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13587 ],
            "O": [ 13654 ],
            "I1": [ 13645 ],
            "I0": [ 13685 ]
          }
        },
        "display.rowCounter_DFFRE_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/LUT2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13679 ],
            "F": [ 13682 ]
          }
        },
        "display.rowCounter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9415 ],
            "Q": [ 13679 ],
            "D": [ 13682 ],
            "CLK": [ 9411 ],
            "CE": [ 13654 ]
          }
        },
        "display.rowCounter_DFFRE_Q_4_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13680 ],
            "I3": [ 14136 ],
            "I1": [ 13679 ],
            "I0": [ 14136 ],
            "COUT": [ 13677 ],
            "CIN": [ 14149 ]
          }
        },
        "display.rowCounter_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13674 ],
            "I3": [ 14136 ],
            "I1": [ 13675 ],
            "I0": [ 14137 ],
            "COUT": [ 13672 ],
            "CIN": [ 13677 ]
          }
        },
        "display.rowCounter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9415 ],
            "Q": [ 13675 ],
            "D": [ 13674 ],
            "CLK": [ 9411 ],
            "CE": [ 13654 ]
          }
        },
        "display.rowCounter_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13669 ],
            "I3": [ 14136 ],
            "I1": [ 13670 ],
            "I0": [ 14137 ],
            "COUT": [ 13667 ],
            "CIN": [ 13672 ]
          }
        },
        "display.rowCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9415 ],
            "Q": [ 13670 ],
            "D": [ 13669 ],
            "CLK": [ 9411 ],
            "CE": [ 13654 ]
          }
        },
        "display.rowCounter_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13664 ],
            "I3": [ 14136 ],
            "I1": [ 13665 ],
            "I0": [ 14137 ],
            "COUT": [ 13661 ],
            "CIN": [ 13667 ]
          }
        },
        "display.rowCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9415 ],
            "Q": [ 13665 ],
            "D": [ 13664 ],
            "CLK": [ 9411 ],
            "CE": [ 13654 ]
          }
        },
        "display.rowCounter_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13658 ],
            "I3": [ 14136 ],
            "I1": [ 13659 ],
            "I0": [ 14137 ],
            "COUT": [ 13662 ],
            "CIN": [ 13661 ]
          }
        },
        "display.rowCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y2/DFF5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9415 ],
            "Q": [ 13659 ],
            "D": [ 13658 ],
            "CLK": [ 9411 ],
            "CE": [ 13654 ]
          }
        },
        "display.rowCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9415 ],
            "Q": [ 13656 ],
            "D": [ 14208 ],
            "CLK": [ 9411 ],
            "CE": [ 13654 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 14136 ]
          }
        },
        "display.endReg_LUT4_I0_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/LUT0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13594 ],
            "F": [ 13650 ]
          }
        },
        "display.endReg_LUT4_I0_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/MUX0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13591 ],
            "O": [ 13584 ],
            "I1": [ 13647 ],
            "I0": [ 13650 ]
          }
        },
        "display.endReg_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/LUT5",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 13622 ],
            "I2": [ 13594 ],
            "I1": [ 13601 ],
            "I0": [ 13620 ],
            "F": [ 13644 ]
          }
        },
        "display.endReg_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/LUT1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 13622 ],
            "I2": [ 13594 ],
            "I1": [ 13601 ],
            "I0": [ 13620 ],
            "F": [ 13647 ]
          }
        },
        "display.endReg_LUT3_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/MUX4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13591 ],
            "O": [ 13645 ],
            "I1": [ 13644 ],
            "I0": [ 13642 ]
          }
        },
        "display.endReg_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y2/LUT4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13594 ],
            "I1": [ 13601 ],
            "I0": [ 13620 ],
            "F": [ 13642 ]
          }
        },
        "display.endReg_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y3/LUT0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13591 ],
            "I1": [ 13622 ],
            "I0": [ 13620 ],
            "F": [ 13638 ]
          }
        },
        "display.endReg_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y3/LUT6",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 13587 ],
            "I0": [ 13601 ],
            "F": [ 13637 ]
          }
        },
        "display.endReg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y3/DFF0",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 13620 ],
            "D": [ 13638 ],
            "CLK": [ 9411 ],
            "CE": [ 13637 ]
          }
        },
        "display.data_out_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y1/LUT4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13631 ],
            "I0": [ 13625 ],
            "F": [ 13635 ]
          }
        },
        "display.data_out_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y1/LUT5",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13633 ],
            "I1": [ 13631 ],
            "I0": [ 13603 ],
            "F": [ 13629 ]
          }
        },
        "display.data_out_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y1/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9418 ],
            "Q": [ 13625 ],
            "D": [ 14210 ],
            "CLK": [ 9411 ],
            "CE": [ 13600 ]
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y1/LUT1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 13622 ],
            "I2": [ 13594 ],
            "I1": [ 13601 ],
            "I0": [ 13620 ],
            "F": [ 13616 ]
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y1/LUT0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 13594 ],
            "I1": [ 13601 ],
            "I0": [ 13620 ],
            "F": [ 13615 ]
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y1/MUX0",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13591 ],
            "O": [ 13608 ],
            "I1": [ 13616 ],
            "I0": [ 13615 ]
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y1/LUT3",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13594 ],
            "F": [ 13611 ]
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y1/LUT2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13594 ],
            "F": [ 13610 ]
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y1/MUX2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13591 ],
            "O": [ 13607 ],
            "I1": [ 13611 ],
            "I0": [ 13610 ]
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X45Y1/MUX1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13587 ],
            "O": [ 13600 ],
            "I1": [ 13608 ],
            "I0": [ 13607 ]
          }
        },
        "display.data_out_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y1/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 13603 ],
            "D": [ 13601 ],
            "CLK": [ 9411 ],
            "CE": [ 13600 ]
          }
        },
        "display.colCounter_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y2/ALU5",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 9416 ],
            "I3": [ 14136 ],
            "I1": [ 9417 ],
            "I0": [ 14137 ],
            "COUT": [ 13598 ],
            "CIN": [ 9425 ]
          }
        },
        "display.colCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/LUT3",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13594 ],
            "F": [ 13590 ]
          }
        },
        "display.colCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/LUT2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13594 ],
            "F": [ 13589 ]
          }
        },
        "display.colCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/MUX2",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13591 ],
            "O": [ 13583 ],
            "I1": [ 13590 ],
            "I0": [ 13589 ]
          }
        },
        "display.colCounter_DFFRE_Q_CE_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y2/MUX1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 13587 ],
            "O": [ 9415 ],
            "I1": [ 13584 ],
            "I0": [ 13583 ]
          }
        },
        "display.colCounter_DFFRE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y1/LUT4",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 13577 ],
            "F": [ 13580 ]
          }
        },
        "display.colCounter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X43Y1/DFF4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9418 ],
            "Q": [ 13577 ],
            "D": [ 13580 ],
            "CLK": [ 9411 ],
            "CE": [ 9415 ]
          }
        },
        "display.colCounter_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y2/ALU1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13578 ],
            "I3": [ 14136 ],
            "I1": [ 13577 ],
            "I0": [ 14136 ],
            "COUT": [ 13575 ],
            "CIN": [ 14151 ]
          }
        },
        "display.colCounter_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y2/ALU2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13572 ],
            "I3": [ 14136 ],
            "I1": [ 13573 ],
            "I0": [ 14137 ],
            "COUT": [ 13570 ],
            "CIN": [ 13575 ]
          }
        },
        "display.colCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y2/DFF2",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9418 ],
            "Q": [ 13573 ],
            "D": [ 14212 ],
            "CLK": [ 9411 ],
            "CE": [ 9415 ]
          }
        },
        "display.colCounter_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y2/ALU3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 13567 ],
            "I3": [ 14136 ],
            "I1": [ 13568 ],
            "I0": [ 14137 ],
            "COUT": [ 9424 ],
            "CIN": [ 13570 ]
          }
        },
        "display.colCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y2/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9418 ],
            "Q": [ 13568 ],
            "D": [ 14214 ],
            "CLK": [ 9411 ],
            "CE": [ 9415 ]
          }
        },
        "display.colCounter_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X47Y2/ALU4",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 14136 ],
            "SUM": [ 9421 ],
            "I3": [ 14136 ],
            "I1": [ 9422 ],
            "I0": [ 14137 ],
            "COUT": [ 9425 ],
            "CIN": [ 9424 ]
          }
        },
        "display.colCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y3/DFF3",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9418 ],
            "Q": [ 9422 ],
            "D": [ 14216 ],
            "CLK": [ 9411 ],
            "CE": [ 9415 ]
          }
        },
        "display.colCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y2/DFF1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:32.5-110.8|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9418 ],
            "Q": [ 9417 ],
            "D": [ 14218 ],
            "CLK": [ 9411 ],
            "CE": [ 9415 ]
          }
        },
        "delay_timer.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:2.11-2.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9411 ],
            "I": [ 9405 ]
          }
        }
      },
      "netnames": {
        "display.colCounter_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 14218 ] ,
          "attributes": {
            "ROUTING": "X46Y2/F1;;1;X46Y2/XD1;X46Y2/XD1/F1;1"
          }
        },
        "display.colCounter_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 14216 ] ,
          "attributes": {
            "ROUTING": "X46Y3/F3;;1;X46Y3/XD3;X46Y3/XD3/F3;1"
          }
        },
        "display.colCounter_DFFRE_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 14214 ] ,
          "attributes": {
            "ROUTING": "X46Y2/F3;;1;X46Y2/XD3;X46Y2/XD3/F3;1"
          }
        },
        "display.colCounter_DFFRE_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 14212 ] ,
          "attributes": {
            "ROUTING": "X46Y2/F2;;1;X46Y2/XD2;X46Y2/XD2/F2;1"
          }
        },
        "display.data_out_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 14210 ] ,
          "attributes": {
            "ROUTING": "X45Y1/F4;;1;X45Y1/XD4;X45Y1/XD4/F4;1"
          }
        },
        "display.rowCounter_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 14208 ] ,
          "attributes": {
            "ROUTING": "X45Y2/F3;;1;X45Y2/XD3;X45Y2/XD3/F3;1"
          }
        },
        "display.txBitNumber_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 14206 ] ,
          "attributes": {
            "ROUTING": "X42Y3/F4;;1;X42Y3/XD4;X42Y3/XD4/F4;1"
          }
        },
        "display.txBitNumber_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 14204 ] ,
          "attributes": {
            "ROUTING": "X41Y3/F3;;1;X41Y3/XD3;X41Y3/XD3/F3;1"
          }
        },
        "display.txCounter_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 14202 ] ,
          "attributes": {
            "ROUTING": "X42Y2/F2;;1;X42Y2/XD2;X42Y2/XD2/F2;1"
          }
        },
        "display.txCounter_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 14200 ] ,
          "attributes": {
            "ROUTING": "X42Y2/F3;;1;X42Y2/XD3;X42Y2/XD3/F3;1"
          }
        },
        "display.txCounter_DFFRE_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 14198 ] ,
          "attributes": {
            "ROUTING": "X41Y3/F4;;1;X41Y3/XD4;X41Y3/XD4/F4;1"
          }
        },
        "display.txCounter_DFFRE_Q_13$conn$D": {
          "hide_name": 0,
          "bits": [ 14196 ] ,
          "attributes": {
            "ROUTING": "X40Y3/F2;;1;X40Y3/XD2;X40Y3/XD2/F2;1"
          }
        },
        "display.txCounter_DFFRE_Q_20$conn$D": {
          "hide_name": 0,
          "bits": [ 14194 ] ,
          "attributes": {
            "ROUTING": "X38Y1/F5;;1;X38Y1/XD5;X38Y1/XD5/F5;1"
          }
        },
        "display.txCounter_DFFRE_Q_21$conn$D": {
          "hide_name": 0,
          "bits": [ 14192 ] ,
          "attributes": {
            "ROUTING": "X38Y1/F2;;1;X38Y1/XD2;X38Y1/XD2/F2;1"
          }
        },
        "display.txCounter_DFFRE_Q_22$conn$D": {
          "hide_name": 0,
          "bits": [ 14190 ] ,
          "attributes": {
            "ROUTING": "X38Y1/F0;;1;X38Y1/XD0;X38Y1/XD0/F0;1"
          }
        },
        "display.txCounter_DFFRE_Q_23$conn$D": {
          "hide_name": 0,
          "bits": [ 14188 ] ,
          "attributes": {
            "ROUTING": "X38Y1/F1;;1;X38Y1/XD1;X38Y1/XD1/F1;1"
          }
        },
        "display.txPinRegister_DFFSE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 14186 ] ,
          "attributes": {
            "ROUTING": "X47Y1/F5;;1;X47Y1/XD5;X47Y1/XD5/F5;1"
          }
        },
        "display_pulse_DFFR_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 14184 ] ,
          "attributes": {
            "ROUTING": "X45Y5/F3;;1;X45Y5/XD3;X45Y5/XD3/F3;1"
          }
        },
        "display_set_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 14182 ] ,
          "attributes": {
            "ROUTING": "X45Y5/F5;;1;X45Y5/XD5;X45Y5/XD5/F5;1"
          }
        },
        "frame_counter_DFFR_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 14180 ] ,
          "attributes": {
            "ROUTING": "X45Y4/F1;;1;X45Y4/XD1;X45Y4/XD1/F1;1"
          }
        },
        "frame_counter_DFFR_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 14178 ] ,
          "attributes": {
            "ROUTING": "X43Y5/F1;;1;X43Y5/XD1;X43Y5/XD1/F1;1"
          }
        },
        "frame_counter_DFFR_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 14176 ] ,
          "attributes": {
            "ROUTING": "X42Y3/F3;;1;X42Y3/XD3;X42Y3/XD3/F3;1"
          }
        },
        "frame_counter_DFFR_Q_14$conn$D": {
          "hide_name": 0,
          "bits": [ 14174 ] ,
          "attributes": {
            "ROUTING": "X42Y3/F2;;1;X42Y3/XD2;X42Y3/XD2/F2;1"
          }
        },
        "frame_counter_DFFR_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 14172 ] ,
          "attributes": {
            "ROUTING": "X44Y5/F5;;1;X44Y5/XD5;X44Y5/XD5/F5;1"
          }
        },
        "frame_counter_DFFR_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 14170 ] ,
          "attributes": {
            "ROUTING": "X45Y4/F3;;1;X45Y4/XD3;X45Y4/XD3/F3;1"
          }
        },
        "frame_counter_DFFR_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 14168 ] ,
          "attributes": {
            "ROUTING": "X44Y5/F4;;1;X44Y5/XD4;X44Y5/XD4/F4;1"
          }
        },
        "display.colCounter_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 14151 ] ,
          "attributes": {
            "ROUTING": "X47Y2/COUT0;;1"
          }
        },
        "display.rowCounter_DFFRE_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 14149 ] ,
          "attributes": {
            "ROUTING": "X44Y2/COUT0;;1"
          }
        },
        "display.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 14148 ] ,
          "attributes": {
            "ROUTING": "X41Y4/COUT0;;1"
          }
        },
        "display.txCounter_DFFRE_Q_23_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 14147 ] ,
          "attributes": {
            "ROUTING": "X38Y2/COUT0;;1"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 14146 ] ,
          "attributes": {
            "ROUTING": "X43Y1/COUT0;;1"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 14145 ] ,
          "attributes": {
            "ROUTING": "X39Y1/COUT0;;1"
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 14143 ] ,
          "attributes": {
            "ROUTING": "X43Y3/COUT0;;1"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 14142 ] ,
          "attributes": {
            "ROUTING": "X44Y4/COUT4;;1"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 14141 ] ,
          "attributes": {
            "ROUTING": "X42Y4/COUT0;;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 9406 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:3.12-3.19"
          }
        },
        "frame_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14119 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 14116 ] ,
          "attributes": {
            "ROUTING": "X44Y3/F1;;1;X44Y3/S210;X44Y3/S210/F1;1;X44Y5/X04;X44Y5/X04/S212;1;X44Y5/D4;X44Y5/D4/X04;1"
          }
        },
        "frame_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14114 ] ,
          "attributes": {
            "ROUTING": "X44Y3/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 14112 ] ,
          "attributes": {
            "ROUTING": "X44Y3/F2;;1;X44Y3/EW20;X44Y3/EW20/F2;1;X45Y3/S220;X45Y3/S220/E121;1;X45Y4/D3;X45Y4/D3/S221;1"
          }
        },
        "frame_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14110 ] ,
          "attributes": {
            "ROUTING": "X44Y3/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 14108 ] ,
          "attributes": {
            "ROUTING": "X44Y3/F3;;1;X44Y3/XD3;X44Y3/XD3/F3;1"
          }
        },
        "frame_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14106 ] ,
          "attributes": {
            "ROUTING": "X44Y3/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 14104 ] ,
          "attributes": {
            "ROUTING": "X44Y3/F4;;1;X44Y3/XD4;X44Y3/XD4/F4;1"
          }
        },
        "frame_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14102 ] ,
          "attributes": {
            "ROUTING": "X44Y3/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 14100 ] ,
          "attributes": {
            "ROUTING": "X44Y3/F5;;1;X44Y3/S100;X44Y3/S100/F5;1;X44Y4/S240;X44Y4/S240/S101;1;X44Y5/D5;X44Y5/D5/S241;1"
          }
        },
        "frame_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14098 ] ,
          "attributes": {
            "ROUTING": "X45Y3/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 14096 ] ,
          "attributes": {
            "ROUTING": "X45Y3/F0;;1;X45Y3/XD0;X45Y3/XD0/F0;1"
          }
        },
        "frame_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14094 ] ,
          "attributes": {
            "ROUTING": "X45Y3/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 14092 ] ,
          "attributes": {
            "ROUTING": "X45Y3/F1;;1;X45Y3/XD1;X45Y3/XD1/F1;1"
          }
        },
        "frame_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14090 ] ,
          "attributes": {
            "ROUTING": "X45Y3/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 14088 ] ,
          "attributes": {
            "ROUTING": "X45Y3/F2;;1;X45Y3/XD2;X45Y3/XD2/F2;1"
          }
        },
        "frame_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14086 ] ,
          "attributes": {
            "ROUTING": "X45Y3/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14085 ] ,
          "attributes": {
            "ROUTING": "X45Y3/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 14082 ] ,
          "attributes": {
            "ROUTING": "X42Y3/F0;;1;X42Y3/XD0;X42Y3/XD0/F0;1"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14080 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14078 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14077 ] ,
          "attributes": {
            "ROUTING": "X44Y4/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14075 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[13]": {
          "hide_name": 0,
          "bits": [ 14074 ] ,
          "attributes": {
            "ROUTING": "X45Y3/X01;X45Y3/X01/Q2;1;X45Y3/B2;X45Y3/B2/X01;1;X45Y3/Q2;;1;X45Y3/EW10;X45Y3/EW10/Q2;1;X44Y3/S250;X44Y3/S250/W111;1;X44Y4/A2;X44Y4/A2/S251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14073 ] ,
          "attributes": {
            "ROUTING": "X44Y4/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14071 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[12]": {
          "hide_name": 0,
          "bits": [ 14070 ] ,
          "attributes": {
            "ROUTING": "X45Y3/B1;X45Y3/B1/Q1;1;X45Y3/Q1;;1;X45Y3/W130;X45Y3/W130/Q1;1;X44Y3/S270;X44Y3/S270/W131;1;X44Y4/A1;X44Y4/A1/S271;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14069 ] ,
          "attributes": {
            "ROUTING": "X44Y4/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14067 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[11]": {
          "hide_name": 0,
          "bits": [ 14066 ] ,
          "attributes": {
            "ROUTING": "X45Y3/X05;X45Y3/X05/Q0;1;X45Y3/B0;X45Y3/B0/X05;1;X45Y3/Q0;;1;X45Y3/S130;X45Y3/S130/Q0;1;X45Y4/W270;X45Y4/W270/S131;1;X44Y4/A0;X44Y4/A0/W271;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14065 ] ,
          "attributes": {
            "ROUTING": "X44Y4/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14063 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[10]": {
          "hide_name": 0,
          "bits": [ 14062 ] ,
          "attributes": {
            "ROUTING": "X44Y5/N250;X44Y5/N250/Q5;1;X44Y3/B5;X44Y3/B5/N252;1;X44Y5/Q5;;1;X44Y5/EW10;X44Y5/EW10/Q5;1;X43Y5/N210;X43Y5/N210/W111;1;X43Y4/A5;X43Y4/A5/N211;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14061 ] ,
          "attributes": {
            "ROUTING": "X44Y4/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14059 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[9]": {
          "hide_name": 0,
          "bits": [ 14058 ] ,
          "attributes": {
            "ROUTING": "X44Y3/W130;X44Y3/W130/Q4;1;X43Y3/S230;X43Y3/S230/W131;1;X43Y4/A4;X43Y4/A4/S231;1;X44Y3/B4;X44Y3/B4/W100;1;X44Y3/W100;X44Y3/W100/Q4;1;X44Y3/Q4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14057 ] ,
          "attributes": {
            "ROUTING": "X43Y4/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14055 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[8]": {
          "hide_name": 0,
          "bits": [ 14054 ] ,
          "attributes": {
            "ROUTING": "X44Y3/B3;X44Y3/B3/Q3;1;X44Y3/Q3;;1;X44Y3/SN10;X44Y3/SN10/Q3;1;X44Y4/W250;X44Y4/W250/S111;1;X43Y4/A3;X43Y4/A3/W251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14053 ] ,
          "attributes": {
            "ROUTING": "X43Y4/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14051 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[7]": {
          "hide_name": 0,
          "bits": [ 14050 ] ,
          "attributes": {
            "ROUTING": "X45Y4/N130;X45Y4/N130/Q3;1;X45Y3/W230;X45Y3/W230/N131;1;X44Y3/B2;X44Y3/B2/W231;1;X45Y4/Q3;;1;X45Y4/W230;X45Y4/W230/Q3;1;X43Y4/X02;X43Y4/X02/W232;1;X43Y4/A2;X43Y4/A2/X02;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14049 ] ,
          "attributes": {
            "ROUTING": "X43Y4/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14047 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[6]": {
          "hide_name": 0,
          "bits": [ 14046 ] ,
          "attributes": {
            "ROUTING": "X44Y5/N240;X44Y5/N240/Q4;1;X44Y3/X07;X44Y3/X07/N242;1;X44Y3/B1;X44Y3/B1/X07;1;X44Y5/Q4;;1;X44Y5/W130;X44Y5/W130/Q4;1;X43Y5/N270;X43Y5/N270/W131;1;X43Y4/A1;X43Y4/A1/N271;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14045 ] ,
          "attributes": {
            "ROUTING": "X43Y4/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14043 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14042 ] ,
          "attributes": {
            "ROUTING": "X43Y4/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14040 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14039 ] ,
          "attributes": {
            "ROUTING": "X43Y4/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14037 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14036 ] ,
          "attributes": {
            "ROUTING": "X42Y4/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 14034 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 14033 ] ,
          "attributes": {
            "ROUTING": "X42Y4/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 14031 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14029 ] ,
          "attributes": {
            "ROUTING": "X42Y4/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 14028 ] ,
          "attributes": {
            "ROUTING": "X42Y4/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 14026 ] ,
          "attributes": {
            "ROUTING": "X42Y4/F2;;1;X42Y4/N100;X42Y4/N100/F2;1;X42Y3/D2;X42Y3/D2/N101;1"
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 14024 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[0]": {
          "hide_name": 0,
          "bits": [ 14023 ] ,
          "attributes": {
            "ROUTING": "X42Y3/N100;X42Y3/N100/Q0;1;X42Y3/A0;X42Y3/A0/N100;1;X42Y3/E100;X42Y3/E100/Q0;1;X43Y3/S240;X43Y3/S240/E101;1;X43Y3/B1;X43Y3/B1/S240;1;X42Y3/Q0;;1;X42Y3/SN10;X42Y3/SN10/Q0;1;X42Y4/E210;X42Y4/E210/S111;1;X42Y4/A1;X42Y4/A1/E210;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 14021 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "frame_counter[1]": {
          "hide_name": 0,
          "bits": [ 14020 ] ,
          "attributes": {
            "ROUTING": "X42Y3/E130;X42Y3/E130/Q2;1;X43Y3/B2;X43Y3/B2/E131;1;X42Y3/Q2;;1;X42Y3/S130;X42Y3/S130/Q2;1;X42Y4/A2;X42Y4/A2/S131;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 14019 ] ,
          "attributes": {
            "ROUTING": "X43Y3/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 14017 ] ,
          "attributes": {
            "ROUTING": "X43Y3/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter[2]": {
          "hide_name": 0,
          "bits": [ 14015 ] ,
          "attributes": {
            "ROUTING": "X43Y3/B3;X43Y3/B3/Q3;1;X43Y3/Q3;;1;X43Y3/SN10;X43Y3/SN10/Q3;1;X43Y4/W250;X43Y4/W250/S111;1;X42Y4/A3;X42Y4/A3/W251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 14014 ] ,
          "attributes": {
            "ROUTING": "X43Y3/F3;;1;X43Y3/XD3;X43Y3/XD3/F3;1"
          }
        },
        "frame_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14012 ] ,
          "attributes": {
            "ROUTING": "X43Y3/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter[3]": {
          "hide_name": 0,
          "bits": [ 14010 ] ,
          "attributes": {
            "ROUTING": "X42Y3/E230;X42Y3/E230/Q3;1;X43Y3/B4;X43Y3/B4/E231;1;X42Y3/Q3;;1;X42Y3/S100;X42Y3/S100/Q3;1;X42Y4/A4;X42Y4/A4/S101;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 14009 ] ,
          "attributes": {
            "ROUTING": "X43Y3/F4;;1;X43Y3/EW20;X43Y3/EW20/F4;1;X42Y3/D3;X42Y3/D3/W121;1"
          }
        },
        "frame_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14007 ] ,
          "attributes": {
            "ROUTING": "X43Y3/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter[4]": {
          "hide_name": 0,
          "bits": [ 14005 ] ,
          "attributes": {
            "ROUTING": "X43Y5/W130;X43Y5/W130/Q1;1;X42Y5/N230;X42Y5/N230/W131;1;X42Y4/A5;X42Y4/A5/N231;1;X43Y5/Q1;;1;X43Y5/N130;X43Y5/N130/Q1;1;X43Y4/N270;X43Y4/N270/N131;1;X43Y3/B5;X43Y3/B5/N271;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 14004 ] ,
          "attributes": {
            "ROUTING": "X43Y3/F5;;1;X43Y3/SN20;X43Y3/SN20/F5;1;X43Y4/S220;X43Y4/S220/S121;1;X43Y5/D1;X43Y5/D1/S221;1"
          }
        },
        "frame_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14002 ] ,
          "attributes": {
            "ROUTING": "X44Y3/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 14001 ] ,
          "attributes": {
            "ROUTING": "X44Y3/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:71.26-71.43|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter[5]": {
          "hide_name": 0,
          "bits": [ 13999 ] ,
          "attributes": {
            "ROUTING": "X44Y3/X05;X44Y3/X05/Q0;1;X44Y3/B0;X44Y3/B0/X05;1;X44Y3/Q0;;1;X44Y3/EW10;X44Y3/EW10/Q0;1;X43Y3/S250;X43Y3/S250/W111;1;X43Y4/A0;X43Y4/A0/S251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 13998 ] ,
          "attributes": {
            "ROUTING": "X44Y3/F0;;1;X44Y3/XD0;X44Y3/XD0/F0;1"
          }
        },
        "frame_counter[14]": {
          "hide_name": 0,
          "bits": [ 13996 ] ,
          "attributes": {
            "ROUTING": "X45Y4/N210;X45Y4/N210/Q1;1;X45Y3/B3;X45Y3/B3/N211;1;X45Y4/Q1;;1;X45Y4/W130;X45Y4/W130/Q1;1;X44Y4/A3;X44Y4/A3/W131;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 13995 ] ,
          "attributes": {
            "ROUTING": "X45Y3/F3;;1;X45Y3/SN20;X45Y3/SN20/F3;1;X45Y4/D1;X45Y4/D1/S121;1"
          }
        },
        "frame_counter[15]": {
          "hide_name": 0,
          "bits": [ 13993 ] ,
          "attributes": {
            "ROUTING": "X45Y3/W100;X45Y3/W100/Q4;1;X45Y3/B4;X45Y3/B4/W100;1;X45Y3/Q4;;1;X45Y3/SN10;X45Y3/SN10/Q4;1;X45Y4/W250;X45Y4/W250/S111;1;X44Y4/A4;X44Y4/A4/W251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:39.16-39.29"
          }
        },
        "frame_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 13992 ] ,
          "attributes": {
            "ROUTING": "X45Y3/F4;;1;X45Y3/XD4;X45Y3/XD4/F4;1"
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13988 ] ,
          "attributes": {
            "ROUTING": "X43Y2/F5;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13987 ] ,
          "attributes": {
            "ROUTING": "X43Y2/F4;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13983 ] ,
          "attributes": {
            "ROUTING": "X43Y2/F7;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13982 ] ,
          "attributes": {
            "ROUTING": "X43Y2/F6;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 13980 ] ,
          "attributes": {
            "ROUTING": "X43Y2/OF4;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 13979 ] ,
          "attributes": {
            "ROUTING": "X43Y2/OF6;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13975 ] ,
          "attributes": {
            "ROUTING": "X46Y2/F5;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_set_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13974 ] ,
          "attributes": {
            "ROUTING": "X46Y2/F4;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13970 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13968 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13967 ] ,
          "attributes": {
            "ROUTING": "X39Y1/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13965 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13964 ] ,
          "attributes": {
            "ROUTING": "X39Y1/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13962 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13961 ] ,
          "attributes": {
            "ROUTING": "X39Y1/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13959 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13958 ] ,
          "attributes": {
            "ROUTING": "X39Y1/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13956 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13955 ] ,
          "attributes": {
            "ROUTING": "X40Y1/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13953 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13952 ] ,
          "attributes": {
            "ROUTING": "X40Y1/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13950 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13949 ] ,
          "attributes": {
            "ROUTING": "X40Y1/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13947 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13946 ] ,
          "attributes": {
            "ROUTING": "X40Y1/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13944 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13943 ] ,
          "attributes": {
            "ROUTING": "X40Y1/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13941 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13940 ] ,
          "attributes": {
            "ROUTING": "X40Y1/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13938 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13937 ] ,
          "attributes": {
            "ROUTING": "X41Y1/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13935 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13934 ] ,
          "attributes": {
            "ROUTING": "X41Y1/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13932 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13931 ] ,
          "attributes": {
            "ROUTING": "X41Y1/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13929 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13928 ] ,
          "attributes": {
            "ROUTING": "X41Y1/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13926 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13925 ] ,
          "attributes": {
            "ROUTING": "X41Y1/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13923 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13922 ] ,
          "attributes": {
            "ROUTING": "X41Y1/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13920 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13919 ] ,
          "attributes": {
            "ROUTING": "X42Y1/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13917 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13916 ] ,
          "attributes": {
            "ROUTING": "X42Y1/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13914 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13913 ] ,
          "attributes": {
            "ROUTING": "X42Y1/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13911 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13910 ] ,
          "attributes": {
            "ROUTING": "X42Y1/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13908 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13907 ] ,
          "attributes": {
            "ROUTING": "X42Y1/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13905 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13904 ] ,
          "attributes": {
            "ROUTING": "X42Y1/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13902 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display_set_LUT3_I1_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 13901 ] ,
          "attributes": {
            "ROUTING": "X43Y1/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:47.21-47.46|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "frame_counter_DFFR_Q_14_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 13896 ] ,
          "attributes": {
            "ROUTING": "X44Y5/E250;X44Y5/E250/S111;1;X45Y5/A1;X45Y5/A1/E251;1;X45Y4/LSR1;X45Y4/LSR1/X08;1;X44Y3/LSR2;X44Y3/LSR2/X06;1;X44Y3/LSR0;X44Y3/LSR0/X06;1;X44Y4/N250;X44Y4/N250/F5;1;X44Y3/X06;X44Y3/X06/N251;1;X44Y3/LSR1;X44Y3/LSR1/X06;1;X44Y4/E250;X44Y4/E250/F5;1;X45Y4/X08;X45Y4/X08/E251;1;X45Y4/LSR0;X45Y4/LSR0/X08;1;X44Y4/S250;X44Y4/S250/F5;1;X44Y5/X06;X44Y5/X06/S251;1;X44Y5/LSR2;X44Y5/LSR2/X06;1;X45Y3/LSR1;X45Y3/LSR1/E211;1;X45Y3/LSR0;X45Y3/LSR0/E211;1;X44Y3/E210;X44Y3/E210/N111;1;X45Y3/LSR2;X45Y3/LSR2/E211;1;X43Y3/LSR1;X43Y3/LSR1/W211;1;X44Y5/W210;X44Y5/W210/S111;1;X43Y5/LSR0;X43Y5/LSR0/W211;1;X42Y3/LSR0;X42Y3/LSR0/W212;1;X44Y4/F5;;1;X44Y4/SN10;X44Y4/SN10/F5;1;X44Y3/W210;X44Y3/W210/N111;1;X42Y3/LSR1;X42Y3/LSR1/W212;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:80.13-80.42|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_pulse_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 13894 ] ,
          "attributes": {
            "ROUTING": "X45Y5/F1;;1;X45Y5/X06;X45Y5/X06/F1;1;X45Y5/LSR1;X45Y5/LSR1/X06;1"
          }
        },
        "display_pulse": {
          "hide_name": 0,
          "bits": [ 13893 ] ,
          "attributes": {
            "ROUTING": "X45Y5/Q3;;1;X45Y5/S100;X45Y5/S100/Q3;1;X45Y5/D5;X45Y5/D5/S100;1",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:44.9-44.22"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13885 ] ,
          "attributes": {
            "ROUTING": "X44Y1/F1;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13884 ] ,
          "attributes": {
            "ROUTING": "X44Y1/F0;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13880 ] ,
          "attributes": {
            "ROUTING": "X44Y1/F3;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13879 ] ,
          "attributes": {
            "ROUTING": "X44Y1/F2;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 13877 ] ,
          "attributes": {
            "ROUTING": "X44Y1/OF0;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 13876 ] ,
          "attributes": {
            "ROUTING": "X44Y1/OF2;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13872 ] ,
          "attributes": {
            "ROUTING": "X44Y1/F5;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13871 ] ,
          "attributes": {
            "ROUTING": "X44Y1/F4;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_set": {
          "hide_name": 0,
          "bits": [ 13868 ] ,
          "attributes": {
            "ROUTING": "X45Y5/W130;X45Y5/W130/Q5;1;X44Y5/N270;X44Y5/N270/W131;1;X44Y3/B7;X44Y3/B7/N272;1;X44Y1/B7;X44Y1/B7/X07;1;X44Y1/B4;X44Y1/B4/X03;1;X45Y2/W260;X45Y2/W260/S838;1;X44Y2/X07;X44Y2/X07/W261;1;X44Y2/B7;X44Y2/B7/X07;1;X44Y1/B5;X44Y1/B5/X03;1;X44Y1/B3;X44Y1/B3/X03;1;X44Y1/X03;X44Y1/X03/W261;1;X44Y1/B2;X44Y1/B2/X03;1;X44Y1/X07;X44Y1/X07/W261;1;X44Y1/B6;X44Y1/B6/X07;1;X44Y1/C0;X44Y1/C0/W261;1;X45Y5/Q5;;1;X45Y5/N830;X45Y5/N830/Q5;1;X45Y1/W260;X45Y1/W260/N834;1;X44Y1/C1;X44Y1/C1/W261;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:24.9-24.20",
            "hdlname": "display set"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13864 ] ,
          "attributes": {
            "ROUTING": "X44Y1/F7;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13863 ] ,
          "attributes": {
            "ROUTING": "X44Y1/F6;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 13861 ] ,
          "attributes": {
            "ROUTING": "X44Y1/OF4;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 13860 ] ,
          "attributes": {
            "ROUTING": "X44Y1/OF6;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 13858 ] ,
          "attributes": {
            "ROUTING": "X44Y1/OF1;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display.txState_DFFE_Q_CE_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 13857 ] ,
          "attributes": {
            "ROUTING": "X44Y1/OF5;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 13855 ] ,
          "attributes": {
            "ROUTING": "X46Y1/F0;;1;X46Y1/XD0;X46Y1/XD0/F0;1"
          }
        },
        "display.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 13854 ] ,
          "attributes": {
            "ROUTING": "X44Y1/W230;X44Y1/W230/OF3;1;X43Y1/X06;X43Y1/X06/W231;1;X43Y1/CE1;X43Y1/CE1/X06;1;X43Y1/OF30;;1;X44Y1/E230;X44Y1/E230/OF3;1;X46Y1/X06;X46Y1/X06/E232;1;X46Y1/CE0;X46Y1/CE0/X06;1"
          }
        },
        "display.txState_DFFRE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 13852 ] ,
          "attributes": {
            "ROUTING": "X43Y1/E810;X43Y1/E810/F2;1;X47Y1/N210;X47Y1/N210/E814;1;X47Y1/A2;X47Y1/A2/N210;1;X43Y1/F2;;1;X43Y1/XD2;X43Y1/XD2/F2;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display.txPinRegister_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 13849 ] ,
          "attributes": {
            "ROUTING": "X47Y1/F2;;1;X47Y1/X05;X47Y1/X05/F2;1;X47Y1/LSR2;X47Y1/LSR2/X05;1"
          }
        },
        "display.txPinRegister": {
          "hide_name": 0,
          "bits": [ 13848 ] ,
          "attributes": {
            "ROUTING": "X47Y1/Q5;;1;X47Y1/SN10;X47Y1/SN10/Q5;1;X47Y0/E250;X47Y0/E250/N111;1;X49Y0/A0;X49Y0/A0/E252;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:3.12-3.19",
            "hdlname": "display uart_tx"
          }
        },
        "display.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 13846 ] ,
          "attributes": {
            "ROUTING": "X46Y1/OF4;;1;X46Y1/E240;X46Y1/E240/OF4;1;X47Y1/X07;X47Y1/X07/E241;1;X47Y1/D5;X47Y1/D5/X07;1"
          }
        },
        "display.txCounter_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13844 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 13841 ] ,
          "attributes": {
            "ROUTING": "X40Y2/X03;X40Y2/X03/Q4;1;X40Y2/B4;X40Y2/B4/X03;1;X40Y2/Q4;;1;X40Y2/EW10;X40Y2/EW10/Q4;1;X41Y2/N250;X41Y2/N250/E111;1;X41Y1/A3;X41Y1/A3/N251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 13840 ] ,
          "attributes": {
            "ROUTING": "X40Y2/F4;;1;X40Y2/XD4;X40Y2/XD4/F4;1"
          }
        },
        "display.txCounter_DFFRE_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13838 ] ,
          "attributes": {
            "ROUTING": "X40Y2/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 13836 ] ,
          "attributes": {
            "ROUTING": "X40Y2/X08;X40Y2/X08/Q5;1;X40Y2/B5;X40Y2/B5/X08;1;X40Y2/Q5;;1;X40Y2/SN10;X40Y2/SN10/Q5;1;X40Y1/E250;X40Y1/E250/N111;1;X41Y1/A4;X41Y1/A4/E251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 13835 ] ,
          "attributes": {
            "ROUTING": "X40Y2/F5;;1;X40Y2/XD5;X40Y2/XD5/F5;1"
          }
        },
        "display.txCounter_DFFRE_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13833 ] ,
          "attributes": {
            "ROUTING": "X41Y2/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 13831 ] ,
          "attributes": {
            "ROUTING": "X41Y2/X05;X41Y2/X05/Q0;1;X41Y2/B0;X41Y2/B0/X05;1;X41Y2/Q0;;1;X41Y2/SN20;X41Y2/SN20/Q0;1;X41Y1/A5;X41Y1/A5/N121;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 13830 ] ,
          "attributes": {
            "ROUTING": "X41Y2/F0;;1;X41Y2/XD0;X41Y2/XD0/F0;1"
          }
        },
        "display.txCounter_DFFRE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13828 ] ,
          "attributes": {
            "ROUTING": "X41Y2/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 13826 ] ,
          "attributes": {
            "ROUTING": "X41Y2/B1;X41Y2/B1/Q1;1;X41Y2/Q1;;1;X41Y2/EW10;X41Y2/EW10/Q1;1;X42Y2/N250;X42Y2/N250/E111;1;X42Y1/A0;X42Y1/A0/N251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 13825 ] ,
          "attributes": {
            "ROUTING": "X41Y2/F1;;1;X41Y2/XD1;X41Y2/XD1/F1;1"
          }
        },
        "display.txCounter_DFFRE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13823 ] ,
          "attributes": {
            "ROUTING": "X41Y2/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 13821 ] ,
          "attributes": {
            "ROUTING": "X41Y2/N130;X41Y2/N130/Q2;1;X41Y1/E270;X41Y1/E270/N131;1;X42Y1/A1;X42Y1/A1/E271;1;X41Y2/B2;X41Y2/B2/X01;1;X41Y2/X01;X41Y2/X01/Q2;1;X41Y2/Q2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 13820 ] ,
          "attributes": {
            "ROUTING": "X41Y2/F2;;1;X41Y2/XD2;X41Y2/XD2/F2;1"
          }
        },
        "display.txCounter_DFFRE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13818 ] ,
          "attributes": {
            "ROUTING": "X41Y2/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 13816 ] ,
          "attributes": {
            "ROUTING": "X41Y2/B3;X41Y2/B3/Q3;1;X41Y2/Q3;;1;X41Y2/E100;X41Y2/E100/Q3;1;X42Y2/N240;X42Y2/N240/E101;1;X42Y1/X05;X42Y1/X05/N241;1;X42Y1/A2;X42Y1/A2/X05;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 13815 ] ,
          "attributes": {
            "ROUTING": "X41Y2/F3;;1;X41Y2/XD3;X41Y2/XD3/F3;1"
          }
        },
        "display.txCounter_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13813 ] ,
          "attributes": {
            "ROUTING": "X41Y2/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 13811 ] ,
          "attributes": {
            "ROUTING": "X41Y2/W100;X41Y2/W100/Q4;1;X41Y2/B4;X41Y2/B4/W100;1;X41Y2/Q4;;1;X41Y2/SN10;X41Y2/SN10/Q4;1;X41Y1/E250;X41Y1/E250/N111;1;X42Y1/A3;X42Y1/A3/E251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 13810 ] ,
          "attributes": {
            "ROUTING": "X41Y2/F4;;1;X41Y2/XD4;X41Y2/XD4/F4;1"
          }
        },
        "display.txCounter_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13808 ] ,
          "attributes": {
            "ROUTING": "X41Y2/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 13805 ] ,
          "attributes": {
            "ROUTING": "X38Y3/F0;;1;X38Y3/XD0;X38Y3/XD0/F0;1"
          }
        },
        "display.txCounter_DFFRE_Q_23_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13803 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 13802 ] ,
          "attributes": {
            "ROUTING": "X38Y3/N100;X38Y3/N100/Q0;1;X38Y3/A0;X38Y3/A0/N100;1;X38Y3/Q0;;1;X38Y3/N130;X38Y3/N130/Q0;1;X38Y2/B1;X38Y2/B1/N131;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_23_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 13800 ] ,
          "attributes": {
            "ROUTING": "X38Y2/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 13798 ] ,
          "attributes": {
            "ROUTING": "X38Y1/S210;X38Y1/S210/Q1;1;X38Y2/B2;X38Y2/B2/S211;1;X38Y1/Q1;;1;X38Y1/E100;X38Y1/E100/Q1;1;X39Y1/N200;X39Y1/N200/E101;1;X39Y1/A1;X39Y1/A1/N200;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 13797 ] ,
          "attributes": {
            "ROUTING": "X38Y2/F2;;1;X38Y2/N220;X38Y2/N220/F2;1;X38Y1/D1;X38Y1/D1/N221;1"
          }
        },
        "display.txCounter_DFFRE_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13795 ] ,
          "attributes": {
            "ROUTING": "X38Y2/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 13793 ] ,
          "attributes": {
            "ROUTING": "X38Y1/SN10;X38Y1/SN10/Q0;1;X38Y2/B3;X38Y2/B3/S111;1;X38Y1/Q0;;1;X38Y1/EW10;X38Y1/EW10/Q0;1;X39Y1/A2;X39Y1/A2/E111;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 13792 ] ,
          "attributes": {
            "ROUTING": "X38Y2/F3;;1;X38Y2/N100;X38Y2/N100/F3;1;X38Y1/D0;X38Y1/D0/N101;1"
          }
        },
        "display.txCounter_DFFRE_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13790 ] ,
          "attributes": {
            "ROUTING": "X38Y2/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[3]": {
          "hide_name": 0,
          "bits": [ 13788 ] ,
          "attributes": {
            "ROUTING": "X38Y1/SN20;X38Y1/SN20/Q2;1;X38Y2/B4;X38Y2/B4/S121;1;X38Y1/Q2;;1;X38Y1/E220;X38Y1/E220/Q2;1;X39Y1/X05;X39Y1/X05/E221;1;X39Y1/A3;X39Y1/A3/X05;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 13787 ] ,
          "attributes": {
            "ROUTING": "X38Y2/F4;;1;X38Y2/SN20;X38Y2/SN20/F4;1;X38Y1/E260;X38Y1/E260/N121;1;X38Y1/D2;X38Y1/D2/E260;1"
          }
        },
        "display.txCounter_DFFRE_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13785 ] ,
          "attributes": {
            "ROUTING": "X38Y2/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[4]": {
          "hide_name": 0,
          "bits": [ 13783 ] ,
          "attributes": {
            "ROUTING": "X38Y1/S250;X38Y1/S250/Q5;1;X38Y2/B5;X38Y2/B5/S251;1;X38Y1/Q5;;1;X38Y1/E250;X38Y1/E250/Q5;1;X39Y1/A4;X39Y1/A4/E251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 13782 ] ,
          "attributes": {
            "ROUTING": "X38Y2/F5;;1;X38Y2/N130;X38Y2/N130/F5;1;X38Y1/D5;X38Y1/D5/N131;1"
          }
        },
        "display.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 13780 ] ,
          "attributes": {
            "ROUTING": "X41Y2/X08;X41Y2/X08/Q5;1;X41Y2/B5;X41Y2/B5/X08;1;X41Y2/Q5;;1;X41Y2/E130;X41Y2/E130/Q5;1;X42Y2/N230;X42Y2/N230/E131;1;X42Y1/A4;X42Y1/A4/N231;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 13779 ] ,
          "attributes": {
            "ROUTING": "X41Y2/F5;;1;X41Y2/XD5;X41Y2/XD5/F5;1"
          }
        },
        "display.txCounter_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13777 ] ,
          "attributes": {
            "ROUTING": "X42Y2/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13776 ] ,
          "attributes": {
            "ROUTING": "X42Y2/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter_DFFRE_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13774 ] ,
          "attributes": {
            "ROUTING": "X39Y2/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 13772 ] ,
          "attributes": {
            "ROUTING": "X39Y2/X05;X39Y2/X05/Q0;1;X39Y2/B0;X39Y2/B0/X05;1;X39Y2/Q0;;1;X39Y2/SN20;X39Y2/SN20/Q0;1;X39Y1/A5;X39Y1/A5/N121;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 13771 ] ,
          "attributes": {
            "ROUTING": "X39Y2/F0;;1;X39Y2/XD0;X39Y2/XD0/F0;1"
          }
        },
        "display.txCounter_DFFRE_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13769 ] ,
          "attributes": {
            "ROUTING": "X39Y2/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 13767 ] ,
          "attributes": {
            "ROUTING": "X39Y2/B1;X39Y2/B1/Q1;1;X39Y2/Q1;;1;X39Y2/EW10;X39Y2/EW10/Q1;1;X40Y2/N250;X40Y2/N250/E111;1;X40Y1/A0;X40Y1/A0/N251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 13766 ] ,
          "attributes": {
            "ROUTING": "X39Y2/F1;;1;X39Y2/XD1;X39Y2/XD1/F1;1"
          }
        },
        "display.txCounter_DFFRE_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13764 ] ,
          "attributes": {
            "ROUTING": "X39Y2/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 13762 ] ,
          "attributes": {
            "ROUTING": "X39Y2/X01;X39Y2/X01/Q2;1;X39Y2/B2;X39Y2/B2/X01;1;X39Y2/Q2;;1;X39Y2/E130;X39Y2/E130/Q2;1;X40Y2/N270;X40Y2/N270/E131;1;X40Y1/A1;X40Y1/A1/N271;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 13761 ] ,
          "attributes": {
            "ROUTING": "X39Y2/F2;;1;X39Y2/XD2;X39Y2/XD2/F2;1"
          }
        },
        "display.txCounter_DFFRE_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13759 ] ,
          "attributes": {
            "ROUTING": "X39Y2/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 13757 ] ,
          "attributes": {
            "ROUTING": "X39Y2/B3;X39Y2/B3/Q3;1;X39Y2/Q3;;1;X39Y2/SN10;X39Y2/SN10/Q3;1;X39Y1/E250;X39Y1/E250/N111;1;X40Y1/A2;X40Y1/A2/E251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 13756 ] ,
          "attributes": {
            "ROUTING": "X39Y2/F3;;1;X39Y2/XD3;X39Y2/XD3/F3;1"
          }
        },
        "display.txCounter_DFFRE_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13754 ] ,
          "attributes": {
            "ROUTING": "X39Y2/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 13752 ] ,
          "attributes": {
            "ROUTING": "X39Y2/N130;X39Y2/N130/Q4;1;X39Y1/E270;X39Y1/E270/N131;1;X40Y1/A3;X40Y1/A3/E271;1;X39Y2/B4;X39Y2/B4/N240;1;X39Y2/N240;X39Y2/N240/Q4;1;X39Y2/Q4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 13751 ] ,
          "attributes": {
            "ROUTING": "X39Y2/F4;;1;X39Y2/XD4;X39Y2/XD4/F4;1"
          }
        },
        "display.txCounter_DFFRE_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13749 ] ,
          "attributes": {
            "ROUTING": "X39Y2/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 13747 ] ,
          "attributes": {
            "ROUTING": "X39Y2/X08;X39Y2/X08/Q5;1;X39Y2/B5;X39Y2/B5/X08;1;X39Y2/Q5;;1;X39Y2/E100;X39Y2/E100/Q5;1;X40Y2/N240;X40Y2/N240/E101;1;X40Y1/X05;X40Y1/X05/N241;1;X40Y1/A4;X40Y1/A4/X05;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 13746 ] ,
          "attributes": {
            "ROUTING": "X39Y2/F5;;1;X39Y2/XD5;X39Y2/XD5/F5;1"
          }
        },
        "display.txCounter_DFFRE_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13744 ] ,
          "attributes": {
            "ROUTING": "X40Y2/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 13742 ] ,
          "attributes": {
            "ROUTING": "X40Y3/N130;X40Y3/N130/Q2;1;X40Y2/B0;X40Y2/B0/N131;1;X40Y3/Q2;;1;X40Y3/N220;X40Y3/N220/Q2;1;X40Y1/X07;X40Y1/X07/N222;1;X40Y1/A5;X40Y1/A5/X07;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 13741 ] ,
          "attributes": {
            "ROUTING": "X40Y2/F0;;1;X40Y2/SN20;X40Y2/SN20/F0;1;X40Y3/D2;X40Y3/D2/S121;1"
          }
        },
        "display.txCounter_DFFRE_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13739 ] ,
          "attributes": {
            "ROUTING": "X40Y2/COUT0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 13737 ] ,
          "attributes": {
            "ROUTING": "X40Y2/B1;X40Y2/B1/Q1;1;X40Y2/Q1;;1;X40Y2/E130;X40Y2/E130/Q1;1;X41Y2/N270;X41Y2/N270/E131;1;X41Y1/A0;X41Y1/A0/N271;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 13736 ] ,
          "attributes": {
            "ROUTING": "X40Y2/F1;;1;X40Y2/XD1;X40Y2/XD1/F1;1"
          }
        },
        "display.txCounter_DFFRE_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13734 ] ,
          "attributes": {
            "ROUTING": "X40Y2/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 13732 ] ,
          "attributes": {
            "ROUTING": "X40Y2/N130;X40Y2/N130/Q2;1;X40Y1/E270;X40Y1/E270/N131;1;X41Y1/A1;X41Y1/A1/E271;1;X40Y2/B2;X40Y2/B2/S130;1;X40Y2/S130;X40Y2/S130/Q2;1;X40Y2/Q2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 13731 ] ,
          "attributes": {
            "ROUTING": "X40Y2/F2;;1;X40Y2/XD2;X40Y2/XD2/F2;1"
          }
        },
        "display.txCounter_DFFRE_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13729 ] ,
          "attributes": {
            "ROUTING": "X40Y2/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter_DFFRE_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13728 ] ,
          "attributes": {
            "ROUTING": "X40Y2/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:105.34-105.47|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 13726 ] ,
          "attributes": {
            "ROUTING": "X41Y3/EW10;X41Y3/EW10/Q4;1;X40Y3/N210;X40Y3/N210/W111;1;X40Y2/B3;X40Y2/B3/N211;1;X41Y3/Q4;;1;X41Y3/N240;X41Y3/N240/Q4;1;X41Y1/X07;X41Y1/X07/N242;1;X41Y1/A2;X41Y1/A2/X07;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 13725 ] ,
          "attributes": {
            "ROUTING": "X40Y2/F3;;1;X40Y2/E100;X40Y2/E100/F3;1;X41Y2/S240;X41Y2/S240/E101;1;X41Y3/D4;X41Y3/D4/S241;1"
          }
        },
        "display.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 13723 ] ,
          "attributes": {
            "ROUTING": "X42Y2/S100;X42Y2/S100/Q3;1;X42Y2/B0;X42Y2/B0/S100;1;X42Y2/Q3;;1;X42Y2/SN20;X42Y2/SN20/Q3;1;X42Y1/A5;X42Y1/A5/N121;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 13722 ] ,
          "attributes": {
            "ROUTING": "X42Y2/F0;;1;X42Y2/D3;X42Y2/D3/F0;1"
          }
        },
        "display.txCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 13720 ] ,
          "attributes": {
            "ROUTING": "X40Y2/LSR0;X40Y2/LSR0/W212;1;X39Y2/LSR1;X39Y2/LSR1/W211;1;X40Y2/LSR1;X40Y2/LSR1/W212;1;X41Y2/LSR1;X41Y2/LSR1/W211;1;X39Y3/W210;X39Y3/W210/W212;1;X38Y3/LSR0;X38Y3/LSR0/W211;1;X38Y1/LSR2;X38Y1/LSR2/X05;1;X38Y1/LSR1;X38Y1/LSR1/X05;1;X42Y1/S270;X42Y1/S270/F7;1;X42Y2/LSR1;X42Y2/LSR1/S271;1;X40Y3/LSR1;X40Y3/LSR1/W211;1;X41Y1/S210;X41Y1/S210/W111;1;X41Y3/X06;X41Y3/X06/S212;1;X41Y3/LSR2;X41Y3/LSR2/X06;1;X41Y2/LSR0;X41Y2/LSR0/W211;1;X41Y2/LSR2;X41Y2/LSR2/W211;1;X40Y1/W220;X40Y1/W220/W272;1;X38Y1/X05;X38Y1/X05/W222;1;X38Y1/LSR0;X38Y1/LSR0/X05;1;X40Y2/LSR2;X40Y2/LSR2/W212;1;X41Y3/W210;X41Y3/W210/S212;1;X42Y1/W270;X42Y1/W270/F7;1;X42Y1/EW10;X42Y1/EW10/F7;1;X39Y2/LSR0;X39Y2/LSR0/W211;1;X42Y1/F7;;1;X42Y1/SN10;X42Y1/SN10/F7;1;X42Y2/W210;X42Y2/W210/S111;1;X40Y2/W210;X40Y2/W210/W212;1;X39Y2/LSR2;X39Y2/LSR2/W211;1"
          }
        },
        "display.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 13719 ] ,
          "attributes": {
            "ROUTING": "X42Y2/X05;X42Y2/X05/Q2;1;X42Y2/B1;X42Y2/B1/X05;1;X42Y2/Q2;;1;X42Y2/EW10;X42Y2/EW10/Q2;1;X43Y2/N250;X43Y2/N250/E111;1;X43Y1/A0;X43Y1/A0/N251;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:20.16-20.25",
            "hdlname": "display txCounter"
          }
        },
        "display.txCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 13718 ] ,
          "attributes": {
            "ROUTING": "X42Y2/F1;;1;X42Y2/W130;X42Y2/W130/F1;1;X42Y2/D2;X42Y2/D2/W130;1"
          }
        },
        "display.txCounter_DFFRE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 13717 ] ,
          "attributes": {
            "ROUTING": "X40Y2/CE2;X40Y2/CE2/X07;1;X41Y3/CE2;X41Y3/CE2/W211;1;X40Y2/CE0;X40Y2/CE0/X07;1;X39Y2/CE2;X39Y2/CE2/X07;1;X39Y2/CE1;X39Y2/CE1/X07;1;X41Y2/CE0;X41Y2/CE0/X07;1;X42Y2/W820;X42Y2/W820/F4;1;X38Y2/S240;X38Y2/S240/W824;1;X38Y3/X05;X38Y3/X05/S241;1;X38Y3/CE0;X38Y3/CE0/X05;1;X38Y1/CE2;X38Y1/CE2/W212;1;X38Y1/CE1;X38Y1/CE1/W212;1;X42Y2/SN10;X42Y2/SN10/F4;1;X42Y3/W210;X42Y3/W210/S111;1;X40Y3/CE1;X40Y3/CE1/W212;1;X42Y2/W100;X42Y2/W100/F4;1;X41Y2/W240;X41Y2/W240/W101;1;X39Y2/X07;X39Y2/X07/W242;1;X39Y2/CE0;X39Y2/CE0/X07;1;X40Y2/X07;X40Y2/X07/W242;1;X40Y2/CE1;X40Y2/CE1/X07;1;X41Y2/CE1;X41Y2/CE1/X07;1;X40Y1/W210;X40Y1/W210/W202;1;X38Y1/CE0;X38Y1/CE0/W212;1;X42Y2/W240;X42Y2/W240/F4;1;X41Y2/X07;X41Y2/X07/W241;1;X41Y2/CE2;X41Y2/CE2/X07;1;X42Y2/N100;X42Y2/N100/F4;1;X42Y1/W200;X42Y1/W200/N101;1;X42Y1/A7;X42Y1/A7/W200;1;X42Y2/F4;;1;X42Y2/X07;X42Y2/X07/F4;1;X42Y2/CE1;X42Y2/CE1/X07;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:62.40-62.55|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txBitNumber_DFFRE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 13711 ] ,
          "attributes": {
            "ROUTING": "X44Y1/SEL0;X44Y1/SEL0/E262;1;X44Y1/SEL6;X44Y1/SEL6/E262;1;X42Y3/C6;X42Y3/C6/E121;1;X44Y1/SEL4;X44Y1/SEL4/E262;1;X41Y3/F0;;1;X41Y3/EW20;X41Y3/EW20/F0;1;X42Y3/N260;X42Y3/N260/E121;1;X42Y1/E260;X42Y1/E260/N262;1;X44Y1/SEL2;X44Y1/SEL2/E262;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 13708 ] ,
          "attributes": {
            "ROUTING": "X41Y3/F2;;1;X41Y3/XD2;X41Y3/XD2/F2;1"
          }
        },
        "display.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13706 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 13705 ] ,
          "attributes": {
            "ROUTING": "X41Y3/SN10;X41Y3/SN10/Q2;1;X41Y4/B1;X41Y4/B1/S111;1;X41Y3/X05;X41Y3/X05/Q2;1;X41Y3/A2;X41Y3/A2/X05;1;X41Y3/X01;X41Y3/X01/Q2;1;X41Y3/C0;X41Y3/C0/X01;1;X41Y3/Q2;;1;X41Y3/E130;X41Y3/E130/Q2;1;X42Y3/E830;X42Y3/E830/E131;1;X46Y3/N250;X46Y3/N250/E834;1;X46Y1/X08;X46Y1/X08/N252;1;X46Y1/SEL4;X46Y1/SEL4/X08;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:24.15-24.26",
            "hdlname": "display txBitNumber"
          }
        },
        "display.txBitNumber_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13703 ] ,
          "attributes": {
            "ROUTING": "X41Y4/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:62.40-62.55|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 13702 ] ,
          "attributes": {
            "ROUTING": "X41Y4/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:62.40-62.55|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 13700 ] ,
          "attributes": {
            "ROUTING": "X41Y3/S230;X41Y3/S230/Q3;1;X41Y4/B2;X41Y4/B2/S231;1;X41Y3/Q3;;1;X41Y3/S100;X41Y3/S100/Q3;1;X41Y3/B0;X41Y3/B0/S100;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:24.15-24.26",
            "hdlname": "display txBitNumber"
          }
        },
        "display.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 13699 ] ,
          "attributes": {
            "ROUTING": "X41Y4/F2;;1;X41Y4/N100;X41Y4/N100/F2;1;X41Y3/D3;X41Y3/D3/N101;1"
          }
        },
        "display.txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 13697 ] ,
          "attributes": {
            "ROUTING": "X42Y3/X08;X42Y3/X08/F7;1;X42Y3/LSR2;X42Y3/LSR2/X08;1;X42Y3/F7;;1;X42Y3/W270;X42Y3/W270/F7;1;X41Y3/X08;X41Y3/X08/W271;1;X41Y3/LSR1;X41Y3/LSR1/X08;1"
          }
        },
        "display.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 13696 ] ,
          "attributes": {
            "ROUTING": "X42Y3/W130;X42Y3/W130/Q4;1;X41Y3/A0;X41Y3/A0/W131;1;X42Y3/Q4;;1;X42Y3/EW10;X42Y3/EW10/Q4;1;X41Y3/S210;X41Y3/S210/W111;1;X41Y4/B3;X41Y4/B3/S211;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:24.15-24.26",
            "hdlname": "display txBitNumber"
          }
        },
        "display.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 13695 ] ,
          "attributes": {
            "ROUTING": "X41Y4/F3;;1;X41Y4/SN20;X41Y4/SN20/F3;1;X41Y3/E220;X41Y3/E220/N121;1;X42Y3/D4;X42Y3/D4/E221;1"
          }
        },
        "display.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 13694 ] ,
          "attributes": {
            "ROUTING": "X42Y3/X07;X42Y3/X07/F6;1;X42Y3/CE2;X42Y3/CE2/X07;1;X42Y3/F6;;1;X42Y3/W260;X42Y3/W260/F6;1;X41Y3/X07;X41Y3/X07/W261;1;X41Y3/CE1;X41Y3/CE1/X07;1"
          }
        },
        "display.rowCounter_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13692 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.rowCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13688 ] ,
          "attributes": {
            "ROUTING": "X45Y2/F7;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.rowCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13687 ] ,
          "attributes": {
            "ROUTING": "X45Y2/F6;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.rowCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 13685 ] ,
          "attributes": {
            "ROUTING": "X45Y2/OF6;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display.rowCounter_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 13682 ] ,
          "attributes": {
            "ROUTING": "X45Y2/F2;;1;X45Y2/XD2;X45Y2/XD2/F2;1"
          }
        },
        "display.rowCounter_DFFRE_Q_4_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13680 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display.rowCounter[0]": {
          "hide_name": 0,
          "bits": [ 13679 ] ,
          "attributes": {
            "ROUTING": "X45Y2/X05;X45Y2/X05/Q2;1;X45Y2/A2;X45Y2/A2/X05;1;X44Y2/B1;X44Y2/B1/W111;1;X45Y2/Q2;;1;X45Y2/EW10;X45Y2/EW10/Q2;1;X44Y2/W250;X44Y2/W250/W111;1;X43Y2/X04;X43Y2/X04/W251;1;X43Y2/SEL5;X43Y2/SEL5/X04;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:22.15-22.25",
            "hdlname": "display rowCounter"
          }
        },
        "display.rowCounter_DFFRE_Q_4_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 13677 ] ,
          "attributes": {
            "ROUTING": "X44Y2/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.rowCounter[1]": {
          "hide_name": 0,
          "bits": [ 13675 ] ,
          "attributes": {
            "ROUTING": "X44Y2/S130;X44Y2/S130/Q2;1;X44Y2/B2;X44Y2/B2/S130;1;X43Y2/SEL4;X43Y2/SEL4/X05;1;X44Y2/Q2;;1;X44Y2/W220;X44Y2/W220/Q2;1;X43Y2/X05;X43Y2/X05/W221;1;X43Y2/SEL6;X43Y2/SEL6/X05;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:22.15-22.25",
            "hdlname": "display rowCounter"
          }
        },
        "display.rowCounter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 13674 ] ,
          "attributes": {
            "ROUTING": "X44Y2/F2;;1;X44Y2/XD2;X44Y2/XD2/F2;1"
          }
        },
        "display.rowCounter_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13672 ] ,
          "attributes": {
            "ROUTING": "X44Y2/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.rowCounter[2]": {
          "hide_name": 0,
          "bits": [ 13670 ] ,
          "attributes": {
            "ROUTING": "X44Y2/EW20;X44Y2/EW20/Q3;1;X43Y2/D6;X43Y2/D6/W121;1;X44Y2/B3;X44Y2/B3/Q3;1;X44Y2/Q3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:22.15-22.25",
            "hdlname": "display rowCounter"
          }
        },
        "display.rowCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 13669 ] ,
          "attributes": {
            "ROUTING": "X44Y2/F3;;1;X44Y2/XD3;X44Y2/XD3/F3;1"
          }
        },
        "display.rowCounter_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13667 ] ,
          "attributes": {
            "ROUTING": "X44Y2/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.rowCounter[3]": {
          "hide_name": 0,
          "bits": [ 13665 ] ,
          "attributes": {
            "ROUTING": "X44Y2/X03;X44Y2/X03/Q4;1;X44Y2/B4;X44Y2/B4/X03;1;X43Y2/C6;X43Y2/C6/W241;1;X44Y2/W240;X44Y2/W240/Q4;1;X44Y2/Q4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:22.15-22.25",
            "hdlname": "display rowCounter"
          }
        },
        "display.rowCounter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 13664 ] ,
          "attributes": {
            "ROUTING": "X44Y2/F4;;1;X44Y2/XD4;X44Y2/XD4/F4;1"
          }
        },
        "display.rowCounter_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13662 ] ,
          "attributes": {
            "ROUTING": "X45Y2/CIN0;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.rowCounter_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13661 ] ,
          "attributes": {
            "ROUTING": "X44Y2/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:84.39-84.53|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.rowCounter[4]": {
          "hide_name": 0,
          "bits": [ 13659 ] ,
          "attributes": {
            "ROUTING": "X44Y2/EW10;X44Y2/EW10/Q5;1;X43Y2/B6;X43Y2/B6/W111;1;X44Y2/Q5;;1;X44Y2/E250;X44Y2/E250/Q5;1;X44Y2/B5;X44Y2/B5/E250;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:22.15-22.25",
            "hdlname": "display rowCounter"
          }
        },
        "display.rowCounter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 13658 ] ,
          "attributes": {
            "ROUTING": "X44Y2/F5;;1;X44Y2/XD5;X44Y2/XD5/F5;1"
          }
        },
        "display.rowCounter[5]": {
          "hide_name": 0,
          "bits": [ 13656 ] ,
          "attributes": {
            "ROUTING": "X45Y2/S100;X45Y2/S100/Q3;1;X45Y2/B0;X45Y2/B0/S100;1;X45Y2/Q3;;1;X45Y2/W230;X45Y2/W230/Q3;1;X43Y2/X06;X43Y2/X06/W232;1;X43Y2/A6;X43Y2/A6/X06;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:22.15-22.25",
            "hdlname": "display rowCounter"
          }
        },
        "display.rowCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 13655 ] ,
          "attributes": {
            "ROUTING": "X45Y2/F0;;1;X45Y2/D3;X45Y2/D3/F0;1"
          }
        },
        "display.rowCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 13654 ] ,
          "attributes": {
            "ROUTING": "X45Y2/N250;X45Y2/N250/OF5;1;X45Y0/N200;X45Y0/N200/N252;1;X45Y1/S210;X45Y1/S210/S202;1;X45Y2/CE1;X45Y2/CE1/S211;1;X44Y2/CE1;X44Y2/CE1/X08;1;X45Y2/OF5;;1;X45Y2/W250;X45Y2/W250/OF5;1;X44Y2/X08;X44Y2/X08/W251;1;X44Y2/CE2;X44Y2/CE2/X08;1"
          }
        },
        "display.endReg_LUT4_I0_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 13650 ] ,
          "attributes": {
            "ROUTING": "X43Y2/F0;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.endReg_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 13647 ] ,
          "attributes": {
            "ROUTING": "X43Y2/F1;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.rowCounter_DFFRE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 13645 ] ,
          "attributes": {
            "ROUTING": "X45Y2/OF4;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display.endReg_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 13644 ] ,
          "attributes": {
            "ROUTING": "X45Y2/F5;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.endReg_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 13642 ] ,
          "attributes": {
            "ROUTING": "X45Y2/F4;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.endReg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 13638 ] ,
          "attributes": {
            "ROUTING": "X46Y3/F0;;1;X46Y3/XD0;X46Y3/XD0/F0;1"
          }
        },
        "display.endReg_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 13637 ] ,
          "attributes": {
            "ROUTING": "X46Y3/F6;;1;X46Y3/X07;X46Y3/X07/F6;1;X46Y3/CE0;X46Y3/CE0/X07;1"
          }
        },
        "display.data_out_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 13635 ] ,
          "attributes": {
            "ROUTING": "X46Y1/F4;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.txBitNumber_DFFRE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 13633 ] ,
          "attributes": {
            "ROUTING": "X42Y3/B7;X42Y3/B7/X05;1;X46Y1/C5;X46Y1/C5/N100;1;X44Y3/C7;X44Y3/C7/S202;1;X46Y1/C0;X46Y1/C0/X01;1;X44Y1/C3;X44Y1/C3/X01;1;X42Y2/X01;X42Y2/X01/S201;1;X42Y2/B4;X42Y2/B4/X01;1;X44Y1/X01;X44Y1/X01/W202;1;X44Y1/C2;X44Y1/C2/X01;1;X46Y1/X01;X46Y1/X01/Q0;1;X46Y1/B2;X46Y1/B2/X01;1;X44Y1/S200;X44Y1/S200/W202;1;X44Y2/C7;X44Y2/C7/S201;1;X44Y1/C6;X44Y1/C6/W241;1;X44Y1/C4;X44Y1/C4/W241;1;X44Y1/C5;X44Y1/C5/W241;1;X46Y1/N100;X46Y1/N100/Q0;1;X46Y1/C4;X46Y1/C4/N100;1;X44Y1/W210;X44Y1/W210/W202;1;X43Y1/B2;X43Y1/B2/W211;1;X46Y1/W100;X46Y1/W100/Q0;1;X45Y1/W240;X45Y1/W240/W101;1;X44Y1/C7;X44Y1/C7/W241;1;X44Y1/D0;X44Y1/D0/W202;1;X46Y1/W200;X46Y1/W200/Q0;1;X44Y1/D1;X44Y1/D1/W202;1;X46Y1/Q0;;1;X46Y1/W800;X46Y1/W800/Q0;1;X42Y1/S200;X42Y1/S200/W804;1;X42Y3/X05;X42Y3/X05/S202;1;X42Y3/B6;X42Y3/B6/X05;1",
            "hdlname": "display txState",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:18.15-18.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display.txBitNumber_DFFRE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 13631 ] ,
          "attributes": {
            "ROUTING": "X44Y1/E250;X44Y1/E250/E111;1;X46Y1/A0;X46Y1/A0/E252;1;X44Y1/A3;X44Y1/A3/E111;1;X44Y1/A6;X44Y1/A6/E111;1;X44Y1/A4;X44Y1/A4/E111;1;X44Y2/A7;X44Y2/A7/S211;1;X42Y3/A7;X42Y3/A7/S232;1;X44Y1/S210;X44Y1/S210/E111;1;X44Y3/A7;X44Y3/A7/S212;1;X44Y1/A5;X44Y1/A5/E111;1;X44Y1/A2;X44Y1/A2/E111;1;X46Y1/B4;X46Y1/B4/E212;1;X46Y1/N210;X46Y1/N210/E212;1;X46Y1/A2;X46Y1/A2/N210;1;X44Y1/A7;X44Y1/A7/E111;1;X42Y2/A4;X42Y2/A4/S231;1;X43Y1/X05;X43Y1/X05/Q2;1;X43Y1/A2;X43Y1/A2/X05;1;X44Y1/E210;X44Y1/E210/E111;1;X46Y1/B5;X46Y1/B5/E212;1;X44Y1/A0;X44Y1/A0/E111;1;X43Y1/EW10;X43Y1/EW10/Q2;1;X44Y1/A1;X44Y1/A1/E111;1;X43Y1/Q2;;1;X43Y1/W130;X43Y1/W130/Q2;1;X42Y1/S230;X42Y1/S230/W131;1;X42Y3/A6;X42Y3/A6/S232;1",
            "hdlname": "display txState",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:18.15-18.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display.data_out_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 13629 ] ,
          "attributes": {
            "ROUTING": "X46Y1/F5;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.data_out[0]": {
          "hide_name": 0,
          "bits": [ 13625 ] ,
          "attributes": {
            "ROUTING": "X45Y1/Q4;;1;X45Y1/EW10;X45Y1/EW10/Q4;1;X46Y1/A4;X46Y1/A4/E111;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:21.15-21.23",
            "hdlname": "display data_out"
          }
        },
        "display_set_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 13622 ] ,
          "attributes": {
            "ROUTING": "X46Y2/S240;X46Y2/S240/OF4;1;X46Y3/X05;X46Y3/X05/S241;1;X46Y3/B0;X46Y3/B0/X05;1;X45Y2/W220;X45Y2/W220/W121;1;X43Y2/D1;X43Y2/D1/W222;1;X45Y1/D1;X45Y1/D1/N221;1;X46Y2/OF4;;1;X46Y2/EW20;X46Y2/EW20/OF4;1;X45Y2/D5;X45Y2/D5/W121;1;X45Y2/N220;X45Y2/N220/W121;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 13620 ] ,
          "attributes": {
            "ROUTING": "X46Y3/A0;X46Y3/A0/N200;1;X45Y2/A4;X45Y2/A4/N231;1;X45Y1/A0;X45Y1/A0/N272;1;X46Y3/N200;X46Y3/N200/Q0;1;X46Y1/X05;X46Y1/X05/N202;1;X46Y1/B0;X46Y1/B0/X05;1;X46Y3/EW10;X46Y3/EW10/Q0;1;X45Y3/W250;X45Y3/W250/W111;1;X43Y3/N250;X43Y3/N250/W252;1;X43Y2/A1;X43Y2/A1/N251;1;X45Y1/A1;X45Y1/A1/N272;1;X46Y3/W130;X46Y3/W130/Q0;1;X45Y2/A5;X45Y2/A5/N231;1;X45Y3/N230;X45Y3/N230/W131;1;X45Y3/N270;X45Y3/N270/W131;1;X44Y1/B0;X44Y1/B0/X05;1;X46Y3/Q0;;1;X46Y3/W200;X46Y3/W200/Q0;1;X44Y3/N200;X44Y3/N200/W202;1;X44Y1/X05;X44Y1/X05/N202;1;X44Y1/B1;X44Y1/B1/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display endReg"
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13616 ] ,
          "attributes": {
            "ROUTING": "X45Y1/F1;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13615 ] ,
          "attributes": {
            "ROUTING": "X45Y1/F0;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13611 ] ,
          "attributes": {
            "ROUTING": "X45Y1/F3;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13610 ] ,
          "attributes": {
            "ROUTING": "X45Y1/F2;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 13608 ] ,
          "attributes": {
            "ROUTING": "X45Y1/OF0;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display.data_out_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 13607 ] ,
          "attributes": {
            "ROUTING": "X45Y1/OF2;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display.data_out[1]": {
          "hide_name": 0,
          "bits": [ 13603 ] ,
          "attributes": {
            "ROUTING": "X46Y1/Q2;;1;X46Y1/E100;X46Y1/E100/Q2;1;X46Y1/A5;X46Y1/A5/E100;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:21.15-21.23",
            "hdlname": "display data_out"
          }
        },
        "display_set_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 13601 ] ,
          "attributes": {
            "ROUTING": "X46Y1/XD2;X46Y1/XD2/F2;1;X46Y1/S220;X46Y1/S220/F2;1;X46Y3/X03;X46Y3/X03/S222;1;X46Y3/A6;X46Y3/A6/X03;1;X45Y1/W230;X45Y1/W230/W131;1;X43Y1/S230;X43Y1/S230/W232;1;X43Y2/B1;X43Y2/B1/S231;1;X45Y1/B1;X45Y1/B1/W111;1;X45Y2/B4;X45Y2/B4/S271;1;X46Y1/EW10;X46Y1/EW10/F2;1;X45Y1/B0;X45Y1/B0/W111;1;X46Y1/F2;;1;X46Y1/W130;X46Y1/W130/F2;1;X45Y1/S270;X45Y1/S270/W131;1;X45Y2/B5;X45Y2/B5/S271;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display.data_out_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 13600 ] ,
          "attributes": {
            "ROUTING": "X45Y1/SN10;X45Y1/SN10/OF1;1;X45Y0/N210;X45Y0/N210/N111;1;X45Y1/CE2;X45Y1/CE2/S212;1;X45Y1/OF1;;1;X45Y1/E210;X45Y1/E210/OF1;1;X46Y1/CE1;X46Y1/CE1/E211;1"
          }
        },
        "display.colCounter_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13598 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 13594 ] ,
          "attributes": {
            "ROUTING": "X43Y2/A0;X43Y2/A0/W131;1;X45Y1/A3;X45Y1/A3/N271;1;X45Y1/C0;X45Y1/C0/N241;1;X45Y2/C5;X45Y2/C5/E230;1;X45Y2/N270;X45Y2/N270/E131;1;X45Y1/A2;X45Y1/A2/N271;1;X44Y2/E130;X44Y2/E130/F7;1;X45Y2/E230;X45Y2/E230/E131;1;X45Y2/C4;X45Y2/C4/E230;1;X45Y2/A6;X45Y2/A6/E271;1;X45Y2/N240;X45Y2/N240/E101;1;X45Y1/C1;X45Y1/C1/N241;1;X44Y2/E270;X44Y2/E270/F7;1;X45Y2/A7;X45Y2/A7/E271;1;X44Y2/E100;X44Y2/E100/F7;1;X43Y2/A2;X43Y2/A2/W131;1;X44Y2/W130;X44Y2/W130/F7;1;X43Y2/A3;X43Y2/A3/W131;1;X47Y1/CE2;X47Y1/CE2/E211;1;X44Y2/N100;X44Y2/N100/F7;1;X44Y1/E200;X44Y1/E200/N101;1;X46Y1/E210;X46Y1/E210/E202;1;X47Y1/B2;X47Y1/B2/E211;1;X44Y2/F7;;1;X44Y2/W100;X44Y2/W100/F7;1;X43Y2/C1;X43Y2/C1/W101;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_set_LUT3_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 13591 ] ,
          "attributes": {
            "ROUTING": "X45Y2/N260;X45Y2/N260/E261;1;X45Y1/D4;X45Y1/D4/N261;1;X44Y2/E260;X44Y2/E260/E121;1;X46Y2/S260;X46Y2/S260/E262;1;X46Y3/C0;X46Y3/C0/S261;1;X43Y2/SEL0;X43Y2/SEL0/X08;1;X43Y1/N230;X43Y1/N230/N131;1;X43Y0/S230;X43Y0/S230/S232;1;X43Y2/X08;X43Y2/X08/S232;1;X43Y2/SEL2;X43Y2/SEL2/X08;1;X45Y2/SEL6;X45Y2/SEL6/X08;1;X44Y1/SEL1;X44Y1/SEL1/N261;1;X43Y2/E250;X43Y2/E250/OF5;1;X45Y2/X08;X45Y2/X08/E252;1;X45Y2/SEL4;X45Y2/SEL4/X08;1;X43Y2/EW20;X43Y2/EW20/OF5;1;X44Y2/N260;X44Y2/N260/E121;1;X44Y1/SEL5;X44Y1/SEL5/N261;1;X45Y1/SEL0;X45Y1/SEL0/X06;1;X43Y2/OF5;;1;X43Y2/N130;X43Y2/N130/OF5;1;X45Y1/SEL2;X45Y1/SEL2/X06;1;X43Y1/E230;X43Y1/E230/N131;1;X45Y1/X06;X45Y1/X06/E232;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display.colCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 13590 ] ,
          "attributes": {
            "ROUTING": "X43Y2/F3;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display.colCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 13589 ] ,
          "attributes": {
            "ROUTING": "X43Y2/F2;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_set_LUT3_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 13587 ] ,
          "attributes": {
            "ROUTING": "X42Y1/S220;X42Y1/S220/W121;1;X42Y3/C7;X42Y3/C7/S222;1;X43Y1/W210;X43Y1/W210/F1;1;X42Y1/B7;X42Y1/B7/W211;1;X43Y1/E130;X43Y1/E130/F1;1;X44Y1/S230;X44Y1/S230/E131;1;X44Y3/E230;X44Y3/E230/S232;1;X46Y3/B6;X46Y3/B6/E232;1;X44Y1/X02;X44Y1/X02/E211;1;X44Y1/SEL3;X44Y1/SEL3/X02;1;X43Y1/S210;X43Y1/S210/F1;1;X43Y2/X02;X43Y2/X02/S211;1;X43Y2/SEL1;X43Y2/SEL1/X02;1;X43Y1/E210;X43Y1/E210/F1;1;X45Y1/X02;X45Y1/X02/E212;1;X45Y1/SEL1;X45Y1/SEL1/X02;1;X43Y1/S130;X43Y1/S130/F1;1;X43Y2/E230;X43Y2/E230/S131;1;X45Y2/X02;X45Y2/X02/E232;1;X45Y2/SEL5;X45Y2/SEL5/X02;1;X43Y1/F1;;1;X43Y1/EW20;X43Y1/EW20/F1;1;X42Y1/S260;X42Y1/S260/W121;1;X42Y3/D6;X42Y3/D6/S262;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display.colCounter_DFFRE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 13584 ] ,
          "attributes": {
            "ROUTING": "X43Y2/OF0;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display.colCounter_DFFRE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 13583 ] ,
          "attributes": {
            "ROUTING": "X43Y2/OF2;;1",
            "src": "/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display.colCounter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 13580 ] ,
          "attributes": {
            "ROUTING": "X43Y1/F4;;1;X43Y1/XD4;X43Y1/XD4/F4;1"
          }
        },
        "display.colCounter_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 13578 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "display.colCounter[0]": {
          "hide_name": 0,
          "bits": [ 13577 ] ,
          "attributes": {
            "ROUTING": "X47Y2/X07;X47Y2/X07/E262;1;X47Y2/B1;X47Y2/B1/X07;1;X43Y1/X07;X43Y1/X07/Q4;1;X43Y1/A4;X43Y1/A4/X07;1;X43Y1/Q4;;1;X43Y1/SN20;X43Y1/SN20/Q4;1;X43Y2/E260;X43Y2/E260/S121;1;X45Y2/E260;X45Y2/E260/E262;1;X46Y2/SEL4;X46Y2/SEL4/E261;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:23.15-23.25",
            "hdlname": "display colCounter"
          }
        },
        "display.colCounter_DFFRE_Q_3_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 13575 ] ,
          "attributes": {
            "ROUTING": "X47Y2/COUT1;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.colCounter[1]": {
          "hide_name": 0,
          "bits": [ 13573 ] ,
          "attributes": {
            "ROUTING": "X46Y2/EW10;X46Y2/EW10/Q2;1;X47Y2/S250;X47Y2/S250/E111;1;X47Y2/B2;X47Y2/B2/S250;1;X46Y2/Q2;;1;X46Y2/S100;X46Y2/S100/Q2;1;X46Y2/D5;X46Y2/D5/S100;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:23.15-23.25",
            "hdlname": "display colCounter"
          }
        },
        "display.colCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 13572 ] ,
          "attributes": {
            "ROUTING": "X47Y2/F2;;1;X47Y2/W220;X47Y2/W220/F2;1;X46Y2/D2;X46Y2/D2/W221;1"
          }
        },
        "display.colCounter_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 13570 ] ,
          "attributes": {
            "ROUTING": "X47Y2/COUT2;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.colCounter[2]": {
          "hide_name": 0,
          "bits": [ 13568 ] ,
          "attributes": {
            "ROUTING": "X46Y2/E230;X46Y2/E230/Q3;1;X47Y2/B3;X47Y2/B3/E231;1;X46Y2/Q3;;1;X46Y2/N100;X46Y2/N100/Q3;1;X46Y2/C5;X46Y2/C5/N100;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:23.15-23.25",
            "hdlname": "display colCounter"
          }
        },
        "display.colCounter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 13567 ] ,
          "attributes": {
            "ROUTING": "X47Y2/F3;;1;X47Y2/W130;X47Y2/W130/F3;1;X46Y2/S270;X46Y2/S270/W131;1;X46Y2/D3;X46Y2/D3/S270;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 14137 ] ,
          "attributes": {
            "ROUTING": "X47Y2/A5;X47Y2/A5/W210;1;X40Y1/D2;X40Y1/D2/S270;1;X40Y2/A0;X40Y2/A0/E210;1;X41Y4/A3;X41Y4/A3/N210;1;X42Y2/A1;X42Y2/A1/E210;1;X40Y2/A4;X40Y2/A4/E271;1;X42Y2/E210;X42Y2/E210/VSS;1;X42Y2/A0;X42Y2/A0/E210;1;X38Y2/A3;X38Y2/A3/N210;1;X42Y1/D2;X42Y1/D2/X08;1;X44Y4/D3;X44Y4/D3/S270;1;X38Y2/N210;X38Y2/N210/VSS;1;X38Y2/A2;X38Y2/A2/N210;1;X44Y4/D0;X44Y4/D0/E270;1;X45Y3/A0;X45Y3/A0/N271;1;X43Y3/A5;X43Y3/A5/W210;1;X39Y2/A2;X39Y2/A2/N210;1;X39Y2/A5;X39Y2/A5/W210;1;X42Y1/B3;X42Y1/B3/S250;1;X42Y1/D5;X42Y1/D5/S262;1;X41Y1/D0;X41Y1/D0/X06;1;X43Y4/B1;X43Y4/B1/W211;1;X44Y2/A5;X44Y2/A5/W210;1;X39Y1/D4;X39Y1/D4/W270;1;X38Y2/A5;X38Y2/A5/W210;1;X44Y3/A5;X44Y3/A5/N231;1;X41Y1/X06;X41Y1/X06/W231;1;X41Y1/D1;X41Y1/D1/X06;1;X43Y4/D3;X43Y4/D3/S270;1;X42Y4/D4;X42Y4/D4/W270;1;X45Y4/N270;X45Y4/N270/VSS;1;X45Y3/A1;X45Y3/A1/N271;1;X44Y2/A2;X44Y2/A2/N210;1;X39Y1/W270;X39Y1/W270/VSS;1;X39Y1/D5;X39Y1/D5/W270;1;X44Y4/E270;X44Y4/E270/VSS;1;X44Y4/D1;X44Y4/D1/E270;1;X41Y2/A2;X41Y2/A2/N210;1;X42Y4/E270;X42Y4/E270/VSS;1;X42Y4/D1;X42Y4/D1/E270;1;X45Y3/A2;X45Y3/A2/N210;1;X43Y4/D0;X43Y4/D0/E270;1;X42Y4/E250;X42Y4/E250/VSS;1;X42Y4/B5;X42Y4/B5/E250;1;X41Y1/B3;X41Y1/B3/S250;1;X41Y1/B4;X41Y1/B4/W231;1;X40Y2/E210;X40Y2/E210/VSS;1;X40Y2/A1;X40Y2/A1/E210;1;X41Y1/D4;X41Y1/D4/W270;1;X44Y4/W210;X44Y4/W210/VSS;1;X43Y3/A3;X43Y3/A3/N210;1;X39Y2/E270;X39Y2/E270/VSS;1;X40Y2/A5;X40Y2/A5/E271;1;X42Y1/B4;X42Y1/B4/E250;1;X41Y1/B0;X41Y1/B0/W250;1;X41Y2/A0;X41Y2/A0/E210;1;X42Y0/N260;X42Y0/N260/VSS;1;X42Y1/D4;X42Y1/D4/S262;1;X42Y1/B1;X42Y1/B1/W250;1;X42Y4/D3;X42Y4/D3/S270;1;X45Y3/N210;X45Y3/N210/VSS;1;X45Y3/A3;X45Y3/A3/N210;1;X42Y1/X08;X42Y1/X08/W251;1;X42Y1/D3;X42Y1/D3/X08;1;X44Y4/B0;X44Y4/B0/N231;1;X40Y1/X06;X40Y1/X06/W231;1;X40Y1/D0;X40Y1/D0/X06;1;X43Y4/D4;X43Y4/D4/W270;1;X44Y3/A0;X44Y3/A0/S271;1;X41Y1/D3;X41Y1/D3/S270;1;X45Y3/N250;X45Y3/N250/VSS;1;X45Y2/A0;X45Y2/A0/N251;1;X44Y2/W210;X44Y2/W210/VSS;1;X44Y2/A4;X44Y2/A4/W210;1;X43Y4/S250;X43Y4/S250/VSS;1;X43Y4/B3;X43Y4/B3/S250;1;X41Y4/N210;X41Y4/N210/VSS;1;X41Y4/A2;X41Y4/A2/N210;1;X44Y2/N210;X44Y2/N210/VSS;1;X44Y2/A3;X44Y2/A3/N210;1;X42Y1/W230;X42Y1/W230/VSS;1;X41Y1/B5;X41Y1/B5/W231;1;X44Y3/A2;X44Y3/A2/N210;1;X44Y4/B3;X44Y4/B3/N231;1;X42Y4/S250;X42Y4/S250/VSS;1;X42Y4/B3;X42Y4/B3/S250;1;X42Y1/W250;X42Y1/W250/VSS;1;X42Y1/B0;X42Y1/B0/W250;1;X40Y1/S270;X40Y1/S270/VSS;1;X40Y1/D3;X40Y1/D3/S270;1;X44Y4/N230;X44Y4/N230/VSS;1;X44Y3/A4;X44Y3/A4/N231;1;X39Y1/D2;X39Y1/D2/S270;1;X39Y2/N210;X39Y2/N210/VSS;1;X39Y2/A3;X39Y2/A3/N210;1;X39Y2/N250;X39Y2/N250/VSS;1;X39Y1/B4;X39Y1/B4/N251;1;X43Y1/E270;X43Y1/E270/VSS;1;X43Y1/D0;X43Y1/D0/E270;1;X44Y4/S270;X44Y4/S270/VSS;1;X44Y4/D2;X44Y4/D2/S270;1;X42Y1/E250;X42Y1/E250/VSS;1;X42Y1/B5;X42Y1/B5/E250;1;X40Y1/B5;X40Y1/B5/W231;1;X42Y4/S270;X42Y4/S270/VSS;1;X42Y4/D2;X42Y4/D2/S270;1;X44Y4/W270;X44Y4/W270/VSS;1;X44Y4/D4;X44Y4/D4/W270;1;X47Y2/A2;X47Y2/A2/N210;1;X43Y4/W270;X43Y4/W270/VSS;1;X43Y4/D5;X43Y4/D5/W270;1;X41Y2/E210;X41Y2/E210/VSS;1;X41Y2/A1;X41Y2/A1/E210;1;X47Y2/N210;X47Y2/N210/VSS;1;X47Y2/A3;X47Y2/A3/N210;1;X42Y1/D0;X42Y1/D0/E270;1;X41Y1/S270;X41Y1/S270/VSS;1;X41Y1/D2;X41Y1/D2/S270;1;X40Y1/D5;X40Y1/D5/W270;1;X43Y4/E270;X43Y4/E270/VSS;1;X43Y4/D1;X43Y4/D1/E270;1;X44Y5/N230;X44Y5/N230/VSS;1;X44Y4/B2;X44Y4/B2/N231;1;X42Y4/W270;X42Y4/W270/VSS;1;X42Y4/D5;X42Y4/D5/W270;1;X43Y3/W210;X43Y3/W210/VSS;1;X43Y3/A4;X43Y3/A4/W210;1;X41Y2/N210;X41Y2/N210/VSS;1;X41Y2/A3;X41Y2/A3/N210;1;X38Y2/W210;X38Y2/W210/VSS;1;X38Y2/A4;X38Y2/A4/W210;1;X41Y1/W270;X41Y1/W270/VSS;1;X41Y1/D5;X41Y1/D5/W270;1;X44Y2/S270;X44Y2/S270/VSS;1;X44Y3/A1;X44Y3/A1/S271;1;X43Y4/S270;X43Y4/S270/VSS;1;X43Y4/D2;X43Y4/D2/S270;1;X40Y1/D1;X40Y1/D1/X06;1;X39Y1/D1;X39Y1/D1/X08;1;X41Y2/A5;X41Y2/A5/W210;1;X39Y2/A1;X39Y2/A1/E210;1;X45Y3/W210;X45Y3/W210/VSS;1;X45Y3/A4;X45Y3/A4/W210;1;X43Y1/W250;X43Y1/W250/VSS;1;X43Y1/B0;X43Y1/B0/W250;1;X44Y3/N210;X44Y3/N210/VSS;1;X44Y3/A3;X44Y3/A3/N210;1;X42Y1/E270;X42Y1/E270/VSS;1;X42Y1/D1;X42Y1/D1/E270;1;X40Y1/B3;X40Y1/B3/S250;1;X40Y1/W270;X40Y1/W270/VSS;1;X40Y1/D4;X40Y1/D4/W270;1;X39Y1/S270;X39Y1/S270/VSS;1;X39Y1/D3;X39Y1/D3/S270;1;X40Y1/S250;X40Y1/S250/VSS;1;X40Y1/B2;X40Y1/B2/S250;1;X40Y2/A3;X40Y2/A3/N210;1;X43Y3/N210;X43Y3/N210/VSS;1;X43Y3/A2;X43Y3/A2/N210;1;X41Y2/W210;X41Y2/W210/VSS;1;X41Y2/A4;X41Y2/A4/W210;1;X41Y1/W230;X41Y1/W230/VSS;1;X40Y1/B4;X40Y1/B4/W231;1;X47Y2/W210;X47Y2/W210/VSS;1;X47Y2/A4;X47Y2/A4/W210;1;X40Y2/N210;X40Y2/N210/VSS;1;X40Y2/A2;X40Y2/A2/N210;1;X39Y2/W210;X39Y2/W210/VSS;1;X39Y2/A4;X39Y2/A4/W210;1;X41Y1/S250;X41Y1/S250/VSS;1;X41Y1/B2;X41Y1/B2/S250;1;X39Y1/S250;X39Y1/S250/VSS;1;X39Y1/B2;X39Y1/B2/S250;1;X39Y1/X08;X39Y1/X08/W271;1;X39Y2/E210;X39Y2/E210/VSS;1;X39Y2/A0;X39Y2/A0/E210;1;X42Y1/S250;X42Y1/S250/VSS;1;X42Y1/B2;X42Y1/B2/S250;1;X0Y0/VSS;;1;X41Y1/W250;X41Y1/W250/VSS;1;X41Y1/B1;X41Y1/B1/W250;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 14136 ] ,
          "attributes": {
            "ROUTING": "X41Y2/D1;X41Y2/D1/X03;1;X43Y3/C3;X43Y3/C3/X04;1;X39Y2/C2;X39Y2/C2/X04;1;X39Y2/D3;X39Y2/D3/E260;1;X44Y2/C2;X44Y2/C2/X04;1;X43Y3/D1;X43Y3/D1/X03;1;X41Y2/D3;X41Y2/D3/X03;1;X44Y4/B1;X44Y4/B1/X04;1;X44Y4/C2;X44Y4/C2/X04;1;X43Y3/D3;X43Y3/D3/X03;1;X39Y1/C0;X39Y1/C0/X04;1;X39Y2/C3;X39Y2/C3/X04;1;X40Y1/C3;X40Y1/C3/X04;1;X45Y2/X04;X45Y2/X04/VCC;1;X45Y2/C0;X45Y2/C0/X04;1;X47Y2/C2;X47Y2/C2/X04;1;X44Y2/C3;X44Y2/C3/X04;1;X44Y4/C1;X44Y4/C1/X04;1;X47Y2/D4;X47Y2/D4/X04;1;X38Y2/X03;X38Y2/X03/VCC;1;X38Y2/A1;X38Y2/A1/X03;1;X41Y4/C2;X41Y4/C2/W220;1;X41Y1/C0;X41Y1/C0/X04;1;X44Y2/C4;X44Y2/C4/S220;1;X41Y4/X03;X41Y4/X03/VCC;1;X41Y4/A1;X41Y4/A1/X03;1;X38Y2/C5;X38Y2/C5/X08;1;X44Y2/D5;X44Y2/D5/X04;1;X44Y3/D0;X44Y3/D0/X08;1;X40Y2/C3;X40Y2/C3/W220;1;X45Y3/C3;X45Y3/C3/X04;1;X43Y3/C4;X43Y3/C4/S220;1;X42Y1/C0;X42Y1/C0/X04;1;X40Y1/C2;X40Y1/C2/X04;1;X41Y2/C0;X41Y2/C0/X04;1;X44Y4/C5;X44Y4/C5/X08;1;X45Y3/D1;X45Y3/D1/X08;1;X40Y2/C5;X40Y2/C5/S220;1;X39Y1/C3;X39Y1/C3/X04;1;X39Y2/C4;X39Y2/C4/S220;1;X43Y3/D4;X43Y3/D4/X04;1;X44Y2/D4;X44Y2/D4/X04;1;X39Y2/C0;X39Y2/C0/X04;1;X42Y4/C0;X42Y4/C0/X04;1;X47Y2/C4;X47Y2/C4/X08;1;X43Y1/C1;X43Y1/C1/X04;1;X43Y1/X04;X43Y1/X04/VCC;1;X43Y1/C0;X43Y1/C0/X04;1;X42Y4/C1;X42Y4/C1/X04;1;X45Y3/D0;X45Y3/D0/X08;1;X42Y1/C5;X42Y1/C5/W241;1;X45Y3/C2;X45Y3/C2/X04;1;X45Y3/X08;X45Y3/X08/VCC;1;X45Y3/C4;X45Y3/C4/X08;1;X44Y2/D3;X44Y2/D3/N221;1;X38Y2/C1;X38Y2/C1/X04;1;X38Y2/C0;X38Y2/C0/X04;1;X42Y2/C1;X42Y2/C1/X04;1;X41Y4/W220;X41Y4/W220/VCC;1;X41Y4/C3;X41Y4/C3/W220;1;X41Y2/C5;X41Y2/C5/S220;1;X39Y1/C4;X39Y1/C4/S220;1;X41Y4/C1;X41Y4/C1/N220;1;X47Y2/D3;X47Y2/D3/X03;1;X40Y1/C4;X40Y1/C4/X08;1;X41Y1/C1;X41Y1/C1/X04;1;X40Y1/B1;X40Y1/B1/X04;1;X40Y1/B0;X40Y1/B0/X04;1;X43Y4/C2;X43Y4/C2/X04;1;X41Y4/D3;X41Y4/D3/X08;1;X38Y2/D3;X38Y2/D3/X08;1;X39Y2/D0;X39Y2/D0/S260;1;X43Y4/B4;X43Y4/B4/X08;1;X44Y3/D4;X44Y3/D4/X04;1;X43Y4/C0;X43Y4/C0/X04;1;X39Y2/D5;X39Y2/D5/X04;1;X45Y3/D2;X45Y3/D2/E260;1;X40Y2/D5;X40Y2/D5/N260;1;X39Y1/B5;X39Y1/B5/X03;1;X40Y2/S220;X40Y2/S220/VCC;1;X40Y2/C4;X40Y2/C4/S220;1;X41Y4/N220;X41Y4/N220/VCC;1;X41Y4/C0;X41Y4/C0/N220;1;X40Y2/D0;X40Y2/D0/S260;1;X43Y1/W240;X43Y1/W240/VCC;1;X42Y1/C4;X42Y1/C4/W241;1;X44Y2/S220;X44Y2/S220/VCC;1;X44Y2/C5;X44Y2/C5/S220;1;X41Y1/C5;X41Y1/C5/X08;1;X41Y2/D4;X41Y2/D4/X04;1;X44Y4/C3;X44Y4/C3/X04;1;X38Y2/C3;X38Y2/C3/X04;1;X44Y4/B4;X44Y4/B4/X08;1;X44Y3/D2;X44Y3/D2/X08;1;X39Y2/S260;X39Y2/S260/VCC;1;X39Y2/D1;X39Y2/D1/S260;1;X39Y1/C2;X39Y1/C2/X04;1;X40Y2/D3;X40Y2/D3/S270;1;X41Y2/C2;X41Y2/C2/X04;1;X42Y1/C2;X42Y1/C2/X04;1;X42Y4/C5;X42Y4/C5/X08;1;X41Y4/X08;X41Y4/X08/VCC;1;X41Y4/D2;X41Y4/D2/X08;1;X38Y2/D4;X38Y2/D4/X07;1;X44Y2/S260;X44Y2/S260/VCC;1;X44Y2/D1;X44Y2/D1/S260;1;X44Y2/A1;X44Y2/A1/N200;1;X40Y2/C0;X40Y2/C0/N220;1;X41Y2/C1;X41Y2/C1/X04;1;X40Y2/N260;X40Y2/N260/VCC;1;X40Y2/D4;X40Y2/D4/N260;1;X41Y2/S220;X41Y2/S220/VCC;1;X41Y2/C4;X41Y2/C4/S220;1;X41Y2/X04;X41Y2/X04/VCC;1;X41Y2/D5;X41Y2/D5/X04;1;X40Y2/S260;X40Y2/S260/VCC;1;X40Y2/D1;X40Y2/D1/S260;1;X44Y3/D1;X44Y3/D1/X08;1;X40Y2/S270;X40Y2/S270/VCC;1;X40Y2/D2;X40Y2/D2/S270;1;X39Y2/C1;X39Y2/C1/X04;1;X42Y1/C1;X42Y1/C1/X04;1;X44Y4/C4;X44Y4/C4/X08;1;X44Y4/X08;X44Y4/X08/VCC;1;X43Y3/C1;X43Y3/C1/X04;1;X39Y1/X04;X39Y1/X04/VCC;1;X39Y1/C1;X39Y1/C1/X04;1;X40Y1/X08;X40Y1/X08/VCC;1;X40Y1/C5;X40Y1/C5/X08;1;X43Y3/C0;X43Y3/C0/X04;1;X44Y3/N220;X44Y3/N220/VCC;1;X44Y2/D2;X44Y2/D2/N221;1;X39Y1/S220;X39Y1/S220/VCC;1;X39Y1/C5;X39Y1/C5/S220;1;X44Y3/C3;X44Y3/C3/X04;1;X44Y3/D3;X44Y3/D3/X08;1;X44Y3/C4;X44Y3/C4/X08;1;X50Y27/S220;X50Y27/S220/VCC;1;X50Y27/C4;X50Y27/C4/S220;1;X41Y1/C3;X41Y1/C3/X04;1;X42Y4/B1;X42Y4/B1/X04;1;X42Y2/X04;X42Y2/X04/VCC;1;X42Y2/C0;X42Y2/C0/X04;1;X43Y4/X07;X43Y4/X07/VCC;1;X43Y4/B0;X43Y4/B0/X07;1;X47Y2/C0;X47Y2/C0/X04;1;X38Y2/C4;X38Y2/C4/X08;1;X43Y3/D5;X43Y3/D5/X04;1;X38Y2/D2;X38Y2/D2/X08;1;X43Y3/D2;X43Y3/D2/X03;1;X38Y2/X08;X38Y2/X08/VCC;1;X38Y2/D1;X38Y2/D1/X08;1;X47Y2/C3;X47Y2/C3/X04;1;X41Y2/W220;X41Y2/W220/VCC;1;X41Y2/C3;X41Y2/C3/W220;1;X42Y4/C2;X42Y4/C2/X04;1;X44Y3/X08;X44Y3/X08/VCC;1;X44Y3/C5;X44Y3/C5/X08;1;X39Y1/X03;X39Y1/X03/VCC;1;X39Y1/B3;X39Y1/B3/X03;1;X44Y2/C0;X44Y2/C0/X04;1;X41Y1/X08;X41Y1/X08/VCC;1;X41Y1/C4;X41Y1/C4/X08;1;X40Y1/C0;X40Y1/C0/X04;1;X43Y4/W240;X43Y4/W240/VCC;1;X43Y4/B2;X43Y4/B2/W240;1;X41Y1/X04;X41Y1/X04/VCC;1;X41Y1/C2;X41Y1/C2/X04;1;X47Y2/C5;X47Y2/C5/X08;1;X47Y2/D5;X47Y2/D5/X04;1;X42Y4/C4;X42Y4/C4/X08;1;X45Y2/X03;X45Y2/X03/VCC;1;X45Y2/D0;X45Y2/D0/X03;1;X42Y1/X04;X42Y1/X04/VCC;1;X42Y1/C3;X42Y1/C3/X04;1;X42Y4/B2;X42Y4/B2/X04;1;X39Y2/E260;X39Y2/E260/VCC;1;X39Y2/D2;X39Y2/D2/E260;1;X39Y1/X07;X39Y1/X07/VCC;1;X39Y1/B1;X39Y1/B1/X07;1;X44Y3/C2;X44Y3/C2/X04;1;X45Y3/C0;X45Y3/C0/X04;1;X39Y2/X04;X39Y2/X04/VCC;1;X39Y2/D4;X39Y2/D4/X04;1;X47Y2/X04;X47Y2/X04/VCC;1;X47Y2/C1;X47Y2/C1/X04;1;X44Y3/C0;X44Y3/C0/X04;1;X47Y2/X03;X47Y2/X03/VCC;1;X47Y2/A1;X47Y2/A1/X03;1;X41Y2/D0;X41Y2/D0/X03;1;X43Y4/C5;X43Y4/C5/X08;1;X44Y2/N200;X44Y2/N200/VCC;1;X43Y4/C3;X43Y4/C3/X04;1;X40Y2/N220;X40Y2/N220/VCC;1;X40Y2/C1;X40Y2/C1/N220;1;X38Y2/X04;X38Y2/X04/VCC;1;X38Y2/C2;X38Y2/C2/X04;1;X43Y3/X03;X43Y3/X03/VCC;1;X43Y3/A1;X43Y3/A1/X03;1;X41Y4/S260;X41Y4/S260/VCC;1;X41Y4/D1;X41Y4/D1/S260;1;X47Y2/D1;X47Y2/D1/X08;1;X45Y3/D4;X45Y3/D4/X04;1;X43Y4/X08;X43Y4/X08/VCC;1;X43Y4/C4;X43Y4/C4/X08;1;X42Y2/D0;X42Y2/D0/E270;1;X43Y3/X04;X43Y3/X04/VCC;1;X43Y3/C2;X43Y3/C2/X04;1;X38Y2/X07;X38Y2/X07/VCC;1;X38Y2/D5;X38Y2/D5/X07;1;X45Y3/E260;X45Y3/E260/VCC;1;X45Y3/D3;X45Y3/D3/E260;1;X44Y4/X04;X44Y4/X04/VCC;1;X44Y4/C0;X44Y4/C0/X04;1;X44Y2/X04;X44Y2/X04/VCC;1;X44Y2/C1;X44Y2/C1/X04;1;X43Y3/S220;X43Y3/S220/VCC;1;X43Y3/C5;X43Y3/C5/S220;1;X42Y4/X04;X42Y4/X04/VCC;1;X42Y4/C3;X42Y4/C3/X04;1;X45Y3/X04;X45Y3/X04/VCC;1;X45Y3/C1;X45Y3/C1/X04;1;X40Y2/W220;X40Y2/W220/VCC;1;X40Y2/C2;X40Y2/C2/W220;1;X42Y4/X08;X42Y4/X08/VCC;1;X42Y4/B4;X42Y4/B4/X08;1;X41Y2/X03;X41Y2/X03/VCC;1;X41Y2/D2;X41Y2/D2/X03;1;X43Y4/B5;X43Y4/B5/X08;1;X43Y4/X04;X43Y4/X04/VCC;1;X43Y4/N220;X43Y4/N220/VCC;1;X43Y4/C1;X43Y4/C1/N220;1;X42Y2/E270;X42Y2/E270/VCC;1;X42Y2/D1;X42Y2/D1/E270;1;X39Y2/S220;X39Y2/S220/VCC;1;X39Y2/C5;X39Y2/C5/S220;1;X44Y3/X04;X44Y3/X04/VCC;1;X44Y3/C1;X44Y3/C1/X04;1;X47Y2/X08;X47Y2/X08/VCC;1;X47Y2/D2;X47Y2/D2/X08;1;X40Y1/X04;X40Y1/X04/VCC;1;X40Y1/C1;X40Y1/C1/X04;1;X0Y0/VCC;;1;X44Y3/N260;X44Y3/N260/VCC;1;X44Y3/D5;X44Y3/D5/N260;1"
          }
        },
        "display.colCounter_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X47Y2/COUT4;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.colCounter_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9424 ] ,
          "attributes": {
            "ROUTING": "X47Y2/COUT3;;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:80.43-80.57|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/var/home/abhi/.oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "display.colCounter[3]": {
          "hide_name": 0,
          "bits": [ 9422 ] ,
          "attributes": {
            "ROUTING": "X46Y3/SN10;X46Y3/SN10/Q3;1;X46Y2/E210;X46Y2/E210/N111;1;X47Y2/B4;X47Y2/B4/E211;1;X46Y3/Q3;;1;X46Y3/N100;X46Y3/N100/Q3;1;X46Y2/B5;X46Y2/B5/N101;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:23.15-23.25",
            "hdlname": "display colCounter"
          }
        },
        "display.colCounter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9421 ] ,
          "attributes": {
            "ROUTING": "X47Y2/F4;;1;X47Y2/S100;X47Y2/S100/F4;1;X47Y3/W200;X47Y3/W200/S101;1;X46Y3/D3;X46Y3/D3/W201;1"
          }
        },
        "display.txState_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X46Y2/LSR0;X46Y2/LSR0/N271;1;X43Y1/LSR1;X43Y1/LSR1/N272;1;X46Y3/N270;X46Y3/N270/E272;1;X46Y2/LSR1;X46Y2/LSR1/N271;1;X44Y3/W270;X44Y3/W270/F7;1;X43Y3/N270;X43Y3/N270/W271;1;X43Y1/LSR2;X43Y1/LSR2/N272;1;X44Y3/N270;X44Y3/N270/F7;1;X44Y1/E270;X44Y1/E270/N272;1;X45Y1/LSR2;X45Y1/LSR2/E271;1;X44Y3/F7;;1;X44Y3/E270;X44Y3/E270/F7;1;X46Y3/LSR1;X46Y3/LSR1/E272;1"
          }
        },
        "display.colCounter[4]": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": "X46Y2/E130;X46Y2/E130/Q1;1;X47Y2/B5;X47Y2/B5/E131;1;X46Y2/Q1;;1;X46Y2/X06;X46Y2/X06/Q1;1;X46Y2/A5;X46Y2/A5/X06;1",
            "src": "/home/abhi/Dev/Verilog/chip8/display.v:23.15-23.25",
            "hdlname": "display colCounter"
          }
        },
        "display.colCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9416 ] ,
          "attributes": {
            "ROUTING": "X47Y2/F5;;1;X47Y2/EW20;X47Y2/EW20/F5;1;X46Y2/D1;X46Y2/D1/W121;1"
          }
        },
        "display.colCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9415 ] ,
          "attributes": {
            "ROUTING": "X43Y2/N210;X43Y2/N210/OF1;1;X43Y1/CE2;X43Y1/CE2/N211;1;X44Y2/LSR2;X44Y2/LSR2/E211;1;X44Y2/LSR1;X44Y2/LSR1/E211;1;X45Y2/LSR1;X45Y2/LSR1/E212;1;X46Y2/CE0;X46Y2/CE0/E211;1;X43Y2/E210;X43Y2/E210/OF1;1;X45Y2/E210;X45Y2/E210/E212;1;X46Y2/CE1;X46Y2/CE1/E211;1;X43Y2/OF1;;1;X43Y2/SN10;X43Y2/SN10/OF1;1;X43Y3/E210;X43Y3/E210/S111;1;X45Y3/E210;X45Y3/E210/E212;1;X46Y3/CE1;X46Y3/CE1/E211;1"
          }
        },
        "delay_timer.clk": {
          "hide_name": 0,
          "bits": [ 9411 ] ,
          "attributes": {
            "ROUTING": "X47Y1/X02;X47Y1/X02/W211;1;X47Y1/CLK2;X47Y1/CLK2/X02;1;X41Y3/CLK2;X41Y3/CLK2/N241;1;X43Y4/N240;X43Y4/N240/N242;1;X43Y3/CLK1;X43Y3/CLK1/N241;1;X44Y3/CLK0;X44Y3/CLK0/N241;1;X42Y2/E230;X42Y2/E230/E232;1;X44Y2/X02;X44Y2/X02/E232;1;X44Y2/CLK2;X44Y2/CLK2/X02;1;X42Y3/CLK2;X42Y3/CLK2/X02;1;X42Y3/CLK1;X42Y3/CLK1/X02;1;X46Y3/CLK1;X46Y3/CLK1/E242;1;X46Y1/CLK1;X46Y1/CLK1/E242;1;X45Y5/CLK1;X45Y5/CLK1/X01;1;X44Y3/CLK1;X44Y3/CLK1/N241;1;X41Y6/E800;X41Y6/E800/E101;1;X45Y6/N200;X45Y6/N200/E804;1;X45Y5/X01;X45Y5/X01/N201;1;X45Y5/CLK2;X45Y5/CLK2/X01;1;X40Y2/CLK1;X40Y2/CLK1/X04;1;X38Y1/CLK2;X38Y1/CLK2/X02;1;X38Y1/CLK0;X38Y1/CLK0/X02;1;X46Y3/CLK0;X46Y3/CLK0/E242;1;X45Y3/CLK1;X45Y3/CLK1/E241;1;X44Y5/X02;X44Y5/X02/N211;1;X44Y5/CLK2;X44Y5/CLK2/X02;1;X41Y2/CLK2;X41Y2/CLK2/X02;1;X43Y1/CLK2;X43Y1/CLK2/X02;1;X40Y3/E210;X40Y3/E210/N211;1;X42Y3/X02;X42Y3/X02/E212;1;X42Y3/CLK0;X42Y3/CLK0/X02;1;X43Y1/X02;X43Y1/X02/E211;1;X43Y1/CLK1;X43Y1/CLK1/X02;1;X40Y3/X02;X40Y3/X02/N211;1;X40Y3/CLK1;X40Y3/CLK1/X02;1;X42Y2/X02;X42Y2/X02/E232;1;X42Y2/CLK1;X42Y2/CLK1/X02;1;X41Y6/E240;X41Y6/E240/E101;1;X43Y6/N240;X43Y6/N240/E242;1;X43Y5/CLK0;X43Y5/CLK0/N241;1;X45Y4/CLK0;X45Y4/CLK0/X02;1;X46Y2/CLK0;X46Y2/CLK0/X02;1;X41Y2/CLK1;X41Y2/CLK1/X02;1;X40Y1/W230;X40Y1/W230/S808;1;X38Y1/X02;X38Y1/X02/W232;1;X38Y1/CLK1;X38Y1/CLK1/X02;1;X40Y1/E200;X40Y1/E200/S808;1;X42Y1/E210;X42Y1/E210/E202;1;X44Y1/E240;X44Y1/E240/E212;1;X45Y1/CLK2;X45Y1/CLK2/E241;1;X44Y2/E240;X44Y2/E240/N242;1;X45Y2/CLK1;X45Y2/CLK1/E241;1;X40Y3/W210;X40Y3/W210/N211;1;X38Y3/X02;X38Y3/X02/W212;1;X38Y3/CLK0;X38Y3/CLK0/X02;1;X40Y2/CLK0;X40Y2/CLK0/X04;1;X39Y2/CLK1;X39Y2/CLK1/X02;1;X40Y6/E100;X40Y6/E100/E808;1;X41Y6/N240;X41Y6/N240/E101;1;X41Y4/N240;X41Y4/N240/N242;1;X41Y3/CLK1;X41Y3/CLK1/N241;1;X44Y4/E210;X44Y4/E210/N212;1;X45Y4/X02;X45Y4/X02/E211;1;X45Y4/CLK1;X45Y4/CLK1/X02;1;X44Y2/CLK1;X44Y2/CLK1/N242;1;X40Y2/E800;X40Y2/E800/N804;1;X48Y2/W230;X48Y2/W230/E808;1;X46Y2/X02;X46Y2/X02/W232;1;X46Y2/CLK1;X46Y2/CLK1/X02;1;X44Y3/CLK2;X44Y3/CLK2/N241;1;X40Y2/E230;X40Y2/E230/N804;1;X41Y2/X02;X41Y2/X02/E231;1;X41Y2/CLK0;X41Y2/CLK0/X02;1;X39Y2/CLK0;X39Y2/CLK0/X02;1;X40Y6/N800;X40Y6/N800/E808;1;X40Y2/W230;X40Y2/W230/N804;1;X39Y2/X02;X39Y2/X02/W231;1;X39Y2/CLK2;X39Y2/CLK2/X02;1;X40Y6/N200;X40Y6/N200/E808;1;X40Y4/N210;X40Y4/N210/N202;1;X40Y2/X04;X40Y2/X04/N212;1;X40Y2/CLK2;X40Y2/CLK2/X04;1;X48Y6/N810;X48Y6/N810/E818;1;X48Y1/W210;X48Y1/W210/S818;1;X46Y1/X02;X46Y1/X02/W212;1;X46Y1/CLK0;X46Y1/CLK0/X02;1;X45Y3/CLK0;X45Y3/CLK0/E241;1;X0Y6/F6;;1;X0Y6/E830;X0Y6/E830/F6;1;X8Y6/E830;X8Y6/E830/E838;1;X16Y6/E830;X16Y6/E830/E838;1;X24Y6/E830;X24Y6/E830/E838;1;X32Y6/E800;X32Y6/E800/E838;1;X40Y6/E810;X40Y6/E810/E808;1;X44Y6/N210;X44Y6/N210/E814;1;X44Y4/N240;X44Y4/N240/N212;1;X44Y3/E240;X44Y3/E240/N241;1;X45Y3/CLK2;X45Y3/CLK2/E241;1",
            "src": "/home/abhi/Dev/Verilog/chip8/timer.v:4.11-4.14",
            "hdlname": "sound_timer clk"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9405 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/home/abhi/Dev/Verilog/chip8/chip8.v:2.11-2.14"
          }
        }
      }
    }
  }
}
