<snippet>
	<content><![CDATA[
// intitialize ${1:clk}
initial ${1:clk} = 1'b1 ;
always #(${2:PERIOD}/2) ${1:clk} = ~${1:clk} ;
]]></content>
	<!-- Optional: Set a tabTrigger to define how to trigger the snippet -->
	<tabTrigger>initclk</tabTrigger>
	<!-- Optional: Set a scope to limit where the snippet will trigger -->
	<scope>source.verilog</scope>
</snippet>
