{
  "expireTime": 9007200830742065000,
  "key": "transformer-remark-markdown-ast-375cfac8fadbc98623c75aa5eefc1fa8-gatsby-remark-imagesgatsby-remark-responsive-iframegatsby-remark-prismjsgatsby-remark-copy-linked-filesgatsby-remark-smartypantsgatsby-remark-reading-time-",
  "val": {
    "type": "root",
    "children": [
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "The ",
            "position": {
              "start": { "line": 2, "column": 1, "offset": 1 },
              "end": { "line": 2, "column": 5, "offset": 5 },
              "indent": []
            }
          },
          {
            "type": "strong",
            "children": [
              {
                "type": "text",
                "value": "compute-to-global-memory-access",
                "position": {
                  "start": { "line": 2, "column": 7, "offset": 7 },
                  "end": { "line": 2, "column": 38, "offset": 38 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 2, "column": 5, "offset": 5 },
              "end": { "line": 2, "column": 40, "offset": 40 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": " ratio has major implications on the performance of a CUDA kernel. Programs whose execution speed is limited by memory access throughput as memory-bound programs.",
            "position": {
              "start": { "line": 2, "column": 40, "offset": 40 },
              "end": { "line": 2, "column": 202, "offset": 202 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 2, "column": 1, "offset": 1 },
          "end": { "line": 2, "column": 202, "offset": 202 },
          "indent": []
        }
      },
      {
        "type": "heading",
        "depth": 2,
        "children": [
          {
            "type": "text",
            "value": "Memory as a Limiting Factor to Parallelism",
            "position": {
              "start": { "line": 4, "column": 4, "offset": 207 },
              "end": { "line": 4, "column": 46, "offset": 249 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 4, "column": 1, "offset": 204 },
          "end": { "line": 4, "column": 46, "offset": 249 },
          "indent": []
        }
      },
      {
        "type": "heading",
        "depth": 3,
        "children": [
          {
            "type": "text",
            "value": "the more the thread requires, the fewer of them can run in parallel",
            "position": {
              "start": { "line": 6, "column": 5, "offset": 255 },
              "end": { "line": 6, "column": 72, "offset": 322 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 6, "column": 1, "offset": 251 },
          "end": { "line": 6, "column": 72, "offset": 322 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "While CUDA registers and shared memory can be extremely effective in reducing the number of accesses to global memory, one must be careful to stay within the capacity of these memories. These memories are forms of resources necessary for thread execution. Each CUDA device offers limited resources, thereby ",
            "position": {
              "start": { "line": 8, "column": 1, "offset": 324 },
              "end": { "line": 8, "column": 308, "offset": 631 },
              "indent": []
            }
          },
          {
            "type": "strong",
            "children": [
              {
                "type": "text",
                "value": "limiting the number of threads that can simultaneously reside in the SM for a given application",
                "position": {
                  "start": { "line": 8, "column": 310, "offset": 633 },
                  "end": { "line": 8, "column": 405, "offset": 728 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 8, "column": 308, "offset": 631 },
              "end": { "line": 8, "column": 407, "offset": 730 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": ". ",
            "position": {
              "start": { "line": 8, "column": 407, "offset": 730 },
              "end": { "line": 8, "column": 409, "offset": 732 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 8, "column": 1, "offset": 324 },
          "end": { "line": 8, "column": 409, "offset": 732 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "In general, ",
            "position": {
              "start": { "line": 10, "column": 1, "offset": 734 },
              "end": { "line": 10, "column": 13, "offset": 746 },
              "indent": []
            }
          },
          {
            "type": "strong",
            "children": [
              {
                "type": "text",
                "value": "the more resources each thread requires, the fewer the threads that can reside in each SM, and likewise, the fewer the threads that can run in parallel in the entire device",
                "position": {
                  "start": { "line": 10, "column": 15, "offset": 748 },
                  "end": { "line": 10, "column": 187, "offset": 920 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 10, "column": 13, "offset": 746 },
              "end": { "line": 10, "column": 189, "offset": 922 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": ".",
            "position": {
              "start": { "line": 10, "column": 189, "offset": 922 },
              "end": { "line": 10, "column": 190, "offset": 923 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 10, "column": 1, "offset": 734 },
          "end": { "line": 10, "column": 190, "offset": 923 },
          "indent": []
        }
      },
      {
        "type": "heading",
        "depth": 3,
        "children": [
          {
            "type": "text",
            "value": "register usage and the level of parallelism",
            "position": {
              "start": { "line": 12, "column": 5, "offset": 929 },
              "end": { "line": 12, "column": 48, "offset": 972 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 12, "column": 1, "offset": 925 },
          "end": { "line": 12, "column": 48, "offset": 972 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "To illustrate the interaction between register usage of a kernel and the level of parallelism that a device can support, assume that in a current-generation device D, each SM can accommodate up to 1536 threads and 16,384 registers. While 16,384 is a large number, each thread is only allowed to use a very limited number of registers, considering the number of threads that can reside in each SM. To support 1536 threads, each thread can use only 16,384/1536 =10 registers. If each thread uses 11 registers, the number of threads that can be executed concurrently in each SM will be reduced. Such reduction occurs at the block granularity; e.g., if each block contains 512 threads, the reduction of threads will be accomplished by reducing 512 threads at a time. Thus, the next smaller number of threads from 1536 will be 1024, indicating a 1/3 reduction of threads that can simultaneously reside in each SM. This procedure can substantially reduce the number of warps available for scheduling, thereby decreasing the ability of the processor to find useful work in the presence of long-latency operations.",
            "position": {
              "start": { "line": 14, "column": 1, "offset": 974 },
              "end": { "line": 14, "column": 1107, "offset": 2080 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 14, "column": 1, "offset": 974 },
          "end": { "line": 14, "column": 1107, "offset": 2080 },
          "indent": []
        }
      },
      {
        "type": "heading",
        "depth": 2,
        "children": [
          {
            "type": "text",
            "value": "Memory Parallism",
            "position": {
              "start": { "line": 19, "column": 4, "offset": 2088 },
              "end": { "line": 19, "column": 20, "offset": 2104 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 19, "column": 1, "offset": 2085 },
          "end": { "line": 19, "column": 20, "offset": 2104 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "DRAM bursting alone is not sufficient to realize the level of DRAM access bandwidth required by modern processors. In this post, I’ll talk more about how to achieve better memory parallelism.",
            "position": {
              "start": { "line": 21, "column": 1, "offset": 2106 },
              "end": { "line": 21, "column": 192, "offset": 2297 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 21, "column": 1, "offset": 2106 },
          "end": { "line": 21, "column": 192, "offset": 2297 },
          "indent": []
        }
      },
      {
        "type": "heading",
        "depth": 2,
        "children": [
          {
            "type": "text",
            "value": "Forms of Parallel Organization",
            "position": {
              "start": { "line": 23, "column": 4, "offset": 2302 },
              "end": { "line": 23, "column": 34, "offset": 2332 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 23, "column": 1, "offset": 2299 },
          "end": { "line": 23, "column": 34, "offset": 2332 },
          "indent": []
        }
      },
      {
        "type": "list",
        "ordered": false,
        "start": null,
        "spread": false,
        "children": [
          {
            "type": "listItem",
            "spread": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "banks",
                    "position": {
                      "start": { "line": 25, "column": 3, "offset": 2336 },
                      "end": { "line": 25, "column": 8, "offset": 2341 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 25, "column": 3, "offset": 2336 },
                  "end": { "line": 25, "column": 8, "offset": 2341 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 25, "column": 1, "offset": 2334 },
              "end": { "line": 25, "column": 8, "offset": 2341 },
              "indent": []
            }
          },
          {
            "type": "listItem",
            "spread": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "channels",
                    "position": {
                      "start": { "line": 26, "column": 3, "offset": 2344 },
                      "end": { "line": 26, "column": 11, "offset": 2352 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 26, "column": 3, "offset": 2344 },
                  "end": { "line": 26, "column": 11, "offset": 2352 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 26, "column": 1, "offset": 2342 },
              "end": { "line": 26, "column": 11, "offset": 2352 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 25, "column": 1, "offset": 2334 },
          "end": { "line": 26, "column": 11, "offset": 2352 },
          "indent": [1]
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "html",
            "title": null,
            "url": "./channel&banks.jpg",
            "alt": "Channel and banks",
            "position": {
              "start": { "line": 28, "column": 1, "offset": 2354 },
              "end": { "line": 28, "column": 42, "offset": 2395 },
              "indent": []
            },
            "value": "<figure class=\"gatsby-resp-image-figure\" style=\"\">\n    <span\n      class=\"gatsby-resp-image-wrapper\"\n      style=\"position: relative; display: block; margin-left: auto; margin-right: auto;  max-width: 590px;\"\n    >\n      <a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/46b5fc4fac4cc0c278e6734391a3089d/7e3f6/channel%26banks.jpg\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-background-image\"\n    style=\"padding-bottom: 43.699999999999996%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAJABQDASIAAhEBAxEB/8QAGAAAAwEBAAAAAAAAAAAAAAAAAAIDAQX/xAAUAQEAAAAAAAAAAAAAAAAAAAAA/9oADAMBAAIQAxAAAAHtbSYwwf/EABoQAAEFAQAAAAAAAAAAAAAAAAABAhARMUH/2gAIAQEAAQUCo6mDY//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQMBAT8BP//EABQRAQAAAAAAAAAAAAAAAAAAABD/2gAIAQIBAT8BP//EABUQAQEAAAAAAAAAAAAAAAAAAAEg/9oACAEBAAY/Amv/xAAZEAACAwEAAAAAAAAAAAAAAAABEQAQMZH/2gAIAQEAAT8hZQjxHFMmv//aAAwDAQACAAMAAAAQ0A//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/ED//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/ED//xAAeEAEAAgIBBQAAAAAAAAAAAAABADERIRBBUWGh0f/aAAgBAQABPxBUsu63esS9lB7qr5AETZnr5hU97j//2Q=='); background-size: cover; display: block;\"\n  ></span>\n  <img\n        class=\"gatsby-resp-image-image\"\n        alt=\"Channel and banks\"\n        title=\"Channel and banks\"\n        src=\"/static/46b5fc4fac4cc0c278e6734391a3089d/88218/channel%26banks.jpg\"\n        srcset=\"/static/46b5fc4fac4cc0c278e6734391a3089d/7237a/channel%26banks.jpg 148w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/0cfdf/channel%26banks.jpg 295w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/88218/channel%26banks.jpg 590w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/77d57/channel%26banks.jpg 885w,\n/static/46b5fc4fac4cc0c278e6734391a3089d/7e3f6/channel%26banks.jpg 1000w\"\n        sizes=\"(max-width: 590px) 100vw, 590px\"\n        loading=\"lazy\"\n      />\n  </a>\n    </span>\n    <figcaption class=\"gatsby-resp-image-figcaption\">Channel and banks</figcaption>\n  </figure>"
          }
        ],
        "position": {
          "start": { "line": 28, "column": 1, "offset": 2354 },
          "end": { "line": 28, "column": 42, "offset": 2395 },
          "indent": []
        }
      },
      {
        "type": "list",
        "ordered": false,
        "start": null,
        "spread": false,
        "children": [
          {
            "type": "listItem",
            "spread": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "A processor contains one or more channels.",
                    "position": {
                      "start": { "line": 30, "column": 3, "offset": 2399 },
                      "end": { "line": 30, "column": 45, "offset": 2441 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 30, "column": 3, "offset": 2399 },
                  "end": { "line": 30, "column": 45, "offset": 2441 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 30, "column": 1, "offset": 2397 },
              "end": { "line": 30, "column": 45, "offset": 2441 },
              "indent": []
            }
          },
          {
            "type": "listItem",
            "spread": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "Each channel is a ",
                    "position": {
                      "start": { "line": 31, "column": 3, "offset": 2444 },
                      "end": { "line": 31, "column": 21, "offset": 2462 },
                      "indent": []
                    }
                  },
                  {
                    "type": "strong",
                    "children": [
                      {
                        "type": "text",
                        "value": "memory controller",
                        "position": {
                          "start": { "line": 31, "column": 23, "offset": 2464 },
                          "end": { "line": 31, "column": 40, "offset": 2481 },
                          "indent": []
                        }
                      }
                    ],
                    "position": {
                      "start": { "line": 31, "column": 21, "offset": 2462 },
                      "end": { "line": 31, "column": 42, "offset": 2483 },
                      "indent": []
                    }
                  },
                  {
                    "type": "text",
                    "value": " with a ",
                    "position": {
                      "start": { "line": 31, "column": 42, "offset": 2483 },
                      "end": { "line": 31, "column": 50, "offset": 2491 },
                      "indent": []
                    }
                  },
                  {
                    "type": "strong",
                    "children": [
                      {
                        "type": "text",
                        "value": "bus",
                        "position": {
                          "start": { "line": 31, "column": 52, "offset": 2493 },
                          "end": { "line": 31, "column": 55, "offset": 2496 },
                          "indent": []
                        }
                      }
                    ],
                    "position": {
                      "start": { "line": 31, "column": 50, "offset": 2491 },
                      "end": { "line": 31, "column": 57, "offset": 2498 },
                      "indent": []
                    }
                  },
                  {
                    "type": "text",
                    "value": " that connects a set of ",
                    "position": {
                      "start": { "line": 31, "column": 57, "offset": 2498 },
                      "end": { "line": 31, "column": 81, "offset": 2522 },
                      "indent": []
                    }
                  },
                  {
                    "type": "strong",
                    "children": [
                      {
                        "type": "text",
                        "value": "DRAM banks",
                        "position": {
                          "start": { "line": 31, "column": 83, "offset": 2524 },
                          "end": { "line": 31, "column": 93, "offset": 2534 },
                          "indent": []
                        }
                      }
                    ],
                    "position": {
                      "start": { "line": 31, "column": 81, "offset": 2522 },
                      "end": { "line": 31, "column": 95, "offset": 2536 },
                      "indent": []
                    }
                  },
                  {
                    "type": "text",
                    "value": " to the processor.",
                    "position": {
                      "start": { "line": 31, "column": 95, "offset": 2536 },
                      "end": { "line": 31, "column": 113, "offset": 2554 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 31, "column": 3, "offset": 2444 },
                  "end": { "line": 31, "column": 113, "offset": 2554 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 31, "column": 1, "offset": 2442 },
              "end": { "line": 31, "column": 113, "offset": 2554 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 30, "column": 1, "offset": 2397 },
          "end": { "line": 31, "column": 113, "offset": 2554 },
          "indent": [1]
        }
      },
      {
        "type": "heading",
        "depth": 3,
        "children": [
          {
            "type": "text",
            "value": "Bus",
            "position": {
              "start": { "line": 33, "column": 5, "offset": 2560 },
              "end": { "line": 33, "column": 8, "offset": 2563 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 33, "column": 1, "offset": 2556 },
          "end": { "line": 33, "column": 8, "offset": 2563 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "The data transfer bandwidth of a bus is defined by its ",
            "position": {
              "start": { "line": 35, "column": 1, "offset": 2565 },
              "end": { "line": 35, "column": 56, "offset": 2620 },
              "indent": []
            }
          },
          {
            "type": "emphasis",
            "children": [
              {
                "type": "text",
                "value": "width",
                "position": {
                  "start": { "line": 35, "column": 57, "offset": 2621 },
                  "end": { "line": 35, "column": 62, "offset": 2626 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 35, "column": 56, "offset": 2620 },
              "end": { "line": 35, "column": 63, "offset": 2627 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": " and ",
            "position": {
              "start": { "line": 35, "column": 63, "offset": 2627 },
              "end": { "line": 35, "column": 68, "offset": 2632 },
              "indent": []
            }
          },
          {
            "type": "emphasis",
            "children": [
              {
                "type": "text",
                "value": "clock frequency",
                "position": {
                  "start": { "line": 35, "column": 69, "offset": 2633 },
                  "end": { "line": 35, "column": 84, "offset": 2648 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 35, "column": 68, "offset": 2632 },
              "end": { "line": 35, "column": 85, "offset": 2649 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": ".",
            "position": {
              "start": { "line": 35, "column": 85, "offset": 2649 },
              "end": { "line": 35, "column": 86, "offset": 2650 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 35, "column": 1, "offset": 2565 },
          "end": { "line": 35, "column": 86, "offset": 2650 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "Modern double data rate (DDR) busses perform two data transfers per clock cycle:",
            "position": {
              "start": { "line": 37, "column": 1, "offset": 2652 },
              "end": { "line": 37, "column": 81, "offset": 2732 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 37, "column": 1, "offset": 2652 },
          "end": { "line": 37, "column": 81, "offset": 2732 },
          "indent": []
        }
      },
      {
        "type": "list",
        "ordered": false,
        "start": null,
        "spread": false,
        "children": [
          {
            "type": "listItem",
            "spread": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "one at the rising edge of each clock cycle",
                    "position": {
                      "start": { "line": 39, "column": 3, "offset": 2736 },
                      "end": { "line": 39, "column": 45, "offset": 2778 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 39, "column": 3, "offset": 2736 },
                  "end": { "line": 39, "column": 45, "offset": 2778 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 39, "column": 1, "offset": 2734 },
              "end": { "line": 39, "column": 45, "offset": 2778 },
              "indent": []
            }
          },
          {
            "type": "listItem",
            "spread": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "one at the falling edge of each clock cycle",
                    "position": {
                      "start": { "line": 40, "column": 3, "offset": 2781 },
                      "end": { "line": 40, "column": 46, "offset": 2824 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 40, "column": 3, "offset": 2781 },
                  "end": { "line": 40, "column": 46, "offset": 2824 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 40, "column": 1, "offset": 2779 },
              "end": { "line": 40, "column": 46, "offset": 2824 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 39, "column": 1, "offset": 2734 },
          "end": { "line": 40, "column": 46, "offset": 2824 },
          "indent": [1]
        }
      },
      {
        "type": "heading",
        "depth": 4,
        "children": [
          {
            "type": "text",
            "value": "is DDR enough?",
            "position": {
              "start": { "line": 42, "column": 6, "offset": 2831 },
              "end": { "line": 42, "column": 20, "offset": 2845 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 42, "column": 1, "offset": 2826 },
          "end": { "line": 42, "column": 20, "offset": 2845 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "For example, a 64-bit DDR bus with a clock frequency of 1 GHz has a bandwidth of ",
            "position": {
              "start": { "line": 44, "column": 1, "offset": 2847 },
              "end": { "line": 44, "column": 82, "offset": 2928 },
              "indent": []
            }
          },
          {
            "type": "html",
            "value": "<code class=\"language-text\">8B*2*1 GHz =16 GB/sec</code>",
            "position": {
              "start": { "line": 44, "column": 82, "offset": 2928 },
              "end": { "line": 44, "column": 105, "offset": 2951 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": ". This seems to be a large number but is often ",
            "position": {
              "start": { "line": 44, "column": 105, "offset": 2951 },
              "end": { "line": 44, "column": 152, "offset": 2998 },
              "indent": []
            }
          },
          {
            "type": "strong",
            "children": [
              {
                "type": "text",
                "value": "too small",
                "position": {
                  "start": { "line": 44, "column": 154, "offset": 3000 },
                  "end": { "line": 44, "column": 163, "offset": 3009 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 44, "column": 152, "offset": 2998 },
              "end": { "line": 44, "column": 165, "offset": 3011 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": " for modern CPUs and GPUs.",
            "position": {
              "start": { "line": 44, "column": 165, "offset": 3011 },
              "end": { "line": 44, "column": 191, "offset": 3037 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 44, "column": 1, "offset": 2847 },
          "end": { "line": 44, "column": 191, "offset": 3037 },
          "indent": []
        }
      },
      {
        "type": "list",
        "ordered": false,
        "start": null,
        "spread": false,
        "children": [
          {
            "type": "listItem",
            "spread": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "A modern CPU might require a memory bandwidth of at least 32 GB/s, it’s 2 channels for this example.",
                    "position": {
                      "start": { "line": 46, "column": 3, "offset": 3041 },
                      "end": { "line": 46, "column": 103, "offset": 3141 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 46, "column": 3, "offset": 3041 },
                  "end": { "line": 46, "column": 103, "offset": 3141 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 46, "column": 1, "offset": 3039 },
              "end": { "line": 46, "column": 103, "offset": 3141 },
              "indent": []
            }
          },
          {
            "type": "listItem",
            "spread": false,
            "checked": null,
            "children": [
              {
                "type": "paragraph",
                "children": [
                  {
                    "type": "text",
                    "value": "a modern GPU might require 128 GB/s. For this example, it’s 8 channels.",
                    "position": {
                      "start": { "line": 47, "column": 3, "offset": 3144 },
                      "end": { "line": 47, "column": 74, "offset": 3215 },
                      "indent": []
                    }
                  }
                ],
                "position": {
                  "start": { "line": 47, "column": 3, "offset": 3144 },
                  "end": { "line": 47, "column": 74, "offset": 3215 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 47, "column": 1, "offset": 3142 },
              "end": { "line": 47, "column": 74, "offset": 3215 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 46, "column": 1, "offset": 3039 },
          "end": { "line": 47, "column": 74, "offset": 3215 },
          "indent": [1]
        }
      },
      {
        "type": "heading",
        "depth": 3,
        "children": [
          {
            "type": "text",
            "value": "Banks",
            "position": {
              "start": { "line": 49, "column": 5, "offset": 3221 },
              "end": { "line": 49, "column": 10, "offset": 3226 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 49, "column": 1, "offset": 3217 },
          "end": { "line": 49, "column": 10, "offset": 3226 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "The number of banks connected to a channel is determined by the what’s required to ",
            "position": {
              "start": { "line": 51, "column": 1, "offset": 3228 },
              "end": { "line": 51, "column": 84, "offset": 3311 },
              "indent": []
            }
          },
          {
            "type": "strong",
            "children": [
              {
                "type": "text",
                "value": "fully utilize the data transfer bandwidth of the bus",
                "position": {
                  "start": { "line": 51, "column": 86, "offset": 3313 },
                  "end": { "line": 51, "column": 138, "offset": 3365 },
                  "indent": []
                }
              }
            ],
            "position": {
              "start": { "line": 51, "column": 84, "offset": 3311 },
              "end": { "line": 51, "column": 140, "offset": 3367 },
              "indent": []
            }
          },
          {
            "type": "text",
            "value": ". This is illustrated in the picture below. Each bank contains an array of DRAM cells, the sensing amplifiers for accessing these cells, and the interface for delivering bursts of data to the bus.",
            "position": {
              "start": { "line": 51, "column": 140, "offset": 3367 },
              "end": { "line": 51, "column": 336, "offset": 3563 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 51, "column": 1, "offset": 3228 },
          "end": { "line": 51, "column": 336, "offset": 3563 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "html",
            "title": null,
            "url": "./banks.jpg",
            "alt": "banks",
            "position": {
              "start": { "line": 53, "column": 1, "offset": 3565 },
              "end": { "line": 53, "column": 22, "offset": 3586 },
              "indent": []
            },
            "value": "<figure class=\"gatsby-resp-image-figure\" style=\"\">\n    <span\n      class=\"gatsby-resp-image-wrapper\"\n      style=\"position: relative; display: block; margin-left: auto; margin-right: auto;  max-width: 590px;\"\n    >\n      <a\n    class=\"gatsby-resp-image-link\"\n    href=\"/static/c18804ecc1f3c9991bb174711fc73701/e6d19/banks.jpg\"\n    style=\"display: block\"\n    target=\"_blank\"\n    rel=\"noopener\"\n  >\n    <span\n    class=\"gatsby-resp-image-background-image\"\n    style=\"padding-bottom: 44.766146993318486%; position: relative; bottom: 0; left: 0; background-image: url('data:image/jpeg;base64,/9j/2wBDABALDA4MChAODQ4SERATGCgaGBYWGDEjJR0oOjM9PDkzODdASFxOQERXRTc4UG1RV19iZ2hnPk1xeXBkeFxlZ2P/2wBDARESEhgVGC8aGi9jQjhCY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2NjY2P/wgARCAAJABQDASIAAhEBAxEB/8QAFwAAAwEAAAAAAAAAAAAAAAAAAAIDBf/EABQBAQAAAAAAAAAAAAAAAAAAAAD/2gAMAwEAAhADEAAAAdhLKBYP/8QAGhAAAgIDAAAAAAAAAAAAAAAAAQIRIQAQMf/aAAgBAQABBQJqyaCyD3X/xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/AT//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/AT//xAAZEAACAwEAAAAAAAAAAAAAAAAAQSAhgZH/2gAIAQEABj8CeD4XD//EABsQAAICAwEAAAAAAAAAAAAAAAERABAhMWFR/9oACAEBAAE/IT0THw4MYRHkKSz7g1DYr//aAAwDAQACAAMAAAAQw8//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAEDAQE/ED//xAAUEQEAAAAAAAAAAAAAAAAAAAAQ/9oACAECAQE/ED//xAAeEAEAAgEEAwAAAAAAAAAAAAABADERECFhoXGBwf/aAAgBAQABPxDkgw7LuAEULVTyUMxEWFl9gOn3PsKn/9k='); background-size: cover; display: block;\"\n  ></span>\n  <img\n        class=\"gatsby-resp-image-image\"\n        alt=\"banks\"\n        title=\"banks\"\n        src=\"/static/c18804ecc1f3c9991bb174711fc73701/88218/banks.jpg\"\n        srcset=\"/static/c18804ecc1f3c9991bb174711fc73701/7237a/banks.jpg 148w,\n/static/c18804ecc1f3c9991bb174711fc73701/0cfdf/banks.jpg 295w,\n/static/c18804ecc1f3c9991bb174711fc73701/88218/banks.jpg 590w,\n/static/c18804ecc1f3c9991bb174711fc73701/77d57/banks.jpg 885w,\n/static/c18804ecc1f3c9991bb174711fc73701/e6d19/banks.jpg 898w\"\n        sizes=\"(max-width: 590px) 100vw, 590px\"\n        loading=\"lazy\"\n      />\n  </a>\n    </span>\n    <figcaption class=\"gatsby-resp-image-figcaption\">banks</figcaption>\n  </figure>"
          }
        ],
        "position": {
          "start": { "line": 53, "column": 1, "offset": 3565 },
          "end": { "line": 53, "column": 22, "offset": 3586 },
          "indent": []
        }
      },
      {
        "type": "paragraph",
        "children": [
          {
            "type": "text",
            "value": "(More about interleaved data distribution later…)",
            "position": {
              "start": { "line": 55, "column": 1, "offset": 3588 },
              "end": { "line": 55, "column": 52, "offset": 3639 },
              "indent": []
            }
          }
        ],
        "position": {
          "start": { "line": 55, "column": 1, "offset": 3588 },
          "end": { "line": 55, "column": 52, "offset": 3639 },
          "indent": []
        }
      }
    ],
    "position": {
      "start": { "line": 1, "column": 1, "offset": 0 },
      "end": { "line": 56, "column": 1, "offset": 3640 }
    }
  }
}
