<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3077" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3077{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3077{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3077{left:644px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3077{left:70px;bottom:665px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t5_3077{left:70px;bottom:648px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t6_3077{left:70px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t7_3077{left:439px;bottom:638px;}
#t8_3077{left:454px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t9_3077{left:70px;bottom:615px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ta_3077{left:70px;bottom:598px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3077{left:70px;bottom:575px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_3077{left:70px;bottom:558px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#td_3077{left:70px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#te_3077{left:70px;bottom:517px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tf_3077{left:70px;bottom:491px;}
#tg_3077{left:96px;bottom:494px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_3077{left:70px;bottom:468px;}
#ti_3077{left:96px;bottom:471px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_3077{left:96px;bottom:454px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tk_3077{left:70px;bottom:428px;}
#tl_3077{left:96px;bottom:431px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3077{left:96px;bottom:414px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tn_3077{left:70px;bottom:388px;}
#to_3077{left:96px;bottom:392px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_3077{left:96px;bottom:375px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_3077{left:70px;bottom:348px;}
#tr_3077{left:96px;bottom:352px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ts_3077{left:96px;bottom:335px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tt_3077{left:70px;bottom:309px;}
#tu_3077{left:96px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tv_3077{left:96px;bottom:295px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tw_3077{left:70px;bottom:269px;}
#tx_3077{left:96px;bottom:272px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3077{left:96px;bottom:256px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tz_3077{left:96px;bottom:239px;letter-spacing:-0.16px;}
#t10_3077{left:70px;bottom:212px;}
#t11_3077{left:96px;bottom:216px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_3077{left:96px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_3077{left:70px;bottom:173px;}
#t14_3077{left:96px;bottom:176px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_3077{left:70px;bottom:150px;}
#t16_3077{left:96px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t17_3077{left:96px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t18_3077{left:402px;bottom:692px;letter-spacing:0.1px;word-spacing:0.03px;}
#t19_3077{left:484px;bottom:692px;letter-spacing:0.17px;}
#t1a_3077{left:811px;bottom:1010px;}
#t1b_3077{left:383px;bottom:1062px;letter-spacing:-0.04px;}
#t1c_3077{left:407px;bottom:1062px;letter-spacing:-0.05px;}
#t1d_3077{left:572px;bottom:1062px;letter-spacing:0.79px;}
#t1e_3077{left:599px;bottom:1062px;}
#t1f_3077{left:622px;bottom:1062px;}
#t1g_3077{left:646px;bottom:1062px;}
#t1h_3077{left:669px;bottom:1062px;}
#t1i_3077{left:693px;bottom:1062px;}
#t1j_3077{left:717px;bottom:1062px;}
#t1k_3077{left:741px;bottom:1062px;}
#t1l_3077{left:764px;bottom:1062px;}
#t1m_3077{left:788px;bottom:1062px;}
#t1n_3077{left:812px;bottom:1062px;}
#t1o_3077{left:108px;bottom:1062px;letter-spacing:0.02px;}
#t1p_3077{left:102px;bottom:934px;letter-spacing:0.28px;word-spacing:0.03px;}
#t1q_3077{left:102px;bottom:921px;letter-spacing:0.31px;word-spacing:-0.14px;}
#t1r_3077{left:102px;bottom:908px;letter-spacing:0.39px;word-spacing:-0.7px;}
#t1s_3077{left:102px;bottom:896px;letter-spacing:0.31px;word-spacing:0.21px;}
#t1t_3077{left:102px;bottom:883px;letter-spacing:0.29px;word-spacing:0.23px;}
#t1u_3077{left:102px;bottom:870px;letter-spacing:0.29px;word-spacing:0.23px;}
#t1v_3077{left:102px;bottom:857px;letter-spacing:0.39px;word-spacing:-0.7px;}
#t1w_3077{left:102px;bottom:845px;letter-spacing:0.4px;word-spacing:-0.71px;}
#t1x_3077{left:102px;bottom:832px;letter-spacing:0.29px;word-spacing:0.24px;}
#t1y_3077{left:102px;bottom:819px;letter-spacing:0.32px;word-spacing:0.21px;}
#t1z_3077{left:102px;bottom:806px;letter-spacing:0.42px;word-spacing:-0.74px;}
#t20_3077{left:102px;bottom:794px;letter-spacing:0.42px;word-spacing:-0.74px;}
#t21_3077{left:102px;bottom:781px;letter-spacing:0.38px;word-spacing:-0.38px;}
#t22_3077{left:149px;bottom:737px;letter-spacing:0.34px;word-spacing:-0.14px;}

.s1_3077{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3077{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3077{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3077{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3077{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3077{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3077{font-size:10px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3077" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3077Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3077" style="-webkit-user-select: none;"><object width="935" height="1210" data="3077/3077.svg" type="image/svg+xml" id="pdf3077" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3077" class="t s1_3077">Vol. 3A </span><span id="t2_3077" class="t s1_3077">2-21 </span>
<span id="t3_3077" class="t s2_3077">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3077" class="t s3_3077">Software can access XCR0 only if CR4.OSXSAVE[bit 18] = 1. (This bit is also readable as </span>
<span id="t5_3077" class="t s3_3077">CPUID.01H:ECX.OSXSAVE[bit 27].) Software can use CPUID leaf function 0DH to enumerate the bits in XCR0 that </span>
<span id="t6_3077" class="t s3_3077">the processor supports (see CPUID instruction in Intel </span>
<span id="t7_3077" class="t s4_3077">® </span>
<span id="t8_3077" class="t s3_3077">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t9_3077" class="t s3_3077">Volume 2A). Each supported state component is represented by a bit in XCR0. System software enables state </span>
<span id="ta_3077" class="t s3_3077">components by loading an appropriate bit mask value into XCR0 using the XSETBV instruction. </span>
<span id="tb_3077" class="t s3_3077">As each bit in XCR0 (except bit 63) corresponds to a processor state component, XCR0 thus provides support for </span>
<span id="tc_3077" class="t s3_3077">up to 63 sets of processor state components. Bit 63 of XCR0 is reserved for future expansion and will not represent </span>
<span id="td_3077" class="t s3_3077">a processor state component. </span>
<span id="te_3077" class="t s3_3077">Currently, XCR0 defines support for the following state components: </span>
<span id="tf_3077" class="t s5_3077">• </span><span id="tg_3077" class="t s3_3077">XCR0.X87 (bit 0): This bit 0 must be 1. An attempt to write 0 to this bit causes a #GP exception. </span>
<span id="th_3077" class="t s5_3077">• </span><span id="ti_3077" class="t s3_3077">XCR0.SSE (bit 1): If 1, the XSAVE feature set can be used to manage MXCSR and the XMM registers (XMM0- </span>
<span id="tj_3077" class="t s3_3077">XMM15 in 64-bit mode; otherwise XMM0-XMM7). </span>
<span id="tk_3077" class="t s5_3077">• </span><span id="tl_3077" class="t s3_3077">XCR0.AVX (bit 2): If 1, Intel AVX instructions can be executed and the XSAVE feature set can be used to </span>
<span id="tm_3077" class="t s3_3077">manage the upper halves of the YMM registers (YMM0-YMM15 in 64-bit mode; otherwise YMM0-YMM7). </span>
<span id="tn_3077" class="t s5_3077">• </span><span id="to_3077" class="t s3_3077">XCR0.BNDREG (bit 3): If 1, Intel MPX instructions can be executed and the XSAVE feature set can be used to </span>
<span id="tp_3077" class="t s3_3077">manage the bounds registers BND0–BND3. </span>
<span id="tq_3077" class="t s5_3077">• </span><span id="tr_3077" class="t s3_3077">XCR0.BNDCSR (bit 4): If 1, Intel MPX instructions can be executed and the XSAVE feature set can be used to </span>
<span id="ts_3077" class="t s3_3077">manage the BNDCFGU and BNDSTATUS registers. </span>
<span id="tt_3077" class="t s5_3077">• </span><span id="tu_3077" class="t s3_3077">XCR0.opmask (bit 5): If 1, Intel AVX-512 instructions can be executed and the XSAVE feature set can be used </span>
<span id="tv_3077" class="t s3_3077">to manage the opmask registers k0–k7. </span>
<span id="tw_3077" class="t s5_3077">• </span><span id="tx_3077" class="t s3_3077">XCR0.ZMM_Hi256 (bit 6): If 1, Intel AVX-512 instructions can be executed and the XSAVE feature set can be </span>
<span id="ty_3077" class="t s3_3077">used to manage the upper halves of the lower ZMM registers (ZMM0-ZMM15 in 64-bit mode; otherwise ZMM0- </span>
<span id="tz_3077" class="t s3_3077">ZMM7). </span>
<span id="t10_3077" class="t s5_3077">• </span><span id="t11_3077" class="t s3_3077">XCR0.Hi16_ZMM (bit 7): If 1, Intel AVX-512 instructions can be executed and the XSAVE feature set can be </span>
<span id="t12_3077" class="t s3_3077">used to manage the upper ZMM registers (ZMM16-ZMM31, only in 64-bit mode). </span>
<span id="t13_3077" class="t s5_3077">• </span><span id="t14_3077" class="t s3_3077">XCR0.PKRU (bit 9): If 1, the XSAVE feature set can be used to manage the PKRU register (see Section 2.7). </span>
<span id="t15_3077" class="t s5_3077">• </span><span id="t16_3077" class="t s3_3077">XCR0.TILECFG (bit 17): If 1, and if XCR0.TILEDATA is also 1, Intel AMX instructions can be executed and the </span>
<span id="t17_3077" class="t s3_3077">XSAVE feature set can be used to manage TILECFG. </span>
<span id="t18_3077" class="t s6_3077">Figure 2-8. </span><span id="t19_3077" class="t s6_3077">XCR0 </span>
<span id="t1a_3077" class="t s7_3077">1 </span>
<span id="t1b_3077" class="t s7_3077">18 </span><span id="t1c_3077" class="t s7_3077">17 </span><span id="t1d_3077" class="t s7_3077">10 </span><span id="t1e_3077" class="t s7_3077">9 </span><span id="t1f_3077" class="t s7_3077">8 </span><span id="t1g_3077" class="t s7_3077">7 </span><span id="t1h_3077" class="t s7_3077">6 </span><span id="t1i_3077" class="t s7_3077">5 </span><span id="t1j_3077" class="t s7_3077">4 </span><span id="t1k_3077" class="t s7_3077">3 </span><span id="t1l_3077" class="t s7_3077">2 </span><span id="t1m_3077" class="t s7_3077">1 </span><span id="t1n_3077" class="t s7_3077">0 </span><span id="t1o_3077" class="t s7_3077">63 </span>
<span id="t1p_3077" class="t s7_3077">Reserved for XCR0 bit vector expansion </span>
<span id="t1q_3077" class="t s7_3077">Reserved / Future processor extended states </span>
<span id="t1r_3077" class="t s7_3077">TILEDATA state </span>
<span id="t1s_3077" class="t s7_3077">TILECONFIG state </span>
<span id="t1t_3077" class="t s7_3077">PKRU state </span>
<span id="t1u_3077" class="t s7_3077">Hi16_ZMM state </span>
<span id="t1v_3077" class="t s7_3077">ZMM_Hi256 state </span>
<span id="t1w_3077" class="t s7_3077">Opmask state </span>
<span id="t1x_3077" class="t s7_3077">BNDCSR state </span>
<span id="t1y_3077" class="t s7_3077">BNDREG state </span>
<span id="t1z_3077" class="t s7_3077">AVX state </span>
<span id="t20_3077" class="t s7_3077">SSE state </span>
<span id="t21_3077" class="t s7_3077">X87 FPU/MMX state (must be 1) </span>
<span id="t22_3077" class="t s7_3077">Reserved (must be 0) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
