-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ts_s30xl_pileupflag_trigger_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    timestamp_in : IN STD_LOGIC_VECTOR (127 downto 0);
    timestamp_out : OUT STD_LOGIC_VECTOR (69 downto 0);
    timestamp_out_ap_vld : OUT STD_LOGIC;
    dataReady_in : IN STD_LOGIC_VECTOR (7 downto 0);
    dataReady_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    dataReady_out_ap_vld : OUT STD_LOGIC;
    FIFO_0 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_1 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_2 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_3 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_4 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_5 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_6 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_7 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_8 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_9 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_10 : IN STD_LOGIC_VECTOR (13 downto 0);
    FIFO_11 : IN STD_LOGIC_VECTOR (13 downto 0);
    onflag_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    onflag_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    amplitude_0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_2 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_3 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_4 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_5 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_6 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_7 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_8 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_9 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_10 : OUT STD_LOGIC_VECTOR (16 downto 0);
    amplitude_11 : OUT STD_LOGIC_VECTOR (16 downto 0);
    pileup_out_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    pileup_out_11 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of ts_s30xl_pileupflag_trigger_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ts_s30xl_pileupflag_trigger_hw_ts_s30xl_pileupflag_trigger_hw,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgc2104-1-e,HLS_INPUT_CLOCK=5.384000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.341542,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=14580,HLS_SYN_LUT=12087,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_4024000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000100100000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_403E000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000111110000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv14_24 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal ready_fu_1313_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ready_reg_6493_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ready_reg_6493_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal v1_fu_1317_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_reg_6534 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_1_fu_1398_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_1_reg_6554 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_2_fu_1479_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_2_reg_6574 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_3_fu_1560_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_3_reg_6594 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_4_fu_1641_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_4_reg_6614 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_5_fu_1722_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_5_reg_6634 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_6_fu_1803_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_6_reg_6654 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_7_fu_1884_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_7_reg_6674 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_8_fu_1965_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_8_reg_6694 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_9_fu_2046_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_9_reg_6714 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_10_fu_2127_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_10_reg_6734 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_11_fu_2208_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal v1_11_reg_6754 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln117_fu_2289_p1 : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774 : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter1_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter2_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter3_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter4_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter5_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter6_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter7_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter8_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter9_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter10_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter11_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter12_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter13_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter14_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal trunc_ln117_reg_6774_pp0_iter15_reg : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal edges_load_reg_6789 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_6789_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_6794 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_6794_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_6794_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_1_reg_6809 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_6809_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_1_reg_6814 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_1_reg_6814_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_1_reg_6814_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_6829 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_6829_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_2_reg_6834 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_2_reg_6834_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_2_reg_6834_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_6849 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_6849_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_3_reg_6854 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_3_reg_6854_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_3_reg_6854_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_6869 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_6869_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_4_reg_6874 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_4_reg_6874_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_4_reg_6874_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_6889 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_6889_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_5_reg_6894 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_5_reg_6894_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_5_reg_6894_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_6909 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_6909_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_6_reg_6914 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_6_reg_6914_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_6_reg_6914_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_6929 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_6929_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_7_reg_6934 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_7_reg_6934_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_7_reg_6934_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_6949 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_6949_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_8_reg_6954 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_8_reg_6954_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_8_reg_6954_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_6969 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_6969_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_9_reg_6974 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_9_reg_6974_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_9_reg_6974_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_6989 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_6989_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_s_reg_6994 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_s_reg_6994_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_s_reg_6994_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_7009 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_7009_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln100_10_reg_7014 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_10_reg_7014_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln100_10_reg_7014_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln102_fu_2587_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_reg_7019 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_fu_2604_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_reg_7024 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_1_fu_2628_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_1_reg_7029 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_1_fu_2645_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_1_reg_7034 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_2_fu_2669_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_2_reg_7039 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_2_fu_2686_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_2_reg_7044 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_3_fu_2710_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_3_reg_7049 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_3_fu_2727_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_3_reg_7054 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_4_fu_2751_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_4_reg_7059 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_4_fu_2768_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_4_reg_7064 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_5_fu_2792_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_5_reg_7069 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_5_fu_2809_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_5_reg_7074 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_6_fu_2833_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_6_reg_7079 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_6_fu_2850_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_6_reg_7084 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_7_fu_2874_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_7_reg_7089 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_7_fu_2891_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_7_reg_7094 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_8_fu_2915_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_8_reg_7099 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_8_fu_2932_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_8_reg_7104 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_9_fu_2956_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_9_reg_7109 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_9_fu_2973_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_9_reg_7114 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_10_fu_2997_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_10_reg_7119 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_10_fu_3014_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_10_reg_7124 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_11_fu_3038_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln102_11_reg_7129 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_11_fu_3055_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln114_11_reg_7134 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i1_reg_7259 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_7264 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_1_reg_7269 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1250_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_1_reg_7274 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_2_reg_7279 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1256_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_2_reg_7284 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1259_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_3_reg_7289 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1262_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_3_reg_7294 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_4_reg_7299 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_4_reg_7304 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1271_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_5_reg_7309 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_5_reg_7314 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_6_reg_7319 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1280_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_6_reg_7324 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_7_reg_7329 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1286_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_7_reg_7334 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1289_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_8_reg_7339 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_8_reg_7344 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1295_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_9_reg_7349 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_9_reg_7354 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1301_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_s_reg_7359 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_s_reg_7364 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1307_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i93_10_reg_7369 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_10_reg_7374 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1001_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i1_reg_7379 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1006_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_7386 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1011_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_1_reg_7391 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_7398 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1021_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_2_reg_7403 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1026_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_2_reg_7410 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1031_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_3_reg_7415 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1036_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_3_reg_7422 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1041_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_4_reg_7427 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1046_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_4_reg_7434 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1051_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_5_reg_7439 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1056_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_5_reg_7446 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1061_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_6_reg_7451 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1066_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_6_reg_7458 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1071_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_7_reg_7463 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1076_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_7470 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1081_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_8_reg_7475 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1086_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_8_reg_7482 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1091_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_9_reg_7487 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1096_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_9_reg_7494 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1101_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_s_reg_7499 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1106_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_10_reg_7506 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1111_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_i94_10_reg_7511 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1116_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_11_reg_7518 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln102_fu_3186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_reg_7523 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_7529 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_14_fu_3385_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_14_reg_7534 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_1_fu_3422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_1_reg_7540 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_7546 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_17_fu_3621_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_17_reg_7551 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_2_fu_3658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_2_reg_7557 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_7563 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_20_fu_3857_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_20_reg_7568 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_3_fu_3894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_3_reg_7574 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_7580 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_23_fu_4093_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_23_reg_7585 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_4_fu_4130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_4_reg_7591 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_reg_7597 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_26_fu_4329_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_26_reg_7602 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_5_fu_4366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_5_reg_7608 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_7614 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_29_fu_4565_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_29_reg_7619 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_6_fu_4602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_6_reg_7625 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_7631 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_32_fu_4801_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_32_reg_7636 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_7_fu_4838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_7_reg_7642 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_7648 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_35_fu_5037_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_35_reg_7653 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_8_fu_5074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_8_reg_7659 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_7665 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_38_fu_5273_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_38_reg_7670 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_9_fu_5310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_9_reg_7676 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_reg_7682 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_41_fu_5509_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_41_reg_7687 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_10_fu_5546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_10_reg_7693 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_7699 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_44_fu_5745_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_44_reg_7704 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln102_11_fu_5782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_11_reg_7710 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_7716 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln294_47_fu_5981_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_47_reg_7721 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal zext_ln100_1_fu_1393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln100_fu_1387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_3_fu_1474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_2_fu_1468_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_5_fu_1555_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_4_fu_1549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_7_fu_1636_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_6_fu_1630_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_9_fu_1717_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_8_fu_1711_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_11_fu_1798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_10_fu_1792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_13_fu_1879_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_12_fu_1873_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_15_fu_1960_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_14_fu_1954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_17_fu_2041_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_16_fu_2035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_19_fu_2122_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_18_fu_2116_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_21_fu_2203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_20_fu_2197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_23_fu_2284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln100_22_fu_2278_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_1241_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1244_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1247_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1250_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1253_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1256_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1259_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1262_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1265_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1268_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1271_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1274_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1277_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1280_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1283_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1286_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1289_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1292_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1295_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1298_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1301_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1304_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1307_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1310_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln99_fu_1327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_1_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_2_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_fu_1333_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_1_fu_1343_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_fu_1357_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_2_fu_1353_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln1_fu_1369_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_fu_1363_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln_fu_1379_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_3_fu_1408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_4_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_5_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_3_fu_1414_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_4_fu_1424_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_2_fu_1438_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_5_fu_1434_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_1_fu_1450_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_1_fu_1444_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_4_fu_1460_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_6_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_7_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_8_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_6_fu_1495_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_7_fu_1505_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_4_fu_1519_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_8_fu_1515_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_2_fu_1531_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_2_fu_1525_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_8_fu_1541_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_9_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_10_fu_1580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_11_fu_1590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_9_fu_1576_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_10_fu_1586_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_6_fu_1600_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_11_fu_1596_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_3_fu_1612_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_3_fu_1606_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_s_fu_1622_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_12_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_13_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_14_fu_1671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_12_fu_1657_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_13_fu_1667_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_8_fu_1681_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_14_fu_1677_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_4_fu_1693_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_4_fu_1687_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_2_fu_1703_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_15_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_16_fu_1742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_17_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_15_fu_1738_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_16_fu_1748_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_10_fu_1762_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_17_fu_1758_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_5_fu_1774_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_5_fu_1768_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_6_fu_1784_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_18_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_19_fu_1823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_20_fu_1833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_18_fu_1819_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_19_fu_1829_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_12_fu_1843_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_20_fu_1839_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_6_fu_1855_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_6_fu_1849_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_10_fu_1865_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_21_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_22_fu_1904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_23_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_21_fu_1900_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_22_fu_1910_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_14_fu_1924_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_23_fu_1920_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_7_fu_1936_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_7_fu_1930_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_13_fu_1946_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_24_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_25_fu_1985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_26_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_24_fu_1981_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_25_fu_1991_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_16_fu_2005_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_26_fu_2001_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_8_fu_2017_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_8_fu_2011_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_16_fu_2027_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_27_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_28_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_29_fu_2076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_27_fu_2062_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_28_fu_2072_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_18_fu_2086_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_29_fu_2082_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_9_fu_2098_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_9_fu_2092_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_19_fu_2108_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_30_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_31_fu_2147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_32_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_30_fu_2143_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_31_fu_2153_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_20_fu_2167_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_32_fu_2163_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_s_fu_2179_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_10_fu_2173_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_22_fu_2189_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln99_33_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_34_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_35_fu_2238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln99_33_fu_2224_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_34_fu_2234_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln99_22_fu_2248_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln99_35_fu_2244_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln100_10_fu_2260_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_11_fu_2254_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln100_25_fu_2270_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln98_fu_2293_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_fu_2296_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_2306_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_1_fu_2316_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_1_fu_2319_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_1_fu_2329_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_2_fu_2339_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_2_fu_2342_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_2_fu_2352_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_3_fu_2362_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_3_fu_2365_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_3_fu_2375_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_4_fu_2385_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_4_fu_2388_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_4_fu_2398_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_5_fu_2408_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_5_fu_2411_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_5_fu_2421_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_6_fu_2431_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_6_fu_2434_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_6_fu_2444_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_7_fu_2454_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_7_fu_2457_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_7_fu_2467_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_8_fu_2477_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_8_fu_2480_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_8_fu_2490_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_9_fu_2500_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_9_fu_2503_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_9_fu_2513_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_10_fu_2523_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_10_fu_2526_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_s_fu_2536_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln98_11_fu_2546_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln100_11_fu_2549_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln100_10_fu_2559_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln100_24_fu_2569_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_1_fu_2572_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_fu_2578_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6397_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_fu_2578_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_fu_2578_p2 : signal is "no";
    signal zext_ln102_fu_2583_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_1_fu_2593_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_fu_2600_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_25_fu_2610_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_5_fu_2613_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_2_fu_2619_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6405_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_2_fu_2619_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_2_fu_2619_p2 : signal is "no";
    signal zext_ln102_1_fu_2624_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_3_fu_2634_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_1_fu_2641_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_26_fu_2651_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_9_fu_2654_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_4_fu_2660_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6413_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_4_fu_2660_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_4_fu_2660_p2 : signal is "no";
    signal zext_ln102_2_fu_2665_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_5_fu_2675_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_2_fu_2682_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_27_fu_2692_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_12_fu_2695_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_6_fu_2701_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6421_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_6_fu_2701_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_6_fu_2701_p2 : signal is "no";
    signal zext_ln102_3_fu_2706_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_7_fu_2716_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_3_fu_2723_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_28_fu_2733_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_15_fu_2736_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_8_fu_2742_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6429_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_8_fu_2742_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_8_fu_2742_p2 : signal is "no";
    signal zext_ln102_4_fu_2747_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_9_fu_2757_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_4_fu_2764_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_29_fu_2774_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_18_fu_2777_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_10_fu_2783_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6437_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_10_fu_2783_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_10_fu_2783_p2 : signal is "no";
    signal zext_ln102_5_fu_2788_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_11_fu_2798_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_5_fu_2805_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_30_fu_2815_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_21_fu_2818_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_12_fu_2824_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6445_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_12_fu_2824_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_12_fu_2824_p2 : signal is "no";
    signal zext_ln102_6_fu_2829_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_13_fu_2839_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_6_fu_2846_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_31_fu_2856_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_24_fu_2859_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_14_fu_2865_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6453_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_14_fu_2865_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_14_fu_2865_p2 : signal is "no";
    signal zext_ln102_7_fu_2870_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_15_fu_2880_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_7_fu_2887_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_32_fu_2897_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_27_fu_2900_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_16_fu_2906_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6461_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_16_fu_2906_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_16_fu_2906_p2 : signal is "no";
    signal zext_ln102_8_fu_2911_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_17_fu_2921_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_8_fu_2928_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_33_fu_2938_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_30_fu_2941_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_18_fu_2947_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6469_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_18_fu_2947_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_18_fu_2947_p2 : signal is "no";
    signal zext_ln102_9_fu_2952_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_19_fu_2962_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_9_fu_2969_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_34_fu_2979_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_33_fu_2982_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_20_fu_2988_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6477_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_20_fu_2988_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_20_fu_2988_p2 : signal is "no";
    signal zext_ln102_10_fu_2993_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_21_fu_3003_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_10_fu_3010_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln100_35_fu_3020_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln100_36_fu_3023_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_22_fu_3029_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_6485_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_22_fu_3029_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_22_fu_3029_p2 : signal is "no";
    signal zext_ln102_11_fu_3034_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal charge1_23_fu_3044_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln114_11_fu_3051_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal bitcast_ln102_fu_3157_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_3160_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_fu_3170_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_1_fu_3180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_fu_3174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_fu_3192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp4_fu_3207_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_1_fu_3221_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_1_cast_fu_3229_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_fu_3195_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_fu_3217_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_fu_3247_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_1_fu_3271_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_1_fu_3287_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_1_fu_3237_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_2_fu_3291_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_fu_3295_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_fu_3277_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_2_fu_3225_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294cast_fu_3305_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_fu_3241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_1_fu_3253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_fu_3315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_fu_3321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_fu_3335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_3_fu_3265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_1_fu_3341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_1_fu_3347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_2_fu_3259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_2_fu_3353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_3_fu_3301_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_12_fu_3327_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_1_fu_3367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_4_fu_3281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_2_fu_3373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_3_fu_3379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_fu_3309_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_13_fu_3359_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_1_fu_3393_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_3396_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_1_fu_3406_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_3_fu_3416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_2_fu_3410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_1_fu_3428_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_3443_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_6_fu_3457_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_5_cast_fu_3465_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_5_fu_3431_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_4_fu_3453_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_3_fu_3483_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_4_fu_3507_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_3_fu_3523_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_5_fu_3473_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_6_fu_3527_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_1_fu_3531_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_2_fu_3513_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_7_fu_3461_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_2cast_fu_3541_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_5_fu_3477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_6_fu_3489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_3_fu_3551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_4_fu_3557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_2_fu_3571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_8_fu_3501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_4_fu_3577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_5_fu_3583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_7_fu_3495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_6_fu_3589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_8_fu_3537_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_15_fu_3563_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_3_fu_3603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_9_fu_3517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_5_fu_3609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_7_fu_3615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_1_fu_3545_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_16_fu_3595_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_2_fu_3629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_3632_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_2_fu_3642_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_5_fu_3652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_4_fu_3646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_2_fu_3664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_3679_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_11_fu_3693_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_9_cast_fu_3701_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_10_fu_3667_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_8_fu_3689_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_6_fu_3719_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_7_fu_3743_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_5_fu_3759_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_9_fu_3709_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_10_fu_3763_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_2_fu_3767_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_4_fu_3749_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_12_fu_3697_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_4cast_fu_3777_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_10_fu_3713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_11_fu_3725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_6_fu_3787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_8_fu_3793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_4_fu_3807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_13_fu_3737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_7_fu_3813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_9_fu_3819_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_12_fu_3731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_10_fu_3825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_13_fu_3773_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_18_fu_3799_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_5_fu_3839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_14_fu_3753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_8_fu_3845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_11_fu_3851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_2_fu_3781_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_19_fu_3831_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_3_fu_3865_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_3868_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_3_fu_3878_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_7_fu_3888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_6_fu_3882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_3_fu_3900_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_3915_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_16_fu_3929_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_13_cast_fu_3937_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_15_fu_3903_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_12_fu_3925_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_9_fu_3955_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_10_fu_3979_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_7_fu_3995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_13_fu_3945_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_14_fu_3999_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_3_fu_4003_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_6_fu_3985_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_17_fu_3933_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_6cast_fu_4013_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_15_fu_3949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_16_fu_3961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_9_fu_4023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_12_fu_4029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_6_fu_4043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_18_fu_3973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_10_fu_4049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_13_fu_4055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_17_fu_3967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_14_fu_4061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_18_fu_4009_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_21_fu_4035_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_7_fu_4075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_19_fu_3989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_11_fu_4081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_15_fu_4087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_3_fu_4017_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_22_fu_4067_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_4_fu_4101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_4104_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_4_fu_4114_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_9_fu_4124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_8_fu_4118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_4_fu_4136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_4151_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_21_fu_4165_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_17_cast_fu_4173_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_20_fu_4139_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_16_fu_4161_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_12_fu_4191_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_13_fu_4215_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_9_fu_4231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_17_fu_4181_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_18_fu_4235_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_4_fu_4239_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_8_fu_4221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_22_fu_4169_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_8cast_fu_4249_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_20_fu_4185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_21_fu_4197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_12_fu_4259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_16_fu_4265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_8_fu_4279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_23_fu_4209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_13_fu_4285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_17_fu_4291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_22_fu_4203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_18_fu_4297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_23_fu_4245_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_24_fu_4271_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_9_fu_4311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_24_fu_4225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_14_fu_4317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_19_fu_4323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_4_fu_4253_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_25_fu_4303_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_5_fu_4337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_fu_4340_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_5_fu_4350_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_11_fu_4360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_10_fu_4354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_5_fu_4372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_fu_4387_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_26_fu_4401_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_21_cast_fu_4409_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_25_fu_4375_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_20_fu_4397_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_15_fu_4427_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_16_fu_4451_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_11_fu_4467_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_21_fu_4417_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_22_fu_4471_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_5_fu_4475_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_10_fu_4457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_27_fu_4405_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_10cast_fu_4485_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_25_fu_4421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_26_fu_4433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_15_fu_4495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_20_fu_4501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_10_fu_4515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_28_fu_4445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_16_fu_4521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_21_fu_4527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_27_fu_4439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_22_fu_4533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_28_fu_4481_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_27_fu_4507_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_11_fu_4547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_29_fu_4461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_17_fu_4553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_23_fu_4559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_5_fu_4489_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_28_fu_4539_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_6_fu_4573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_4576_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_6_fu_4586_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_13_fu_4596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_12_fu_4590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_6_fu_4608_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_fu_4623_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_31_fu_4637_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_25_cast_fu_4645_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_30_fu_4611_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_24_fu_4633_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_18_fu_4663_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_19_fu_4687_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_13_fu_4703_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_25_fu_4653_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_26_fu_4707_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_6_fu_4711_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_12_fu_4693_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_32_fu_4641_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_12cast_fu_4721_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_30_fu_4657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_31_fu_4669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_18_fu_4731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_24_fu_4737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_12_fu_4751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_33_fu_4681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_19_fu_4757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_25_fu_4763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_32_fu_4675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_26_fu_4769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_33_fu_4717_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_30_fu_4743_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_13_fu_4783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_34_fu_4697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_20_fu_4789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_27_fu_4795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_6_fu_4725_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_31_fu_4775_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_7_fu_4809_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_33_fu_4812_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_7_fu_4822_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_15_fu_4832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_14_fu_4826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_7_fu_4844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_fu_4859_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_36_fu_4873_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_29_cast_fu_4881_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_35_fu_4847_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_28_fu_4869_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_21_fu_4899_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_22_fu_4923_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_15_fu_4939_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_29_fu_4889_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_30_fu_4943_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_7_fu_4947_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_14_fu_4929_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_37_fu_4877_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_14cast_fu_4957_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_35_fu_4893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_36_fu_4905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_21_fu_4967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_28_fu_4973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_14_fu_4987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_38_fu_4917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_22_fu_4993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_29_fu_4999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_37_fu_4911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_30_fu_5005_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_38_fu_4953_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_33_fu_4979_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_15_fu_5019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_39_fu_4933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_23_fu_5025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_31_fu_5031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_7_fu_4961_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_34_fu_5011_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_8_fu_5045_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_fu_5048_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_8_fu_5058_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_17_fu_5068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_16_fu_5062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_8_fu_5080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_42_fu_5095_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_41_fu_5109_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_33_cast_fu_5117_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_40_fu_5083_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_32_fu_5105_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_24_fu_5135_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_25_fu_5159_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_17_fu_5175_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_33_fu_5125_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_34_fu_5179_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_8_fu_5183_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_16_fu_5165_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_42_fu_5113_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_16cast_fu_5193_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_40_fu_5129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_41_fu_5141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_24_fu_5203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_32_fu_5209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_16_fu_5223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_43_fu_5153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_25_fu_5229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_33_fu_5235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_42_fu_5147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_34_fu_5241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_43_fu_5189_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_36_fu_5215_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_17_fu_5255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_44_fu_5169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_26_fu_5261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_35_fu_5267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_8_fu_5197_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_37_fu_5247_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_9_fu_5281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_43_fu_5284_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_9_fu_5294_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_19_fu_5304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_18_fu_5298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_9_fu_5316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_47_fu_5331_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_46_fu_5345_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_37_cast_fu_5353_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_45_fu_5319_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_36_fu_5341_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_27_fu_5371_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_28_fu_5395_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_19_fu_5411_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_37_fu_5361_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_38_fu_5415_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_9_fu_5419_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_18_fu_5401_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_47_fu_5349_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_18cast_fu_5429_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_45_fu_5365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_46_fu_5377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_27_fu_5439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_36_fu_5445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_18_fu_5459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_48_fu_5389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_28_fu_5465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_37_fu_5471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_47_fu_5383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_38_fu_5477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_48_fu_5425_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_39_fu_5451_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_19_fu_5491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_49_fu_5405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_29_fu_5497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_39_fu_5503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_9_fu_5433_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_40_fu_5483_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_10_fu_5517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_48_fu_5520_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_10_fu_5530_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_21_fu_5540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_20_fu_5534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_10_fu_5552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_52_fu_5567_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_51_fu_5581_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_41_cast_fu_5589_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_50_fu_5555_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_40_fu_5577_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_30_fu_5607_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_31_fu_5631_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_21_fu_5647_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_41_fu_5597_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_42_fu_5651_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_10_fu_5655_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_20_fu_5637_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_52_fu_5585_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_20cast_fu_5665_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_50_fu_5601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_51_fu_5613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_30_fu_5675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_40_fu_5681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_20_fu_5695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_53_fu_5625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_31_fu_5701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_41_fu_5707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_52_fu_5619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_42_fu_5713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_53_fu_5661_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_42_fu_5687_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_21_fu_5727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_54_fu_5641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_32_fu_5733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_43_fu_5739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_10_fu_5669_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_43_fu_5719_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal bitcast_ln102_11_fu_5753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_53_fu_5756_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln102_11_fu_5766_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln102_23_fu_5776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_22_fu_5770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln724_11_fu_5788_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_57_fu_5803_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln294_56_fu_5817_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal zext_ln294_45_cast_fu_5825_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln294_55_fu_5791_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln294_44_fu_5813_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_33_fu_5843_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln294_34_fu_5867_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln294_23_fu_5883_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln294_45_fu_5833_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln294_46_fu_5887_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln294_11_fu_5891_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln294_22_fu_5873_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln294_57_fu_5821_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln294_22cast_fu_5901_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln294_55_fu_5837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_56_fu_5849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_33_fu_5911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_44_fu_5917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln294_22_fu_5931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_58_fu_5861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_34_fu_5937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_45_fu_5943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_57_fu_5855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_46_fu_5949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln294_58_fu_5897_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_45_fu_5923_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln294_23_fu_5963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln294_59_fu_5877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln294_35_fu_5969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln294_47_fu_5975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln294_11_fu_5905_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln294_46_fu_5955_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_fu_5989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_fu_5994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_2_fu_6011_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_2_fu_6023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_2_fu_6028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_5_fu_6045_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_4_fu_6057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_4_fu_6062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_8_fu_6079_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_6_fu_6091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_6_fu_6096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_11_fu_6113_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_8_fu_6125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_8_fu_6130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_14_fu_6147_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_10_fu_6159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_10_fu_6164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_17_fu_6181_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_12_fu_6193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_12_fu_6198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_20_fu_6215_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_14_fu_6227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_14_fu_6232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_23_fu_6249_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_16_fu_6261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_16_fu_6266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_26_fu_6283_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_18_fu_6295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_18_fu_6300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_29_fu_6317_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_20_fu_6329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_20_fu_6334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_32_fu_6351_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_22_fu_6363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pup_22_fu_6368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln294_35_fu_6385_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component ts_s30xl_pileupflag_trigger_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    nbins_s_U : component ts_s30xl_pileupflag_trigger_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component ts_s30xl_pileupflag_trigger_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component ts_s30xl_pileupflag_trigger_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_6_max_dsp_1_U1 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i1_reg_7259,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1001_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U2 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_7264,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1006_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U3 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_1_reg_7269,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1011_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U4 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_1_reg_7274,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1016_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U5 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_2_reg_7279,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1021_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U6 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_2_reg_7284,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1026_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U7 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_3_reg_7289,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1031_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U8 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_3_reg_7294,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1036_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U9 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_4_reg_7299,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1041_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U10 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_4_reg_7304,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1046_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U11 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_5_reg_7309,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1051_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U12 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_5_reg_7314,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1056_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U13 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_6_reg_7319,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1061_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U14 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_6_reg_7324,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1066_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U15 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_7_reg_7329,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1071_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U16 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_7_reg_7334,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1076_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U17 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_8_reg_7339,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1081_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U18 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_8_reg_7344,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1086_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U19 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_9_reg_7349,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1091_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U20 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_9_reg_7354,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1096_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U21 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_s_reg_7359,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1101_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U22 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_s_reg_7364,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1106_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U23 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i93_10_reg_7369,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1111_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U24 : component ts_s30xl_pileupflag_trigger_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_10_reg_7374,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_1116_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U25 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i1_reg_7379,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1121_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U26 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i1_reg_7379,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1126_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U27 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_1_reg_7391,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1131_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U28 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_1_reg_7391,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1136_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U29 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_2_reg_7403,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1141_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U30 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_2_reg_7403,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1146_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U31 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_3_reg_7415,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1151_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U32 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_3_reg_7415,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1156_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U33 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_4_reg_7427,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1161_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U34 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_4_reg_7427,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1166_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U35 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_5_reg_7439,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1171_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U36 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_5_reg_7439,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1176_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U37 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_6_reg_7451,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1181_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U38 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_6_reg_7451,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1186_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U39 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_7_reg_7463,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1191_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U40 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_7_reg_7463,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1196_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U41 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_8_reg_7475,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1201_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U42 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_8_reg_7475,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1206_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U43 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_9_reg_7487,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1211_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U44 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_9_reg_7487,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1216_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U45 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_s_reg_7499,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1221_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U46 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_s_reg_7499,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1226_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U47 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_10_reg_7511,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1231_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U48 : component ts_s30xl_pileupflag_trigger_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => mul_i94_10_reg_7511,
        din1 => ap_const_lv64_403E000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_1236_p2);

    sitodp_32s_64_4_no_dsp_1_U49 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1241_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1241_p1);

    sitodp_32s_64_4_no_dsp_1_U50 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1244_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1244_p1);

    sitodp_32s_64_4_no_dsp_1_U51 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1247_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1247_p1);

    sitodp_32s_64_4_no_dsp_1_U52 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1250_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1250_p1);

    sitodp_32s_64_4_no_dsp_1_U53 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1253_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1253_p1);

    sitodp_32s_64_4_no_dsp_1_U54 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1256_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1256_p1);

    sitodp_32s_64_4_no_dsp_1_U55 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1259_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1259_p1);

    sitodp_32s_64_4_no_dsp_1_U56 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1262_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1262_p1);

    sitodp_32s_64_4_no_dsp_1_U57 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1265_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1265_p1);

    sitodp_32s_64_4_no_dsp_1_U58 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1268_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1268_p1);

    sitodp_32s_64_4_no_dsp_1_U59 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1271_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1271_p1);

    sitodp_32s_64_4_no_dsp_1_U60 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1274_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1274_p1);

    sitodp_32s_64_4_no_dsp_1_U61 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1277_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1277_p1);

    sitodp_32s_64_4_no_dsp_1_U62 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1280_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1280_p1);

    sitodp_32s_64_4_no_dsp_1_U63 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1283_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1283_p1);

    sitodp_32s_64_4_no_dsp_1_U64 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1286_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1286_p1);

    sitodp_32s_64_4_no_dsp_1_U65 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1289_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1289_p1);

    sitodp_32s_64_4_no_dsp_1_U66 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1292_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1292_p1);

    sitodp_32s_64_4_no_dsp_1_U67 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1295_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1295_p1);

    sitodp_32s_64_4_no_dsp_1_U68 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1298_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1298_p1);

    sitodp_32s_64_4_no_dsp_1_U69 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1301_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1301_p1);

    sitodp_32s_64_4_no_dsp_1_U70 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1304_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1304_p1);

    sitodp_32s_64_4_no_dsp_1_U71 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1307_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1307_p1);

    sitodp_32s_64_4_no_dsp_1_U72 : component ts_s30xl_pileupflag_trigger_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1310_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_1310_p1);

    mac_muladd_14s_7s_14ns_14_4_1_U73 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q11,
        din1 => sub_ln100_fu_2296_p2,
        din2 => edges_load_reg_6789_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6397_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U74 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q10,
        din1 => sub_ln100_1_fu_2319_p2,
        din2 => edges_load_1_reg_6809_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6405_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U75 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q9,
        din1 => sub_ln100_2_fu_2342_p2,
        din2 => edges_load_2_reg_6829_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6413_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U76 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q8,
        din1 => sub_ln100_3_fu_2365_p2,
        din2 => edges_load_3_reg_6849_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6421_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U77 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q7,
        din1 => sub_ln100_4_fu_2388_p2,
        din2 => edges_load_4_reg_6869_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6429_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U78 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q6,
        din1 => sub_ln100_5_fu_2411_p2,
        din2 => edges_load_5_reg_6889_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6437_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U79 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q5,
        din1 => sub_ln100_6_fu_2434_p2,
        din2 => edges_load_6_reg_6909_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6445_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U80 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q4,
        din1 => sub_ln100_7_fu_2457_p2,
        din2 => edges_load_7_reg_6929_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6453_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U81 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q3,
        din1 => sub_ln100_8_fu_2480_p2,
        din2 => edges_load_8_reg_6949_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6461_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U82 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q2,
        din1 => sub_ln100_9_fu_2503_p2,
        din2 => edges_load_9_reg_6969_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6469_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U83 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q1,
        din1 => sub_ln100_10_fu_2526_p2,
        din2 => edges_load_10_reg_6989_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6477_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U84 : component ts_s30xl_pileupflag_trigger_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q0,
        din1 => sub_ln100_11_fu_2549_p2,
        din2 => edges_load_11_reg_7009_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_6485_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln102_10_reg_7119 <= add_ln102_10_fu_2997_p2;
                add_ln102_11_reg_7129 <= add_ln102_11_fu_3038_p2;
                add_ln102_1_reg_7029 <= add_ln102_1_fu_2628_p2;
                add_ln102_2_reg_7039 <= add_ln102_2_fu_2669_p2;
                add_ln102_3_reg_7049 <= add_ln102_3_fu_2710_p2;
                add_ln102_4_reg_7059 <= add_ln102_4_fu_2751_p2;
                add_ln102_5_reg_7069 <= add_ln102_5_fu_2792_p2;
                add_ln102_6_reg_7079 <= add_ln102_6_fu_2833_p2;
                add_ln102_7_reg_7089 <= add_ln102_7_fu_2874_p2;
                add_ln102_8_reg_7099 <= add_ln102_8_fu_2915_p2;
                add_ln102_9_reg_7109 <= add_ln102_9_fu_2956_p2;
                add_ln102_reg_7019 <= add_ln102_fu_2587_p2;
                add_ln114_10_reg_7124 <= add_ln114_10_fu_3014_p2;
                add_ln114_11_reg_7134 <= add_ln114_11_fu_3055_p2;
                add_ln114_1_reg_7034 <= add_ln114_1_fu_2645_p2;
                add_ln114_2_reg_7044 <= add_ln114_2_fu_2686_p2;
                add_ln114_3_reg_7054 <= add_ln114_3_fu_2727_p2;
                add_ln114_4_reg_7064 <= add_ln114_4_fu_2768_p2;
                add_ln114_5_reg_7074 <= add_ln114_5_fu_2809_p2;
                add_ln114_6_reg_7084 <= add_ln114_6_fu_2850_p2;
                add_ln114_7_reg_7094 <= add_ln114_7_fu_2891_p2;
                add_ln114_8_reg_7104 <= add_ln114_8_fu_2932_p2;
                add_ln114_9_reg_7114 <= add_ln114_9_fu_2973_p2;
                add_ln114_reg_7024 <= add_ln114_fu_2604_p2;
                conv_i1_reg_7259 <= grp_fu_1241_p1;
                conv_i93_10_reg_7369 <= grp_fu_1307_p1;
                conv_i93_1_reg_7269 <= grp_fu_1247_p1;
                conv_i93_2_reg_7279 <= grp_fu_1253_p1;
                conv_i93_3_reg_7289 <= grp_fu_1259_p1;
                conv_i93_4_reg_7299 <= grp_fu_1265_p1;
                conv_i93_5_reg_7309 <= grp_fu_1271_p1;
                conv_i93_6_reg_7319 <= grp_fu_1277_p1;
                conv_i93_7_reg_7329 <= grp_fu_1283_p1;
                conv_i93_8_reg_7339 <= grp_fu_1289_p1;
                conv_i93_9_reg_7349 <= grp_fu_1295_p1;
                conv_i93_s_reg_7359 <= grp_fu_1301_p1;
                conv_i_10_reg_7374 <= grp_fu_1310_p1;
                conv_i_1_reg_7274 <= grp_fu_1250_p1;
                conv_i_2_reg_7284 <= grp_fu_1256_p1;
                conv_i_3_reg_7294 <= grp_fu_1262_p1;
                conv_i_4_reg_7304 <= grp_fu_1268_p1;
                conv_i_5_reg_7314 <= grp_fu_1274_p1;
                conv_i_6_reg_7324 <= grp_fu_1280_p1;
                conv_i_7_reg_7334 <= grp_fu_1286_p1;
                conv_i_8_reg_7344 <= grp_fu_1292_p1;
                conv_i_9_reg_7354 <= grp_fu_1298_p1;
                conv_i_reg_7264 <= grp_fu_1244_p1;
                conv_i_s_reg_7364 <= grp_fu_1304_p1;
                edges_load_10_reg_6989_pp0_iter2_reg <= edges_load_10_reg_6989;
                edges_load_11_reg_7009_pp0_iter2_reg <= edges_load_11_reg_7009;
                edges_load_1_reg_6809_pp0_iter2_reg <= edges_load_1_reg_6809;
                edges_load_2_reg_6829_pp0_iter2_reg <= edges_load_2_reg_6829;
                edges_load_3_reg_6849_pp0_iter2_reg <= edges_load_3_reg_6849;
                edges_load_4_reg_6869_pp0_iter2_reg <= edges_load_4_reg_6869;
                edges_load_5_reg_6889_pp0_iter2_reg <= edges_load_5_reg_6889;
                edges_load_6_reg_6909_pp0_iter2_reg <= edges_load_6_reg_6909;
                edges_load_7_reg_6929_pp0_iter2_reg <= edges_load_7_reg_6929;
                edges_load_8_reg_6949_pp0_iter2_reg <= edges_load_8_reg_6949;
                edges_load_9_reg_6969_pp0_iter2_reg <= edges_load_9_reg_6969;
                edges_load_reg_6789_pp0_iter2_reg <= edges_load_reg_6789;
                lshr_ln100_10_reg_7014_pp0_iter2_reg <= lshr_ln100_10_reg_7014;
                lshr_ln100_10_reg_7014_pp0_iter3_reg <= lshr_ln100_10_reg_7014_pp0_iter2_reg;
                lshr_ln100_1_reg_6814_pp0_iter2_reg <= lshr_ln100_1_reg_6814;
                lshr_ln100_1_reg_6814_pp0_iter3_reg <= lshr_ln100_1_reg_6814_pp0_iter2_reg;
                lshr_ln100_2_reg_6834_pp0_iter2_reg <= lshr_ln100_2_reg_6834;
                lshr_ln100_2_reg_6834_pp0_iter3_reg <= lshr_ln100_2_reg_6834_pp0_iter2_reg;
                lshr_ln100_3_reg_6854_pp0_iter2_reg <= lshr_ln100_3_reg_6854;
                lshr_ln100_3_reg_6854_pp0_iter3_reg <= lshr_ln100_3_reg_6854_pp0_iter2_reg;
                lshr_ln100_4_reg_6874_pp0_iter2_reg <= lshr_ln100_4_reg_6874;
                lshr_ln100_4_reg_6874_pp0_iter3_reg <= lshr_ln100_4_reg_6874_pp0_iter2_reg;
                lshr_ln100_5_reg_6894_pp0_iter2_reg <= lshr_ln100_5_reg_6894;
                lshr_ln100_5_reg_6894_pp0_iter3_reg <= lshr_ln100_5_reg_6894_pp0_iter2_reg;
                lshr_ln100_6_reg_6914_pp0_iter2_reg <= lshr_ln100_6_reg_6914;
                lshr_ln100_6_reg_6914_pp0_iter3_reg <= lshr_ln100_6_reg_6914_pp0_iter2_reg;
                lshr_ln100_7_reg_6934_pp0_iter2_reg <= lshr_ln100_7_reg_6934;
                lshr_ln100_7_reg_6934_pp0_iter3_reg <= lshr_ln100_7_reg_6934_pp0_iter2_reg;
                lshr_ln100_8_reg_6954_pp0_iter2_reg <= lshr_ln100_8_reg_6954;
                lshr_ln100_8_reg_6954_pp0_iter3_reg <= lshr_ln100_8_reg_6954_pp0_iter2_reg;
                lshr_ln100_9_reg_6974_pp0_iter2_reg <= lshr_ln100_9_reg_6974;
                lshr_ln100_9_reg_6974_pp0_iter3_reg <= lshr_ln100_9_reg_6974_pp0_iter2_reg;
                lshr_ln100_s_reg_6994_pp0_iter2_reg <= lshr_ln100_s_reg_6994;
                lshr_ln100_s_reg_6994_pp0_iter3_reg <= lshr_ln100_s_reg_6994_pp0_iter2_reg;
                lshr_ln_reg_6794_pp0_iter2_reg <= lshr_ln_reg_6794;
                lshr_ln_reg_6794_pp0_iter3_reg <= lshr_ln_reg_6794_pp0_iter2_reg;
                mul_i1_reg_7379 <= grp_fu_1001_p2;
                mul_i94_10_reg_7511 <= grp_fu_1111_p2;
                mul_i94_1_reg_7391 <= grp_fu_1011_p2;
                mul_i94_2_reg_7403 <= grp_fu_1021_p2;
                mul_i94_3_reg_7415 <= grp_fu_1031_p2;
                mul_i94_4_reg_7427 <= grp_fu_1041_p2;
                mul_i94_5_reg_7439 <= grp_fu_1051_p2;
                mul_i94_6_reg_7451 <= grp_fu_1061_p2;
                mul_i94_7_reg_7463 <= grp_fu_1071_p2;
                mul_i94_8_reg_7475 <= grp_fu_1081_p2;
                mul_i94_9_reg_7487 <= grp_fu_1091_p2;
                mul_i94_s_reg_7499 <= grp_fu_1101_p2;
                or_ln102_10_reg_7693 <= or_ln102_10_fu_5546_p2;
                or_ln102_11_reg_7710 <= or_ln102_11_fu_5782_p2;
                or_ln102_1_reg_7540 <= or_ln102_1_fu_3422_p2;
                or_ln102_2_reg_7557 <= or_ln102_2_fu_3658_p2;
                or_ln102_3_reg_7574 <= or_ln102_3_fu_3894_p2;
                or_ln102_4_reg_7591 <= or_ln102_4_fu_4130_p2;
                or_ln102_5_reg_7608 <= or_ln102_5_fu_4366_p2;
                or_ln102_6_reg_7625 <= or_ln102_6_fu_4602_p2;
                or_ln102_7_reg_7642 <= or_ln102_7_fu_4838_p2;
                or_ln102_8_reg_7659 <= or_ln102_8_fu_5074_p2;
                or_ln102_9_reg_7676 <= or_ln102_9_fu_5310_p2;
                or_ln102_reg_7523 <= or_ln102_fu_3186_p2;
                ready_reg_6493_pp0_iter10_reg <= ready_reg_6493_pp0_iter9_reg;
                ready_reg_6493_pp0_iter11_reg <= ready_reg_6493_pp0_iter10_reg;
                ready_reg_6493_pp0_iter12_reg <= ready_reg_6493_pp0_iter11_reg;
                ready_reg_6493_pp0_iter13_reg <= ready_reg_6493_pp0_iter12_reg;
                ready_reg_6493_pp0_iter14_reg <= ready_reg_6493_pp0_iter13_reg;
                ready_reg_6493_pp0_iter15_reg <= ready_reg_6493_pp0_iter14_reg;
                ready_reg_6493_pp0_iter2_reg <= ready_reg_6493_pp0_iter1_reg;
                ready_reg_6493_pp0_iter3_reg <= ready_reg_6493_pp0_iter2_reg;
                ready_reg_6493_pp0_iter4_reg <= ready_reg_6493_pp0_iter3_reg;
                ready_reg_6493_pp0_iter5_reg <= ready_reg_6493_pp0_iter4_reg;
                ready_reg_6493_pp0_iter6_reg <= ready_reg_6493_pp0_iter5_reg;
                ready_reg_6493_pp0_iter7_reg <= ready_reg_6493_pp0_iter6_reg;
                ready_reg_6493_pp0_iter8_reg <= ready_reg_6493_pp0_iter7_reg;
                ready_reg_6493_pp0_iter9_reg <= ready_reg_6493_pp0_iter8_reg;
                select_ln294_14_reg_7534 <= select_ln294_14_fu_3385_p3;
                select_ln294_17_reg_7551 <= select_ln294_17_fu_3621_p3;
                select_ln294_20_reg_7568 <= select_ln294_20_fu_3857_p3;
                select_ln294_23_reg_7585 <= select_ln294_23_fu_4093_p3;
                select_ln294_26_reg_7602 <= select_ln294_26_fu_4329_p3;
                select_ln294_29_reg_7619 <= select_ln294_29_fu_4565_p3;
                select_ln294_32_reg_7636 <= select_ln294_32_fu_4801_p3;
                select_ln294_35_reg_7653 <= select_ln294_35_fu_5037_p3;
                select_ln294_38_reg_7670 <= select_ln294_38_fu_5273_p3;
                select_ln294_41_reg_7687 <= select_ln294_41_fu_5509_p3;
                select_ln294_44_reg_7704 <= select_ln294_44_fu_5745_p3;
                select_ln294_47_reg_7721 <= select_ln294_47_fu_5981_p3;
                tmp_11_reg_7563 <= bitcast_ln724_2_fu_3664_p1(63 downto 63);
                tmp_16_reg_7580 <= bitcast_ln724_3_fu_3900_p1(63 downto 63);
                tmp_21_reg_7597 <= bitcast_ln724_4_fu_4136_p1(63 downto 63);
                tmp_26_reg_7614 <= bitcast_ln724_5_fu_4372_p1(63 downto 63);
                tmp_31_reg_7631 <= bitcast_ln724_6_fu_4608_p1(63 downto 63);
                tmp_36_reg_7648 <= bitcast_ln724_7_fu_4844_p1(63 downto 63);
                tmp_41_reg_7665 <= bitcast_ln724_8_fu_5080_p1(63 downto 63);
                tmp_46_reg_7682 <= bitcast_ln724_9_fu_5316_p1(63 downto 63);
                tmp_51_reg_7699 <= bitcast_ln724_10_fu_5552_p1(63 downto 63);
                tmp_56_reg_7716 <= bitcast_ln724_11_fu_5788_p1(63 downto 63);
                tmp_6_reg_7546 <= bitcast_ln724_1_fu_3428_p1(63 downto 63);
                tmp_reg_7529 <= bitcast_ln724_fu_3192_p1(63 downto 63);
                trunc_ln117_reg_6774_pp0_iter10_reg <= trunc_ln117_reg_6774_pp0_iter9_reg;
                trunc_ln117_reg_6774_pp0_iter11_reg <= trunc_ln117_reg_6774_pp0_iter10_reg;
                trunc_ln117_reg_6774_pp0_iter12_reg <= trunc_ln117_reg_6774_pp0_iter11_reg;
                trunc_ln117_reg_6774_pp0_iter13_reg <= trunc_ln117_reg_6774_pp0_iter12_reg;
                trunc_ln117_reg_6774_pp0_iter14_reg <= trunc_ln117_reg_6774_pp0_iter13_reg;
                trunc_ln117_reg_6774_pp0_iter15_reg <= trunc_ln117_reg_6774_pp0_iter14_reg;
                trunc_ln117_reg_6774_pp0_iter2_reg <= trunc_ln117_reg_6774_pp0_iter1_reg;
                trunc_ln117_reg_6774_pp0_iter3_reg <= trunc_ln117_reg_6774_pp0_iter2_reg;
                trunc_ln117_reg_6774_pp0_iter4_reg <= trunc_ln117_reg_6774_pp0_iter3_reg;
                trunc_ln117_reg_6774_pp0_iter5_reg <= trunc_ln117_reg_6774_pp0_iter4_reg;
                trunc_ln117_reg_6774_pp0_iter6_reg <= trunc_ln117_reg_6774_pp0_iter5_reg;
                trunc_ln117_reg_6774_pp0_iter7_reg <= trunc_ln117_reg_6774_pp0_iter6_reg;
                trunc_ln117_reg_6774_pp0_iter8_reg <= trunc_ln117_reg_6774_pp0_iter7_reg;
                trunc_ln117_reg_6774_pp0_iter9_reg <= trunc_ln117_reg_6774_pp0_iter8_reg;
                val_10_reg_7506 <= grp_fu_1106_p2;
                val_11_reg_7518 <= grp_fu_1116_p2;
                val_1_reg_7398 <= grp_fu_1016_p2;
                val_2_reg_7410 <= grp_fu_1026_p2;
                val_3_reg_7422 <= grp_fu_1036_p2;
                val_4_reg_7434 <= grp_fu_1046_p2;
                val_5_reg_7446 <= grp_fu_1056_p2;
                val_6_reg_7458 <= grp_fu_1066_p2;
                val_7_reg_7470 <= grp_fu_1076_p2;
                val_8_reg_7482 <= grp_fu_1086_p2;
                val_9_reg_7494 <= grp_fu_1096_p2;
                val_reg_7386 <= grp_fu_1006_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                edges_load_10_reg_6989 <= edges_s_q1;
                edges_load_11_reg_7009 <= edges_s_q0;
                edges_load_1_reg_6809 <= edges_s_q10;
                edges_load_2_reg_6829 <= edges_s_q9;
                edges_load_3_reg_6849 <= edges_s_q8;
                edges_load_4_reg_6869 <= edges_s_q7;
                edges_load_5_reg_6889 <= edges_s_q6;
                edges_load_6_reg_6909 <= edges_s_q5;
                edges_load_7_reg_6929 <= edges_s_q4;
                edges_load_8_reg_6949 <= edges_s_q3;
                edges_load_9_reg_6969 <= edges_s_q2;
                edges_load_reg_6789 <= edges_s_q11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln100_10_reg_7014 <= lshr_ln100_10_fu_2559_p1(13 downto 1);
                lshr_ln100_1_reg_6814 <= lshr_ln100_1_fu_2329_p1(13 downto 1);
                lshr_ln100_2_reg_6834 <= lshr_ln100_2_fu_2352_p1(13 downto 1);
                lshr_ln100_3_reg_6854 <= lshr_ln100_3_fu_2375_p1(13 downto 1);
                lshr_ln100_4_reg_6874 <= lshr_ln100_4_fu_2398_p1(13 downto 1);
                lshr_ln100_5_reg_6894 <= lshr_ln100_5_fu_2421_p1(13 downto 1);
                lshr_ln100_6_reg_6914 <= lshr_ln100_6_fu_2444_p1(13 downto 1);
                lshr_ln100_7_reg_6934 <= lshr_ln100_7_fu_2467_p1(13 downto 1);
                lshr_ln100_8_reg_6954 <= lshr_ln100_8_fu_2490_p1(13 downto 1);
                lshr_ln100_9_reg_6974 <= lshr_ln100_9_fu_2513_p1(13 downto 1);
                lshr_ln100_s_reg_6994 <= lshr_ln100_s_fu_2536_p1(13 downto 1);
                lshr_ln_reg_6794 <= lshr_ln_fu_2306_p1(13 downto 1);
                ready_reg_6493 <= ready_fu_1313_p1;
                ready_reg_6493_pp0_iter1_reg <= ready_reg_6493;
                trunc_ln117_reg_6774 <= trunc_ln117_fu_2289_p1;
                trunc_ln117_reg_6774_pp0_iter1_reg <= trunc_ln117_reg_6774;
                v1_10_reg_6734 <= FIFO_10(11 downto 6);
                v1_11_reg_6754 <= FIFO_11(11 downto 6);
                v1_1_reg_6554 <= FIFO_1(11 downto 6);
                v1_2_reg_6574 <= FIFO_2(11 downto 6);
                v1_3_reg_6594 <= FIFO_3(11 downto 6);
                v1_4_reg_6614 <= FIFO_4(11 downto 6);
                v1_5_reg_6634 <= FIFO_5(11 downto 6);
                v1_6_reg_6654 <= FIFO_6(11 downto 6);
                v1_7_reg_6674 <= FIFO_7(11 downto 6);
                v1_8_reg_6694 <= FIFO_8(11 downto 6);
                v1_9_reg_6714 <= FIFO_9(11 downto 6);
                v1_reg_6534 <= FIFO_0(11 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln100_10_fu_1865_p3 <= (trunc_ln100_6_fu_1855_p4 & ss_6_fu_1849_p2);
    add_ln100_12_fu_2695_p2 <= std_logic_vector(unsigned(zext_ln100_27_fu_2692_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_13_fu_1946_p3 <= (trunc_ln100_7_fu_1936_p4 & ss_7_fu_1930_p2);
    add_ln100_15_fu_2736_p2 <= std_logic_vector(unsigned(zext_ln100_28_fu_2733_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_16_fu_2027_p3 <= (trunc_ln100_8_fu_2017_p4 & ss_8_fu_2011_p2);
    add_ln100_18_fu_2777_p2 <= std_logic_vector(unsigned(zext_ln100_29_fu_2774_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_19_fu_2108_p3 <= (trunc_ln100_9_fu_2098_p4 & ss_9_fu_2092_p2);
    add_ln100_1_fu_2572_p2 <= std_logic_vector(unsigned(zext_ln100_24_fu_2569_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_21_fu_2818_p2 <= std_logic_vector(unsigned(zext_ln100_30_fu_2815_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_22_fu_2189_p3 <= (trunc_ln100_s_fu_2179_p4 & ss_10_fu_2173_p2);
    add_ln100_24_fu_2859_p2 <= std_logic_vector(unsigned(zext_ln100_31_fu_2856_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_25_fu_2270_p3 <= (trunc_ln100_10_fu_2260_p4 & ss_11_fu_2254_p2);
    add_ln100_27_fu_2900_p2 <= std_logic_vector(unsigned(zext_ln100_32_fu_2897_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_2_fu_1703_p3 <= (trunc_ln100_4_fu_1693_p4 & ss_4_fu_1687_p2);
    add_ln100_30_fu_2941_p2 <= std_logic_vector(unsigned(zext_ln100_33_fu_2938_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_33_fu_2982_p2 <= std_logic_vector(unsigned(zext_ln100_34_fu_2979_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_36_fu_3023_p2 <= std_logic_vector(unsigned(zext_ln100_35_fu_3020_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_4_fu_1460_p3 <= (trunc_ln100_1_fu_1450_p4 & ss_1_fu_1444_p2);
    add_ln100_5_fu_2613_p2 <= std_logic_vector(unsigned(zext_ln100_25_fu_2610_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_6_fu_1784_p3 <= (trunc_ln100_5_fu_1774_p4 & ss_5_fu_1768_p2);
    add_ln100_8_fu_1541_p3 <= (trunc_ln100_2_fu_1531_p4 & ss_2_fu_1525_p2);
    add_ln100_9_fu_2654_p2 <= std_logic_vector(unsigned(zext_ln100_26_fu_2651_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln100_s_fu_1622_p3 <= (trunc_ln100_3_fu_1612_p4 & ss_3_fu_1606_p2);
    add_ln102_10_fu_2997_p2 <= std_logic_vector(unsigned(zext_ln102_10_fu_2993_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_11_fu_3038_p2 <= std_logic_vector(unsigned(zext_ln102_11_fu_3034_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_1_fu_2628_p2 <= std_logic_vector(unsigned(zext_ln102_1_fu_2624_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_2_fu_2669_p2 <= std_logic_vector(unsigned(zext_ln102_2_fu_2665_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_3_fu_2710_p2 <= std_logic_vector(unsigned(zext_ln102_3_fu_2706_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_4_fu_2751_p2 <= std_logic_vector(unsigned(zext_ln102_4_fu_2747_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_5_fu_2792_p2 <= std_logic_vector(unsigned(zext_ln102_5_fu_2788_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_6_fu_2833_p2 <= std_logic_vector(unsigned(zext_ln102_6_fu_2829_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_7_fu_2874_p2 <= std_logic_vector(unsigned(zext_ln102_7_fu_2870_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_8_fu_2915_p2 <= std_logic_vector(unsigned(zext_ln102_8_fu_2911_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_9_fu_2956_p2 <= std_logic_vector(unsigned(zext_ln102_9_fu_2952_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln102_fu_2587_p2 <= std_logic_vector(unsigned(zext_ln102_fu_2583_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_10_fu_3014_p2 <= std_logic_vector(unsigned(zext_ln114_10_fu_3010_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_11_fu_3055_p2 <= std_logic_vector(unsigned(zext_ln114_11_fu_3051_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_1_fu_2645_p2 <= std_logic_vector(unsigned(zext_ln114_1_fu_2641_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_2_fu_2686_p2 <= std_logic_vector(unsigned(zext_ln114_2_fu_2682_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_3_fu_2727_p2 <= std_logic_vector(unsigned(zext_ln114_3_fu_2723_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_4_fu_2768_p2 <= std_logic_vector(unsigned(zext_ln114_4_fu_2764_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_5_fu_2809_p2 <= std_logic_vector(unsigned(zext_ln114_5_fu_2805_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_6_fu_2850_p2 <= std_logic_vector(unsigned(zext_ln114_6_fu_2846_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_7_fu_2891_p2 <= std_logic_vector(unsigned(zext_ln114_7_fu_2887_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_8_fu_2932_p2 <= std_logic_vector(unsigned(zext_ln114_8_fu_2928_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_9_fu_2973_p2 <= std_logic_vector(unsigned(zext_ln114_9_fu_2969_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln114_fu_2604_p2 <= std_logic_vector(unsigned(zext_ln114_fu_2600_p1) + unsigned(ap_const_lv15_7FDC));
    add_ln99_10_fu_1762_p2 <= std_logic_vector(unsigned(zext_ln99_15_fu_1738_p1) + unsigned(zext_ln99_16_fu_1748_p1));
    add_ln99_12_fu_1843_p2 <= std_logic_vector(unsigned(zext_ln99_18_fu_1819_p1) + unsigned(zext_ln99_19_fu_1829_p1));
    add_ln99_14_fu_1924_p2 <= std_logic_vector(unsigned(zext_ln99_21_fu_1900_p1) + unsigned(zext_ln99_22_fu_1910_p1));
    add_ln99_16_fu_2005_p2 <= std_logic_vector(unsigned(zext_ln99_24_fu_1981_p1) + unsigned(zext_ln99_25_fu_1991_p1));
    add_ln99_18_fu_2086_p2 <= std_logic_vector(unsigned(zext_ln99_27_fu_2062_p1) + unsigned(zext_ln99_28_fu_2072_p1));
    add_ln99_20_fu_2167_p2 <= std_logic_vector(unsigned(zext_ln99_30_fu_2143_p1) + unsigned(zext_ln99_31_fu_2153_p1));
    add_ln99_22_fu_2248_p2 <= std_logic_vector(unsigned(zext_ln99_33_fu_2224_p1) + unsigned(zext_ln99_34_fu_2234_p1));
    add_ln99_2_fu_1438_p2 <= std_logic_vector(unsigned(zext_ln99_3_fu_1414_p1) + unsigned(zext_ln99_4_fu_1424_p1));
    add_ln99_4_fu_1519_p2 <= std_logic_vector(unsigned(zext_ln99_6_fu_1495_p1) + unsigned(zext_ln99_7_fu_1505_p1));
    add_ln99_6_fu_1600_p2 <= std_logic_vector(unsigned(zext_ln99_9_fu_1576_p1) + unsigned(zext_ln99_10_fu_1586_p1));
    add_ln99_8_fu_1681_p2 <= std_logic_vector(unsigned(zext_ln99_12_fu_1657_p1) + unsigned(zext_ln99_13_fu_1667_p1));
    add_ln99_fu_1357_p2 <= std_logic_vector(unsigned(zext_ln99_fu_1333_p1) + unsigned(zext_ln99_1_fu_1343_p1));
    add_ln_fu_1379_p3 <= (trunc_ln1_fu_1369_p4 & ss_fu_1363_p2);
    amplitude_0 <= 
        sub_ln294_2_fu_6011_p2 when (tmp_reg_7529(0) = '1') else 
        select_ln294_14_reg_7534;
    amplitude_1 <= 
        sub_ln294_5_fu_6045_p2 when (tmp_6_reg_7546(0) = '1') else 
        select_ln294_17_reg_7551;
    amplitude_10 <= 
        sub_ln294_32_fu_6351_p2 when (tmp_51_reg_7699(0) = '1') else 
        select_ln294_44_reg_7704;
    amplitude_11 <= 
        sub_ln294_35_fu_6385_p2 when (tmp_56_reg_7716(0) = '1') else 
        select_ln294_47_reg_7721;
    amplitude_2 <= 
        sub_ln294_8_fu_6079_p2 when (tmp_11_reg_7563(0) = '1') else 
        select_ln294_20_reg_7568;
    amplitude_3 <= 
        sub_ln294_11_fu_6113_p2 when (tmp_16_reg_7580(0) = '1') else 
        select_ln294_23_reg_7585;
    amplitude_4 <= 
        sub_ln294_14_fu_6147_p2 when (tmp_21_reg_7597(0) = '1') else 
        select_ln294_26_reg_7602;
    amplitude_5 <= 
        sub_ln294_17_fu_6181_p2 when (tmp_26_reg_7614(0) = '1') else 
        select_ln294_29_reg_7619;
    amplitude_6 <= 
        sub_ln294_20_fu_6215_p2 when (tmp_31_reg_7631(0) = '1') else 
        select_ln294_32_reg_7636;
    amplitude_7 <= 
        sub_ln294_23_fu_6249_p2 when (tmp_36_reg_7648(0) = '1') else 
        select_ln294_35_reg_7653;
    amplitude_8 <= 
        sub_ln294_26_fu_6283_p2 when (tmp_41_reg_7665(0) = '1') else 
        select_ln294_38_reg_7670;
    amplitude_9 <= 
        sub_ln294_29_fu_6317_p2 when (tmp_46_reg_7682(0) = '1') else 
        select_ln294_41_reg_7687;
    and_ln294_10_fu_3825_p2 <= (icmp_ln294_12_fu_3731_p2 and and_ln294_9_fu_3819_p2);
    and_ln294_11_fu_3851_p2 <= (xor_ln294_8_fu_3845_p2 and icmp_ln294_14_fu_3753_p2);
    and_ln294_12_fu_4029_p2 <= (xor_ln294_9_fu_4023_p2 and icmp_ln294_16_fu_3961_p2);
    and_ln294_13_fu_4055_p2 <= (xor_ln294_10_fu_4049_p2 and icmp_ln294_18_fu_3973_p2);
    and_ln294_14_fu_4061_p2 <= (icmp_ln294_17_fu_3967_p2 and and_ln294_13_fu_4055_p2);
    and_ln294_15_fu_4087_p2 <= (xor_ln294_11_fu_4081_p2 and icmp_ln294_19_fu_3989_p2);
    and_ln294_16_fu_4265_p2 <= (xor_ln294_12_fu_4259_p2 and icmp_ln294_21_fu_4197_p2);
    and_ln294_17_fu_4291_p2 <= (xor_ln294_13_fu_4285_p2 and icmp_ln294_23_fu_4209_p2);
    and_ln294_18_fu_4297_p2 <= (icmp_ln294_22_fu_4203_p2 and and_ln294_17_fu_4291_p2);
    and_ln294_19_fu_4323_p2 <= (xor_ln294_14_fu_4317_p2 and icmp_ln294_24_fu_4225_p2);
    and_ln294_1_fu_3347_p2 <= (xor_ln294_1_fu_3341_p2 and icmp_ln294_3_fu_3265_p2);
    and_ln294_20_fu_4501_p2 <= (xor_ln294_15_fu_4495_p2 and icmp_ln294_26_fu_4433_p2);
    and_ln294_21_fu_4527_p2 <= (xor_ln294_16_fu_4521_p2 and icmp_ln294_28_fu_4445_p2);
    and_ln294_22_fu_4533_p2 <= (icmp_ln294_27_fu_4439_p2 and and_ln294_21_fu_4527_p2);
    and_ln294_23_fu_4559_p2 <= (xor_ln294_17_fu_4553_p2 and icmp_ln294_29_fu_4461_p2);
    and_ln294_24_fu_4737_p2 <= (xor_ln294_18_fu_4731_p2 and icmp_ln294_31_fu_4669_p2);
    and_ln294_25_fu_4763_p2 <= (xor_ln294_19_fu_4757_p2 and icmp_ln294_33_fu_4681_p2);
    and_ln294_26_fu_4769_p2 <= (icmp_ln294_32_fu_4675_p2 and and_ln294_25_fu_4763_p2);
    and_ln294_27_fu_4795_p2 <= (xor_ln294_20_fu_4789_p2 and icmp_ln294_34_fu_4697_p2);
    and_ln294_28_fu_4973_p2 <= (xor_ln294_21_fu_4967_p2 and icmp_ln294_36_fu_4905_p2);
    and_ln294_29_fu_4999_p2 <= (xor_ln294_22_fu_4993_p2 and icmp_ln294_38_fu_4917_p2);
    and_ln294_2_fu_3353_p2 <= (icmp_ln294_2_fu_3259_p2 and and_ln294_1_fu_3347_p2);
    and_ln294_30_fu_5005_p2 <= (icmp_ln294_37_fu_4911_p2 and and_ln294_29_fu_4999_p2);
    and_ln294_31_fu_5031_p2 <= (xor_ln294_23_fu_5025_p2 and icmp_ln294_39_fu_4933_p2);
    and_ln294_32_fu_5209_p2 <= (xor_ln294_24_fu_5203_p2 and icmp_ln294_41_fu_5141_p2);
    and_ln294_33_fu_5235_p2 <= (xor_ln294_25_fu_5229_p2 and icmp_ln294_43_fu_5153_p2);
    and_ln294_34_fu_5241_p2 <= (icmp_ln294_42_fu_5147_p2 and and_ln294_33_fu_5235_p2);
    and_ln294_35_fu_5267_p2 <= (xor_ln294_26_fu_5261_p2 and icmp_ln294_44_fu_5169_p2);
    and_ln294_36_fu_5445_p2 <= (xor_ln294_27_fu_5439_p2 and icmp_ln294_46_fu_5377_p2);
    and_ln294_37_fu_5471_p2 <= (xor_ln294_28_fu_5465_p2 and icmp_ln294_48_fu_5389_p2);
    and_ln294_38_fu_5477_p2 <= (icmp_ln294_47_fu_5383_p2 and and_ln294_37_fu_5471_p2);
    and_ln294_39_fu_5503_p2 <= (xor_ln294_29_fu_5497_p2 and icmp_ln294_49_fu_5405_p2);
    and_ln294_3_fu_3379_p2 <= (xor_ln294_2_fu_3373_p2 and icmp_ln294_4_fu_3281_p2);
    and_ln294_40_fu_5681_p2 <= (xor_ln294_30_fu_5675_p2 and icmp_ln294_51_fu_5613_p2);
    and_ln294_41_fu_5707_p2 <= (xor_ln294_31_fu_5701_p2 and icmp_ln294_53_fu_5625_p2);
    and_ln294_42_fu_5713_p2 <= (icmp_ln294_52_fu_5619_p2 and and_ln294_41_fu_5707_p2);
    and_ln294_43_fu_5739_p2 <= (xor_ln294_32_fu_5733_p2 and icmp_ln294_54_fu_5641_p2);
    and_ln294_44_fu_5917_p2 <= (xor_ln294_33_fu_5911_p2 and icmp_ln294_56_fu_5849_p2);
    and_ln294_45_fu_5943_p2 <= (xor_ln294_34_fu_5937_p2 and icmp_ln294_58_fu_5861_p2);
    and_ln294_46_fu_5949_p2 <= (icmp_ln294_57_fu_5855_p2 and and_ln294_45_fu_5943_p2);
    and_ln294_47_fu_5975_p2 <= (xor_ln294_35_fu_5969_p2 and icmp_ln294_59_fu_5877_p2);
    and_ln294_4_fu_3557_p2 <= (xor_ln294_3_fu_3551_p2 and icmp_ln294_6_fu_3489_p2);
    and_ln294_5_fu_3583_p2 <= (xor_ln294_4_fu_3577_p2 and icmp_ln294_8_fu_3501_p2);
    and_ln294_6_fu_3589_p2 <= (icmp_ln294_7_fu_3495_p2 and and_ln294_5_fu_3583_p2);
    and_ln294_7_fu_3615_p2 <= (xor_ln294_5_fu_3609_p2 and icmp_ln294_9_fu_3517_p2);
    and_ln294_8_fu_3793_p2 <= (xor_ln294_6_fu_3787_p2 and icmp_ln294_11_fu_3725_p2);
    and_ln294_9_fu_3819_p2 <= (xor_ln294_7_fu_3813_p2 and icmp_ln294_13_fu_3737_p2);
    and_ln294_fu_3321_p2 <= (xor_ln294_fu_3315_p2 and icmp_ln294_1_fu_3253_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    bitcast_ln102_10_fu_5517_p1 <= mul_i94_s_reg_7499;
    bitcast_ln102_11_fu_5753_p1 <= mul_i94_10_reg_7511;
    bitcast_ln102_1_fu_3393_p1 <= mul_i94_1_reg_7391;
    bitcast_ln102_2_fu_3629_p1 <= mul_i94_2_reg_7403;
    bitcast_ln102_3_fu_3865_p1 <= mul_i94_3_reg_7415;
    bitcast_ln102_4_fu_4101_p1 <= mul_i94_4_reg_7427;
    bitcast_ln102_5_fu_4337_p1 <= mul_i94_5_reg_7439;
    bitcast_ln102_6_fu_4573_p1 <= mul_i94_6_reg_7451;
    bitcast_ln102_7_fu_4809_p1 <= mul_i94_7_reg_7463;
    bitcast_ln102_8_fu_5045_p1 <= mul_i94_8_reg_7475;
    bitcast_ln102_9_fu_5281_p1 <= mul_i94_9_reg_7487;
    bitcast_ln102_fu_3157_p1 <= mul_i1_reg_7379;
    bitcast_ln724_10_fu_5552_p1 <= val_10_reg_7506;
    bitcast_ln724_11_fu_5788_p1 <= val_11_reg_7518;
    bitcast_ln724_1_fu_3428_p1 <= val_1_reg_7398;
    bitcast_ln724_2_fu_3664_p1 <= val_2_reg_7410;
    bitcast_ln724_3_fu_3900_p1 <= val_3_reg_7422;
    bitcast_ln724_4_fu_4136_p1 <= val_4_reg_7434;
    bitcast_ln724_5_fu_4372_p1 <= val_5_reg_7446;
    bitcast_ln724_6_fu_4608_p1 <= val_6_reg_7458;
    bitcast_ln724_7_fu_4844_p1 <= val_7_reg_7470;
    bitcast_ln724_8_fu_5080_p1 <= val_8_reg_7482;
    bitcast_ln724_9_fu_5316_p1 <= val_9_reg_7494;
    bitcast_ln724_fu_3192_p1 <= val_reg_7386;
    charge1_10_fu_2783_p1 <= grp_fu_6437_p3;
    charge1_10_fu_2783_p2 <= std_logic_vector(unsigned(add_ln100_18_fu_2777_p2) + unsigned(charge1_10_fu_2783_p1));
    charge1_11_fu_2798_p3 <= 
        charge1_10_fu_2783_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_12_fu_2824_p1 <= grp_fu_6445_p3;
    charge1_12_fu_2824_p2 <= std_logic_vector(unsigned(add_ln100_21_fu_2818_p2) + unsigned(charge1_12_fu_2824_p1));
    charge1_13_fu_2839_p3 <= 
        charge1_12_fu_2824_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_14_fu_2865_p1 <= grp_fu_6453_p3;
    charge1_14_fu_2865_p2 <= std_logic_vector(unsigned(add_ln100_24_fu_2859_p2) + unsigned(charge1_14_fu_2865_p1));
    charge1_15_fu_2880_p3 <= 
        charge1_14_fu_2865_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_16_fu_2906_p1 <= grp_fu_6461_p3;
    charge1_16_fu_2906_p2 <= std_logic_vector(unsigned(add_ln100_27_fu_2900_p2) + unsigned(charge1_16_fu_2906_p1));
    charge1_17_fu_2921_p3 <= 
        charge1_16_fu_2906_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_18_fu_2947_p1 <= grp_fu_6469_p3;
    charge1_18_fu_2947_p2 <= std_logic_vector(unsigned(add_ln100_30_fu_2941_p2) + unsigned(charge1_18_fu_2947_p1));
    charge1_19_fu_2962_p3 <= 
        charge1_18_fu_2947_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_1_fu_2593_p3 <= 
        charge1_fu_2578_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_20_fu_2988_p1 <= grp_fu_6477_p3;
    charge1_20_fu_2988_p2 <= std_logic_vector(unsigned(add_ln100_33_fu_2982_p2) + unsigned(charge1_20_fu_2988_p1));
    charge1_21_fu_3003_p3 <= 
        charge1_20_fu_2988_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_22_fu_3029_p1 <= grp_fu_6485_p3;
    charge1_22_fu_3029_p2 <= std_logic_vector(unsigned(add_ln100_36_fu_3023_p2) + unsigned(charge1_22_fu_3029_p1));
    charge1_23_fu_3044_p3 <= 
        charge1_22_fu_3029_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_2_fu_2619_p1 <= grp_fu_6405_p3;
    charge1_2_fu_2619_p2 <= std_logic_vector(unsigned(add_ln100_5_fu_2613_p2) + unsigned(charge1_2_fu_2619_p1));
    charge1_3_fu_2634_p3 <= 
        charge1_2_fu_2619_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_4_fu_2660_p1 <= grp_fu_6413_p3;
    charge1_4_fu_2660_p2 <= std_logic_vector(unsigned(add_ln100_9_fu_2654_p2) + unsigned(charge1_4_fu_2660_p1));
    charge1_5_fu_2675_p3 <= 
        charge1_4_fu_2660_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_6_fu_2701_p1 <= grp_fu_6421_p3;
    charge1_6_fu_2701_p2 <= std_logic_vector(unsigned(add_ln100_12_fu_2695_p2) + unsigned(charge1_6_fu_2701_p1));
    charge1_7_fu_2716_p3 <= 
        charge1_6_fu_2701_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_8_fu_2742_p1 <= grp_fu_6429_p3;
    charge1_8_fu_2742_p2 <= std_logic_vector(unsigned(add_ln100_15_fu_2736_p2) + unsigned(charge1_8_fu_2742_p1));
    charge1_9_fu_2757_p3 <= 
        charge1_8_fu_2742_p2 when (ready_reg_6493_pp0_iter3_reg(0) = '1') else 
        ap_const_lv14_24;
    charge1_fu_2578_p1 <= grp_fu_6397_p3;
    charge1_fu_2578_p2 <= std_logic_vector(unsigned(add_ln100_1_fu_2572_p2) + unsigned(charge1_fu_2578_p1));
    dataReady_out <= ready_reg_6493_pp0_iter15_reg;

    dataReady_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            dataReady_out_ap_vld <= ap_const_logic_1;
        else 
            dataReady_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    edges_s_address0 <= zext_ln100_22_fu_2278_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln100_20_fu_2197_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln100_2_fu_1468_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln100_fu_1387_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln100_18_fu_2116_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln100_16_fu_2035_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln100_14_fu_1954_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln100_12_fu_1873_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln100_10_fu_1792_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln100_8_fu_1711_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln100_6_fu_1630_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln100_4_fu_1549_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        grp_fu_1241_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_reg_7019),32));

        grp_fu_1244_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_reg_7024),32));

        grp_fu_1247_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_1_reg_7029),32));

        grp_fu_1250_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_1_reg_7034),32));

        grp_fu_1253_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_2_reg_7039),32));

        grp_fu_1256_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_2_reg_7044),32));

        grp_fu_1259_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_3_reg_7049),32));

        grp_fu_1262_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_3_reg_7054),32));

        grp_fu_1265_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_4_reg_7059),32));

        grp_fu_1268_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_4_reg_7064),32));

        grp_fu_1271_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_5_reg_7069),32));

        grp_fu_1274_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_5_reg_7074),32));

        grp_fu_1277_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_6_reg_7079),32));

        grp_fu_1280_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_6_reg_7084),32));

        grp_fu_1283_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_7_reg_7089),32));

        grp_fu_1286_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_7_reg_7094),32));

        grp_fu_1289_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_8_reg_7099),32));

        grp_fu_1292_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_8_reg_7104),32));

        grp_fu_1295_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_9_reg_7109),32));

        grp_fu_1298_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_9_reg_7114),32));

        grp_fu_1301_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_10_reg_7119),32));

        grp_fu_1304_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_10_reg_7124),32));

        grp_fu_1307_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln102_11_reg_7129),32));

        grp_fu_1310_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln114_11_reg_7134),32));

    helper_10_fu_6159_p2 <= (or_ln102_5_reg_7608 and grp_fu_1171_p2);
    helper_12_fu_6193_p2 <= (or_ln102_6_reg_7625 and grp_fu_1181_p2);
    helper_14_fu_6227_p2 <= (or_ln102_7_reg_7642 and grp_fu_1191_p2);
    helper_16_fu_6261_p2 <= (or_ln102_8_reg_7659 and grp_fu_1201_p2);
    helper_18_fu_6295_p2 <= (or_ln102_9_reg_7676 and grp_fu_1211_p2);
    helper_20_fu_6329_p2 <= (or_ln102_10_reg_7693 and grp_fu_1221_p2);
    helper_22_fu_6363_p2 <= (or_ln102_11_reg_7710 and grp_fu_1231_p2);
    helper_2_fu_6023_p2 <= (or_ln102_1_reg_7540 and grp_fu_1131_p2);
    helper_4_fu_6057_p2 <= (or_ln102_2_reg_7557 and grp_fu_1141_p2);
    helper_6_fu_6091_p2 <= (or_ln102_3_reg_7574 and grp_fu_1151_p2);
    helper_8_fu_6125_p2 <= (or_ln102_4_reg_7591 and grp_fu_1161_p2);
    helper_fu_5989_p2 <= (or_ln102_reg_7523 and grp_fu_1121_p2);
    icmp_ln102_10_fu_4354_p2 <= "0" when (tmp_23_fu_4340_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_11_fu_4360_p2 <= "1" when (trunc_ln102_5_fu_4350_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_12_fu_4590_p2 <= "0" when (tmp_28_fu_4576_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_13_fu_4596_p2 <= "1" when (trunc_ln102_6_fu_4586_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_14_fu_4826_p2 <= "0" when (tmp_33_fu_4812_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_15_fu_4832_p2 <= "1" when (trunc_ln102_7_fu_4822_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_16_fu_5062_p2 <= "0" when (tmp_38_fu_5048_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_17_fu_5068_p2 <= "1" when (trunc_ln102_8_fu_5058_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_18_fu_5298_p2 <= "0" when (tmp_43_fu_5284_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_19_fu_5304_p2 <= "1" when (trunc_ln102_9_fu_5294_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_1_fu_3180_p2 <= "1" when (trunc_ln102_fu_3170_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_20_fu_5534_p2 <= "0" when (tmp_48_fu_5520_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_21_fu_5540_p2 <= "1" when (trunc_ln102_10_fu_5530_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_22_fu_5770_p2 <= "0" when (tmp_53_fu_5756_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_23_fu_5776_p2 <= "1" when (trunc_ln102_11_fu_5766_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_2_fu_3410_p2 <= "0" when (tmp_3_fu_3396_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_3_fu_3416_p2 <= "1" when (trunc_ln102_1_fu_3406_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_4_fu_3646_p2 <= "0" when (tmp_8_fu_3632_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_5_fu_3652_p2 <= "1" when (trunc_ln102_2_fu_3642_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_6_fu_3882_p2 <= "0" when (tmp_13_fu_3868_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_7_fu_3888_p2 <= "1" when (trunc_ln102_3_fu_3878_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_8_fu_4118_p2 <= "0" when (tmp_18_fu_4104_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln102_9_fu_4124_p2 <= "1" when (trunc_ln102_4_fu_4114_p1 = ap_const_lv52_0) else "0";
    icmp_ln102_fu_3174_p2 <= "0" when (tmp_s_fu_3160_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln294_10_fu_3713_p2 <= "1" when (trunc_ln294_10_fu_3667_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_11_fu_3725_p2 <= "1" when (tmp_12_fu_3679_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_12_fu_3731_p2 <= "1" when (signed(sub_ln294_6_fu_3719_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_13_fu_3737_p2 <= "1" when (signed(sub_ln294_6_fu_3719_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_14_fu_3753_p2 <= "1" when (signed(sub_ln294_7_fu_3743_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_15_fu_3949_p2 <= "1" when (trunc_ln294_15_fu_3903_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_16_fu_3961_p2 <= "1" when (tmp_17_fu_3915_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_17_fu_3967_p2 <= "1" when (signed(sub_ln294_9_fu_3955_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_18_fu_3973_p2 <= "1" when (signed(sub_ln294_9_fu_3955_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_19_fu_3989_p2 <= "1" when (signed(sub_ln294_10_fu_3979_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_1_fu_3253_p2 <= "1" when (tmp4_fu_3207_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_20_fu_4185_p2 <= "1" when (trunc_ln294_20_fu_4139_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_21_fu_4197_p2 <= "1" when (tmp_22_fu_4151_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_22_fu_4203_p2 <= "1" when (signed(sub_ln294_12_fu_4191_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_23_fu_4209_p2 <= "1" when (signed(sub_ln294_12_fu_4191_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_24_fu_4225_p2 <= "1" when (signed(sub_ln294_13_fu_4215_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_25_fu_4421_p2 <= "1" when (trunc_ln294_25_fu_4375_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_26_fu_4433_p2 <= "1" when (tmp_27_fu_4387_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_27_fu_4439_p2 <= "1" when (signed(sub_ln294_15_fu_4427_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_28_fu_4445_p2 <= "1" when (signed(sub_ln294_15_fu_4427_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_29_fu_4461_p2 <= "1" when (signed(sub_ln294_16_fu_4451_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_2_fu_3259_p2 <= "1" when (signed(sub_ln294_fu_3247_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_30_fu_4657_p2 <= "1" when (trunc_ln294_30_fu_4611_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_31_fu_4669_p2 <= "1" when (tmp_32_fu_4623_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_32_fu_4675_p2 <= "1" when (signed(sub_ln294_18_fu_4663_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_33_fu_4681_p2 <= "1" when (signed(sub_ln294_18_fu_4663_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_34_fu_4697_p2 <= "1" when (signed(sub_ln294_19_fu_4687_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_35_fu_4893_p2 <= "1" when (trunc_ln294_35_fu_4847_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_36_fu_4905_p2 <= "1" when (tmp_37_fu_4859_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_37_fu_4911_p2 <= "1" when (signed(sub_ln294_21_fu_4899_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_38_fu_4917_p2 <= "1" when (signed(sub_ln294_21_fu_4899_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_39_fu_4933_p2 <= "1" when (signed(sub_ln294_22_fu_4923_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_3_fu_3265_p2 <= "1" when (signed(sub_ln294_fu_3247_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_40_fu_5129_p2 <= "1" when (trunc_ln294_40_fu_5083_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_41_fu_5141_p2 <= "1" when (tmp_42_fu_5095_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_42_fu_5147_p2 <= "1" when (signed(sub_ln294_24_fu_5135_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_43_fu_5153_p2 <= "1" when (signed(sub_ln294_24_fu_5135_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_44_fu_5169_p2 <= "1" when (signed(sub_ln294_25_fu_5159_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_45_fu_5365_p2 <= "1" when (trunc_ln294_45_fu_5319_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_46_fu_5377_p2 <= "1" when (tmp_47_fu_5331_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_47_fu_5383_p2 <= "1" when (signed(sub_ln294_27_fu_5371_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_48_fu_5389_p2 <= "1" when (signed(sub_ln294_27_fu_5371_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_49_fu_5405_p2 <= "1" when (signed(sub_ln294_28_fu_5395_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_4_fu_3281_p2 <= "1" when (signed(sub_ln294_1_fu_3271_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_50_fu_5601_p2 <= "1" when (trunc_ln294_50_fu_5555_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_51_fu_5613_p2 <= "1" when (tmp_52_fu_5567_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_52_fu_5619_p2 <= "1" when (signed(sub_ln294_30_fu_5607_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_53_fu_5625_p2 <= "1" when (signed(sub_ln294_30_fu_5607_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_54_fu_5641_p2 <= "1" when (signed(sub_ln294_31_fu_5631_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_55_fu_5837_p2 <= "1" when (trunc_ln294_55_fu_5791_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_56_fu_5849_p2 <= "1" when (tmp_57_fu_5803_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_57_fu_5855_p2 <= "1" when (signed(sub_ln294_33_fu_5843_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_58_fu_5861_p2 <= "1" when (signed(sub_ln294_33_fu_5843_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_59_fu_5877_p2 <= "1" when (signed(sub_ln294_34_fu_5867_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_5_fu_3477_p2 <= "1" when (trunc_ln294_5_fu_3431_p1 = ap_const_lv63_0) else "0";
    icmp_ln294_6_fu_3489_p2 <= "1" when (tmp_7_fu_3443_p4 = ap_const_lv11_433) else "0";
    icmp_ln294_7_fu_3495_p2 <= "1" when (signed(sub_ln294_3_fu_3483_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln294_8_fu_3501_p2 <= "1" when (signed(sub_ln294_3_fu_3483_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln294_9_fu_3517_p2 <= "1" when (signed(sub_ln294_4_fu_3507_p2) < signed(ap_const_lv12_11)) else "0";
    icmp_ln294_fu_3241_p2 <= "1" when (trunc_ln294_fu_3195_p1 = ap_const_lv63_0) else "0";
    icmp_ln99_10_fu_1580_p2 <= "1" when (unsigned(v1_3_fu_1560_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_11_fu_1590_p2 <= "1" when (unsigned(v1_3_fu_1560_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_12_fu_1651_p2 <= "1" when (unsigned(v1_4_fu_1641_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_13_fu_1661_p2 <= "1" when (unsigned(v1_4_fu_1641_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_14_fu_1671_p2 <= "1" when (unsigned(v1_4_fu_1641_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_15_fu_1732_p2 <= "1" when (unsigned(v1_5_fu_1722_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_16_fu_1742_p2 <= "1" when (unsigned(v1_5_fu_1722_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_17_fu_1752_p2 <= "1" when (unsigned(v1_5_fu_1722_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_18_fu_1813_p2 <= "1" when (unsigned(v1_6_fu_1803_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_19_fu_1823_p2 <= "1" when (unsigned(v1_6_fu_1803_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_1_fu_1337_p2 <= "1" when (unsigned(v1_fu_1317_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_20_fu_1833_p2 <= "1" when (unsigned(v1_6_fu_1803_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_21_fu_1894_p2 <= "1" when (unsigned(v1_7_fu_1884_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_22_fu_1904_p2 <= "1" when (unsigned(v1_7_fu_1884_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_23_fu_1914_p2 <= "1" when (unsigned(v1_7_fu_1884_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_24_fu_1975_p2 <= "1" when (unsigned(v1_8_fu_1965_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_25_fu_1985_p2 <= "1" when (unsigned(v1_8_fu_1965_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_26_fu_1995_p2 <= "1" when (unsigned(v1_8_fu_1965_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_27_fu_2056_p2 <= "1" when (unsigned(v1_9_fu_2046_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_28_fu_2066_p2 <= "1" when (unsigned(v1_9_fu_2046_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_29_fu_2076_p2 <= "1" when (unsigned(v1_9_fu_2046_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_2_fu_1347_p2 <= "1" when (unsigned(v1_fu_1317_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_30_fu_2137_p2 <= "1" when (unsigned(v1_10_fu_2127_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_31_fu_2147_p2 <= "1" when (unsigned(v1_10_fu_2127_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_32_fu_2157_p2 <= "1" when (unsigned(v1_10_fu_2127_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_33_fu_2218_p2 <= "1" when (unsigned(v1_11_fu_2208_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_34_fu_2228_p2 <= "1" when (unsigned(v1_11_fu_2208_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_35_fu_2238_p2 <= "1" when (unsigned(v1_11_fu_2208_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_3_fu_1408_p2 <= "1" when (unsigned(v1_1_fu_1398_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_4_fu_1418_p2 <= "1" when (unsigned(v1_1_fu_1398_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_5_fu_1428_p2 <= "1" when (unsigned(v1_1_fu_1398_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_6_fu_1489_p2 <= "1" when (unsigned(v1_2_fu_1479_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_7_fu_1499_p2 <= "1" when (unsigned(v1_2_fu_1479_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln99_8_fu_1509_p2 <= "1" when (unsigned(v1_2_fu_1479_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln99_9_fu_1570_p2 <= "1" when (unsigned(v1_3_fu_1560_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln99_fu_1327_p2 <= "1" when (unsigned(v1_fu_1317_p4) > unsigned(ap_const_lv6_10)) else "0";
    lshr_ln100_10_fu_2559_p1 <= sense_s_q0;
    lshr_ln100_1_fu_2329_p1 <= sense_s_q10;
    lshr_ln100_2_fu_2352_p1 <= sense_s_q9;
    lshr_ln100_3_fu_2375_p1 <= sense_s_q8;
    lshr_ln100_4_fu_2398_p1 <= sense_s_q7;
    lshr_ln100_5_fu_2421_p1 <= sense_s_q6;
    lshr_ln100_6_fu_2444_p1 <= sense_s_q5;
    lshr_ln100_7_fu_2467_p1 <= sense_s_q4;
    lshr_ln100_8_fu_2490_p1 <= sense_s_q3;
    lshr_ln100_9_fu_2513_p1 <= sense_s_q2;
    lshr_ln100_s_fu_2536_p1 <= sense_s_q1;
    lshr_ln294_10_fu_5655_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_41_fu_5597_p1),to_integer(unsigned('0' & zext_ln294_42_fu_5651_p1(31-1 downto 0)))));
    lshr_ln294_11_fu_5891_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_45_fu_5833_p1),to_integer(unsigned('0' & zext_ln294_46_fu_5887_p1(31-1 downto 0)))));
    lshr_ln294_1_fu_3531_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_5_fu_3473_p1),to_integer(unsigned('0' & zext_ln294_6_fu_3527_p1(31-1 downto 0)))));
    lshr_ln294_2_fu_3767_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_9_fu_3709_p1),to_integer(unsigned('0' & zext_ln294_10_fu_3763_p1(31-1 downto 0)))));
    lshr_ln294_3_fu_4003_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_13_fu_3945_p1),to_integer(unsigned('0' & zext_ln294_14_fu_3999_p1(31-1 downto 0)))));
    lshr_ln294_4_fu_4239_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_17_fu_4181_p1),to_integer(unsigned('0' & zext_ln294_18_fu_4235_p1(31-1 downto 0)))));
    lshr_ln294_5_fu_4475_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_21_fu_4417_p1),to_integer(unsigned('0' & zext_ln294_22_fu_4471_p1(31-1 downto 0)))));
    lshr_ln294_6_fu_4711_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_25_fu_4653_p1),to_integer(unsigned('0' & zext_ln294_26_fu_4707_p1(31-1 downto 0)))));
    lshr_ln294_7_fu_4947_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_29_fu_4889_p1),to_integer(unsigned('0' & zext_ln294_30_fu_4943_p1(31-1 downto 0)))));
    lshr_ln294_8_fu_5183_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_33_fu_5125_p1),to_integer(unsigned('0' & zext_ln294_34_fu_5179_p1(31-1 downto 0)))));
    lshr_ln294_9_fu_5419_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_37_fu_5361_p1),to_integer(unsigned('0' & zext_ln294_38_fu_5415_p1(31-1 downto 0)))));
    lshr_ln294_fu_3295_p2 <= std_logic_vector(shift_right(unsigned(zext_ln294_1_fu_3237_p1),to_integer(unsigned('0' & zext_ln294_2_fu_3291_p1(31-1 downto 0)))));
    lshr_ln_fu_2306_p1 <= sense_s_q11;
    nbins_s_address0 <= zext_ln100_23_fu_2284_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln100_21_fu_2203_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln100_3_fu_1474_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln100_1_fu_1393_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln100_19_fu_2122_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln100_17_fu_2041_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln100_15_fu_1960_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln100_13_fu_1879_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln100_11_fu_1798_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln100_9_fu_1717_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln100_7_fu_1636_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln100_5_fu_1555_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    onflag_0 <= (ready_reg_6493_pp0_iter15_reg and helper_fu_5989_p2);
    onflag_1 <= (ready_reg_6493_pp0_iter15_reg and helper_2_fu_6023_p2);
    onflag_10 <= (ready_reg_6493_pp0_iter15_reg and helper_20_fu_6329_p2);
    onflag_11 <= (ready_reg_6493_pp0_iter15_reg and helper_22_fu_6363_p2);
    onflag_2 <= (ready_reg_6493_pp0_iter15_reg and helper_4_fu_6057_p2);
    onflag_3 <= (ready_reg_6493_pp0_iter15_reg and helper_6_fu_6091_p2);
    onflag_4 <= (ready_reg_6493_pp0_iter15_reg and helper_8_fu_6125_p2);
    onflag_5 <= (ready_reg_6493_pp0_iter15_reg and helper_10_fu_6159_p2);
    onflag_6 <= (ready_reg_6493_pp0_iter15_reg and helper_12_fu_6193_p2);
    onflag_7 <= (ready_reg_6493_pp0_iter15_reg and helper_14_fu_6227_p2);
    onflag_8 <= (ready_reg_6493_pp0_iter15_reg and helper_16_fu_6261_p2);
    onflag_9 <= (ready_reg_6493_pp0_iter15_reg and helper_18_fu_6295_p2);
    or_ln102_10_fu_5546_p2 <= (icmp_ln102_21_fu_5540_p2 or icmp_ln102_20_fu_5534_p2);
    or_ln102_11_fu_5782_p2 <= (icmp_ln102_23_fu_5776_p2 or icmp_ln102_22_fu_5770_p2);
    or_ln102_1_fu_3422_p2 <= (icmp_ln102_3_fu_3416_p2 or icmp_ln102_2_fu_3410_p2);
    or_ln102_2_fu_3658_p2 <= (icmp_ln102_5_fu_3652_p2 or icmp_ln102_4_fu_3646_p2);
    or_ln102_3_fu_3894_p2 <= (icmp_ln102_7_fu_3888_p2 or icmp_ln102_6_fu_3882_p2);
    or_ln102_4_fu_4130_p2 <= (icmp_ln102_9_fu_4124_p2 or icmp_ln102_8_fu_4118_p2);
    or_ln102_5_fu_4366_p2 <= (icmp_ln102_11_fu_4360_p2 or icmp_ln102_10_fu_4354_p2);
    or_ln102_6_fu_4602_p2 <= (icmp_ln102_13_fu_4596_p2 or icmp_ln102_12_fu_4590_p2);
    or_ln102_7_fu_4838_p2 <= (icmp_ln102_15_fu_4832_p2 or icmp_ln102_14_fu_4826_p2);
    or_ln102_8_fu_5074_p2 <= (icmp_ln102_17_fu_5068_p2 or icmp_ln102_16_fu_5062_p2);
    or_ln102_9_fu_5310_p2 <= (icmp_ln102_19_fu_5304_p2 or icmp_ln102_18_fu_5298_p2);
    or_ln102_fu_3186_p2 <= (icmp_ln102_fu_3174_p2 or icmp_ln102_1_fu_3180_p2);
    or_ln294_10_fu_4515_p2 <= (icmp_ln294_26_fu_4433_p2 or icmp_ln294_25_fu_4421_p2);
    or_ln294_11_fu_4547_p2 <= (or_ln294_10_fu_4515_p2 or icmp_ln294_27_fu_4439_p2);
    or_ln294_12_fu_4751_p2 <= (icmp_ln294_31_fu_4669_p2 or icmp_ln294_30_fu_4657_p2);
    or_ln294_13_fu_4783_p2 <= (or_ln294_12_fu_4751_p2 or icmp_ln294_32_fu_4675_p2);
    or_ln294_14_fu_4987_p2 <= (icmp_ln294_36_fu_4905_p2 or icmp_ln294_35_fu_4893_p2);
    or_ln294_15_fu_5019_p2 <= (or_ln294_14_fu_4987_p2 or icmp_ln294_37_fu_4911_p2);
    or_ln294_16_fu_5223_p2 <= (icmp_ln294_41_fu_5141_p2 or icmp_ln294_40_fu_5129_p2);
    or_ln294_17_fu_5255_p2 <= (or_ln294_16_fu_5223_p2 or icmp_ln294_42_fu_5147_p2);
    or_ln294_18_fu_5459_p2 <= (icmp_ln294_46_fu_5377_p2 or icmp_ln294_45_fu_5365_p2);
    or_ln294_19_fu_5491_p2 <= (or_ln294_18_fu_5459_p2 or icmp_ln294_47_fu_5383_p2);
    or_ln294_1_fu_3367_p2 <= (or_ln294_fu_3335_p2 or icmp_ln294_2_fu_3259_p2);
    or_ln294_20_fu_5695_p2 <= (icmp_ln294_51_fu_5613_p2 or icmp_ln294_50_fu_5601_p2);
    or_ln294_21_fu_5727_p2 <= (or_ln294_20_fu_5695_p2 or icmp_ln294_52_fu_5619_p2);
    or_ln294_22_fu_5931_p2 <= (icmp_ln294_56_fu_5849_p2 or icmp_ln294_55_fu_5837_p2);
    or_ln294_23_fu_5963_p2 <= (or_ln294_22_fu_5931_p2 or icmp_ln294_57_fu_5855_p2);
    or_ln294_2_fu_3571_p2 <= (icmp_ln294_6_fu_3489_p2 or icmp_ln294_5_fu_3477_p2);
    or_ln294_3_fu_3603_p2 <= (or_ln294_2_fu_3571_p2 or icmp_ln294_7_fu_3495_p2);
    or_ln294_4_fu_3807_p2 <= (icmp_ln294_11_fu_3725_p2 or icmp_ln294_10_fu_3713_p2);
    or_ln294_5_fu_3839_p2 <= (or_ln294_4_fu_3807_p2 or icmp_ln294_12_fu_3731_p2);
    or_ln294_6_fu_4043_p2 <= (icmp_ln294_16_fu_3961_p2 or icmp_ln294_15_fu_3949_p2);
    or_ln294_7_fu_4075_p2 <= (or_ln294_6_fu_4043_p2 or icmp_ln294_17_fu_3967_p2);
    or_ln294_8_fu_4279_p2 <= (icmp_ln294_21_fu_4197_p2 or icmp_ln294_20_fu_4185_p2);
    or_ln294_9_fu_4311_p2 <= (or_ln294_8_fu_4279_p2 or icmp_ln294_22_fu_4203_p2);
    or_ln294_fu_3335_p2 <= (icmp_ln294_fu_3241_p2 or icmp_ln294_1_fu_3253_p2);
    pileup_out_0 <= (ready_reg_6493_pp0_iter15_reg and pup_fu_5994_p2);
    pileup_out_1 <= (ready_reg_6493_pp0_iter15_reg and pup_2_fu_6028_p2);
    pileup_out_10 <= (ready_reg_6493_pp0_iter15_reg and pup_20_fu_6334_p2);
    pileup_out_11 <= (ready_reg_6493_pp0_iter15_reg and pup_22_fu_6368_p2);
    pileup_out_2 <= (ready_reg_6493_pp0_iter15_reg and pup_4_fu_6062_p2);
    pileup_out_3 <= (ready_reg_6493_pp0_iter15_reg and pup_6_fu_6096_p2);
    pileup_out_4 <= (ready_reg_6493_pp0_iter15_reg and pup_8_fu_6130_p2);
    pileup_out_5 <= (ready_reg_6493_pp0_iter15_reg and pup_10_fu_6164_p2);
    pileup_out_6 <= (ready_reg_6493_pp0_iter15_reg and pup_12_fu_6198_p2);
    pileup_out_7 <= (ready_reg_6493_pp0_iter15_reg and pup_14_fu_6232_p2);
    pileup_out_8 <= (ready_reg_6493_pp0_iter15_reg and pup_16_fu_6266_p2);
    pileup_out_9 <= (ready_reg_6493_pp0_iter15_reg and pup_18_fu_6300_p2);
    pup_10_fu_6164_p2 <= (or_ln102_5_reg_7608 and grp_fu_1176_p2);
    pup_12_fu_6198_p2 <= (or_ln102_6_reg_7625 and grp_fu_1186_p2);
    pup_14_fu_6232_p2 <= (or_ln102_7_reg_7642 and grp_fu_1196_p2);
    pup_16_fu_6266_p2 <= (or_ln102_8_reg_7659 and grp_fu_1206_p2);
    pup_18_fu_6300_p2 <= (or_ln102_9_reg_7676 and grp_fu_1216_p2);
    pup_20_fu_6334_p2 <= (or_ln102_10_reg_7693 and grp_fu_1226_p2);
    pup_22_fu_6368_p2 <= (or_ln102_11_reg_7710 and grp_fu_1236_p2);
    pup_2_fu_6028_p2 <= (or_ln102_1_reg_7540 and grp_fu_1136_p2);
    pup_4_fu_6062_p2 <= (or_ln102_2_reg_7557 and grp_fu_1146_p2);
    pup_6_fu_6096_p2 <= (or_ln102_3_reg_7574 and grp_fu_1156_p2);
    pup_8_fu_6130_p2 <= (or_ln102_4_reg_7591 and grp_fu_1166_p2);
    pup_fu_5994_p2 <= (or_ln102_reg_7523 and grp_fu_1126_p2);
    ready_fu_1313_p1 <= dataReady_in(1 - 1 downto 0);
    select_ln294_12_fu_3327_p3 <= 
        trunc_ln294_2_fu_3225_p1 when (and_ln294_fu_3321_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_13_fu_3359_p3 <= 
        trunc_ln294_3_fu_3301_p1 when (and_ln294_2_fu_3353_p2(0) = '1') else 
        select_ln294_12_fu_3327_p3;
    select_ln294_14_fu_3385_p3 <= 
        shl_ln294_fu_3309_p2 when (and_ln294_3_fu_3379_p2(0) = '1') else 
        select_ln294_13_fu_3359_p3;
    select_ln294_15_fu_3563_p3 <= 
        trunc_ln294_7_fu_3461_p1 when (and_ln294_4_fu_3557_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_16_fu_3595_p3 <= 
        trunc_ln294_8_fu_3537_p1 when (and_ln294_6_fu_3589_p2(0) = '1') else 
        select_ln294_15_fu_3563_p3;
    select_ln294_17_fu_3621_p3 <= 
        shl_ln294_1_fu_3545_p2 when (and_ln294_7_fu_3615_p2(0) = '1') else 
        select_ln294_16_fu_3595_p3;
    select_ln294_18_fu_3799_p3 <= 
        trunc_ln294_12_fu_3697_p1 when (and_ln294_8_fu_3793_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_19_fu_3831_p3 <= 
        trunc_ln294_13_fu_3773_p1 when (and_ln294_10_fu_3825_p2(0) = '1') else 
        select_ln294_18_fu_3799_p3;
    select_ln294_20_fu_3857_p3 <= 
        shl_ln294_2_fu_3781_p2 when (and_ln294_11_fu_3851_p2(0) = '1') else 
        select_ln294_19_fu_3831_p3;
    select_ln294_21_fu_4035_p3 <= 
        trunc_ln294_17_fu_3933_p1 when (and_ln294_12_fu_4029_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_22_fu_4067_p3 <= 
        trunc_ln294_18_fu_4009_p1 when (and_ln294_14_fu_4061_p2(0) = '1') else 
        select_ln294_21_fu_4035_p3;
    select_ln294_23_fu_4093_p3 <= 
        shl_ln294_3_fu_4017_p2 when (and_ln294_15_fu_4087_p2(0) = '1') else 
        select_ln294_22_fu_4067_p3;
    select_ln294_24_fu_4271_p3 <= 
        trunc_ln294_22_fu_4169_p1 when (and_ln294_16_fu_4265_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_25_fu_4303_p3 <= 
        trunc_ln294_23_fu_4245_p1 when (and_ln294_18_fu_4297_p2(0) = '1') else 
        select_ln294_24_fu_4271_p3;
    select_ln294_26_fu_4329_p3 <= 
        shl_ln294_4_fu_4253_p2 when (and_ln294_19_fu_4323_p2(0) = '1') else 
        select_ln294_25_fu_4303_p3;
    select_ln294_27_fu_4507_p3 <= 
        trunc_ln294_27_fu_4405_p1 when (and_ln294_20_fu_4501_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_28_fu_4539_p3 <= 
        trunc_ln294_28_fu_4481_p1 when (and_ln294_22_fu_4533_p2(0) = '1') else 
        select_ln294_27_fu_4507_p3;
    select_ln294_29_fu_4565_p3 <= 
        shl_ln294_5_fu_4489_p2 when (and_ln294_23_fu_4559_p2(0) = '1') else 
        select_ln294_28_fu_4539_p3;
    select_ln294_30_fu_4743_p3 <= 
        trunc_ln294_32_fu_4641_p1 when (and_ln294_24_fu_4737_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_31_fu_4775_p3 <= 
        trunc_ln294_33_fu_4717_p1 when (and_ln294_26_fu_4769_p2(0) = '1') else 
        select_ln294_30_fu_4743_p3;
    select_ln294_32_fu_4801_p3 <= 
        shl_ln294_6_fu_4725_p2 when (and_ln294_27_fu_4795_p2(0) = '1') else 
        select_ln294_31_fu_4775_p3;
    select_ln294_33_fu_4979_p3 <= 
        trunc_ln294_37_fu_4877_p1 when (and_ln294_28_fu_4973_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_34_fu_5011_p3 <= 
        trunc_ln294_38_fu_4953_p1 when (and_ln294_30_fu_5005_p2(0) = '1') else 
        select_ln294_33_fu_4979_p3;
    select_ln294_35_fu_5037_p3 <= 
        shl_ln294_7_fu_4961_p2 when (and_ln294_31_fu_5031_p2(0) = '1') else 
        select_ln294_34_fu_5011_p3;
    select_ln294_36_fu_5215_p3 <= 
        trunc_ln294_42_fu_5113_p1 when (and_ln294_32_fu_5209_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_37_fu_5247_p3 <= 
        trunc_ln294_43_fu_5189_p1 when (and_ln294_34_fu_5241_p2(0) = '1') else 
        select_ln294_36_fu_5215_p3;
    select_ln294_38_fu_5273_p3 <= 
        shl_ln294_8_fu_5197_p2 when (and_ln294_35_fu_5267_p2(0) = '1') else 
        select_ln294_37_fu_5247_p3;
    select_ln294_39_fu_5451_p3 <= 
        trunc_ln294_47_fu_5349_p1 when (and_ln294_36_fu_5445_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_40_fu_5483_p3 <= 
        trunc_ln294_48_fu_5425_p1 when (and_ln294_38_fu_5477_p2(0) = '1') else 
        select_ln294_39_fu_5451_p3;
    select_ln294_41_fu_5509_p3 <= 
        shl_ln294_9_fu_5433_p2 when (and_ln294_39_fu_5503_p2(0) = '1') else 
        select_ln294_40_fu_5483_p3;
    select_ln294_42_fu_5687_p3 <= 
        trunc_ln294_52_fu_5585_p1 when (and_ln294_40_fu_5681_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_43_fu_5719_p3 <= 
        trunc_ln294_53_fu_5661_p1 when (and_ln294_42_fu_5713_p2(0) = '1') else 
        select_ln294_42_fu_5687_p3;
    select_ln294_44_fu_5745_p3 <= 
        shl_ln294_10_fu_5669_p2 when (and_ln294_43_fu_5739_p2(0) = '1') else 
        select_ln294_43_fu_5719_p3;
    select_ln294_45_fu_5923_p3 <= 
        trunc_ln294_57_fu_5821_p1 when (and_ln294_44_fu_5917_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln294_46_fu_5955_p3 <= 
        trunc_ln294_58_fu_5897_p1 when (and_ln294_46_fu_5949_p2(0) = '1') else 
        select_ln294_45_fu_5923_p3;
    select_ln294_47_fu_5981_p3 <= 
        shl_ln294_11_fu_5905_p2 when (and_ln294_47_fu_5975_p2(0) = '1') else 
        select_ln294_46_fu_5955_p3;
    sense_s_address0 <= zext_ln100_22_fu_2278_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln100_20_fu_2197_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln100_2_fu_1468_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln100_fu_1387_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln100_18_fu_2116_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln100_16_fu_2035_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln100_14_fu_1954_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln100_12_fu_1873_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln100_10_fu_1792_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln100_8_fu_1711_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln100_6_fu_1630_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln100_4_fu_1549_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_const_logic_1))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln294_10_fu_4457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_16_fu_4451_p2),32));

    sext_ln294_10cast_fu_4485_p1 <= sext_ln294_10_fu_4457_p1(17 - 1 downto 0);
        sext_ln294_11_fu_4467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_15_fu_4427_p2),32));

        sext_ln294_12_fu_4693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_19_fu_4687_p2),32));

    sext_ln294_12cast_fu_4721_p1 <= sext_ln294_12_fu_4693_p1(17 - 1 downto 0);
        sext_ln294_13_fu_4703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_18_fu_4663_p2),32));

        sext_ln294_14_fu_4929_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_22_fu_4923_p2),32));

    sext_ln294_14cast_fu_4957_p1 <= sext_ln294_14_fu_4929_p1(17 - 1 downto 0);
        sext_ln294_15_fu_4939_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_21_fu_4899_p2),32));

        sext_ln294_16_fu_5165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_25_fu_5159_p2),32));

    sext_ln294_16cast_fu_5193_p1 <= sext_ln294_16_fu_5165_p1(17 - 1 downto 0);
        sext_ln294_17_fu_5175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_24_fu_5135_p2),32));

        sext_ln294_18_fu_5401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_28_fu_5395_p2),32));

    sext_ln294_18cast_fu_5429_p1 <= sext_ln294_18_fu_5401_p1(17 - 1 downto 0);
        sext_ln294_19_fu_5411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_27_fu_5371_p2),32));

        sext_ln294_1_fu_3287_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_fu_3247_p2),32));

        sext_ln294_20_fu_5637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_31_fu_5631_p2),32));

    sext_ln294_20cast_fu_5665_p1 <= sext_ln294_20_fu_5637_p1(17 - 1 downto 0);
        sext_ln294_21_fu_5647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_30_fu_5607_p2),32));

        sext_ln294_22_fu_5873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_34_fu_5867_p2),32));

    sext_ln294_22cast_fu_5901_p1 <= sext_ln294_22_fu_5873_p1(17 - 1 downto 0);
        sext_ln294_23_fu_5883_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_33_fu_5843_p2),32));

        sext_ln294_2_fu_3513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_4_fu_3507_p2),32));

    sext_ln294_2cast_fu_3541_p1 <= sext_ln294_2_fu_3513_p1(17 - 1 downto 0);
        sext_ln294_3_fu_3523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_3_fu_3483_p2),32));

        sext_ln294_4_fu_3749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_7_fu_3743_p2),32));

    sext_ln294_4cast_fu_3777_p1 <= sext_ln294_4_fu_3749_p1(17 - 1 downto 0);
        sext_ln294_5_fu_3759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_6_fu_3719_p2),32));

        sext_ln294_6_fu_3985_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_10_fu_3979_p2),32));

    sext_ln294_6cast_fu_4013_p1 <= sext_ln294_6_fu_3985_p1(17 - 1 downto 0);
        sext_ln294_7_fu_3995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_9_fu_3955_p2),32));

        sext_ln294_8_fu_4221_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_13_fu_4215_p2),32));

    sext_ln294_8cast_fu_4249_p1 <= sext_ln294_8_fu_4221_p1(17 - 1 downto 0);
        sext_ln294_9_fu_4231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_12_fu_4191_p2),32));

        sext_ln294_fu_3277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln294_1_fu_3271_p2),32));

    sext_ln294cast_fu_3305_p1 <= sext_ln294_fu_3277_p1(17 - 1 downto 0);
    shl_ln294_10_fu_5669_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_52_fu_5585_p1),to_integer(unsigned('0' & sext_ln294_20cast_fu_5665_p1(17-1 downto 0)))));
    shl_ln294_11_fu_5905_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_57_fu_5821_p1),to_integer(unsigned('0' & sext_ln294_22cast_fu_5901_p1(17-1 downto 0)))));
    shl_ln294_1_fu_3545_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_7_fu_3461_p1),to_integer(unsigned('0' & sext_ln294_2cast_fu_3541_p1(17-1 downto 0)))));
    shl_ln294_2_fu_3781_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_12_fu_3697_p1),to_integer(unsigned('0' & sext_ln294_4cast_fu_3777_p1(17-1 downto 0)))));
    shl_ln294_3_fu_4017_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_17_fu_3933_p1),to_integer(unsigned('0' & sext_ln294_6cast_fu_4013_p1(17-1 downto 0)))));
    shl_ln294_4_fu_4253_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_22_fu_4169_p1),to_integer(unsigned('0' & sext_ln294_8cast_fu_4249_p1(17-1 downto 0)))));
    shl_ln294_5_fu_4489_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_27_fu_4405_p1),to_integer(unsigned('0' & sext_ln294_10cast_fu_4485_p1(17-1 downto 0)))));
    shl_ln294_6_fu_4725_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_32_fu_4641_p1),to_integer(unsigned('0' & sext_ln294_12cast_fu_4721_p1(17-1 downto 0)))));
    shl_ln294_7_fu_4961_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_37_fu_4877_p1),to_integer(unsigned('0' & sext_ln294_14cast_fu_4957_p1(17-1 downto 0)))));
    shl_ln294_8_fu_5197_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_42_fu_5113_p1),to_integer(unsigned('0' & sext_ln294_16cast_fu_5193_p1(17-1 downto 0)))));
    shl_ln294_9_fu_5433_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_47_fu_5349_p1),to_integer(unsigned('0' & sext_ln294_18cast_fu_5429_p1(17-1 downto 0)))));
    shl_ln294_fu_3309_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln294_2_fu_3225_p1),to_integer(unsigned('0' & sext_ln294cast_fu_3305_p1(17-1 downto 0)))));
    ss_10_fu_2173_p2 <= std_logic_vector(unsigned(add_ln99_20_fu_2167_p2) + unsigned(zext_ln99_32_fu_2163_p1));
    ss_11_fu_2254_p2 <= std_logic_vector(unsigned(add_ln99_22_fu_2248_p2) + unsigned(zext_ln99_35_fu_2244_p1));
    ss_1_fu_1444_p2 <= std_logic_vector(unsigned(add_ln99_2_fu_1438_p2) + unsigned(zext_ln99_5_fu_1434_p1));
    ss_2_fu_1525_p2 <= std_logic_vector(unsigned(add_ln99_4_fu_1519_p2) + unsigned(zext_ln99_8_fu_1515_p1));
    ss_3_fu_1606_p2 <= std_logic_vector(unsigned(add_ln99_6_fu_1600_p2) + unsigned(zext_ln99_11_fu_1596_p1));
    ss_4_fu_1687_p2 <= std_logic_vector(unsigned(add_ln99_8_fu_1681_p2) + unsigned(zext_ln99_14_fu_1677_p1));
    ss_5_fu_1768_p2 <= std_logic_vector(unsigned(add_ln99_10_fu_1762_p2) + unsigned(zext_ln99_17_fu_1758_p1));
    ss_6_fu_1849_p2 <= std_logic_vector(unsigned(add_ln99_12_fu_1843_p2) + unsigned(zext_ln99_20_fu_1839_p1));
    ss_7_fu_1930_p2 <= std_logic_vector(unsigned(add_ln99_14_fu_1924_p2) + unsigned(zext_ln99_23_fu_1920_p1));
    ss_8_fu_2011_p2 <= std_logic_vector(unsigned(add_ln99_16_fu_2005_p2) + unsigned(zext_ln99_26_fu_2001_p1));
    ss_9_fu_2092_p2 <= std_logic_vector(unsigned(add_ln99_18_fu_2086_p2) + unsigned(zext_ln99_29_fu_2082_p1));
    ss_fu_1363_p2 <= std_logic_vector(unsigned(add_ln99_fu_1357_p2) + unsigned(zext_ln99_2_fu_1353_p1));
    sub_ln100_10_fu_2526_p2 <= std_logic_vector(unsigned(zext_ln98_10_fu_2523_p1) - unsigned(nbins_s_q1));
    sub_ln100_11_fu_2549_p2 <= std_logic_vector(unsigned(zext_ln98_11_fu_2546_p1) - unsigned(nbins_s_q0));
    sub_ln100_1_fu_2319_p2 <= std_logic_vector(unsigned(zext_ln98_1_fu_2316_p1) - unsigned(nbins_s_q10));
    sub_ln100_2_fu_2342_p2 <= std_logic_vector(unsigned(zext_ln98_2_fu_2339_p1) - unsigned(nbins_s_q9));
    sub_ln100_3_fu_2365_p2 <= std_logic_vector(unsigned(zext_ln98_3_fu_2362_p1) - unsigned(nbins_s_q8));
    sub_ln100_4_fu_2388_p2 <= std_logic_vector(unsigned(zext_ln98_4_fu_2385_p1) - unsigned(nbins_s_q7));
    sub_ln100_5_fu_2411_p2 <= std_logic_vector(unsigned(zext_ln98_5_fu_2408_p1) - unsigned(nbins_s_q6));
    sub_ln100_6_fu_2434_p2 <= std_logic_vector(unsigned(zext_ln98_6_fu_2431_p1) - unsigned(nbins_s_q5));
    sub_ln100_7_fu_2457_p2 <= std_logic_vector(unsigned(zext_ln98_7_fu_2454_p1) - unsigned(nbins_s_q4));
    sub_ln100_8_fu_2480_p2 <= std_logic_vector(unsigned(zext_ln98_8_fu_2477_p1) - unsigned(nbins_s_q3));
    sub_ln100_9_fu_2503_p2 <= std_logic_vector(unsigned(zext_ln98_9_fu_2500_p1) - unsigned(nbins_s_q2));
    sub_ln100_fu_2296_p2 <= std_logic_vector(unsigned(zext_ln98_fu_2293_p1) - unsigned(nbins_s_q11));
    sub_ln294_10_fu_3979_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_9_fu_3955_p2));
    sub_ln294_11_fu_6113_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_23_reg_7585));
    sub_ln294_12_fu_4191_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_16_fu_4161_p1));
    sub_ln294_13_fu_4215_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_12_fu_4191_p2));
    sub_ln294_14_fu_6147_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_26_reg_7602));
    sub_ln294_15_fu_4427_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_20_fu_4397_p1));
    sub_ln294_16_fu_4451_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_15_fu_4427_p2));
    sub_ln294_17_fu_6181_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_29_reg_7619));
    sub_ln294_18_fu_4663_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_24_fu_4633_p1));
    sub_ln294_19_fu_4687_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_18_fu_4663_p2));
    sub_ln294_1_fu_3271_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_fu_3247_p2));
    sub_ln294_20_fu_6215_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_32_reg_7636));
    sub_ln294_21_fu_4899_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_28_fu_4869_p1));
    sub_ln294_22_fu_4923_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_21_fu_4899_p2));
    sub_ln294_23_fu_6249_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_35_reg_7653));
    sub_ln294_24_fu_5135_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_32_fu_5105_p1));
    sub_ln294_25_fu_5159_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_24_fu_5135_p2));
    sub_ln294_26_fu_6283_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_38_reg_7670));
    sub_ln294_27_fu_5371_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_36_fu_5341_p1));
    sub_ln294_28_fu_5395_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_27_fu_5371_p2));
    sub_ln294_29_fu_6317_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_41_reg_7687));
    sub_ln294_2_fu_6011_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_14_reg_7534));
    sub_ln294_30_fu_5607_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_40_fu_5577_p1));
    sub_ln294_31_fu_5631_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_30_fu_5607_p2));
    sub_ln294_32_fu_6351_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_44_reg_7704));
    sub_ln294_33_fu_5843_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_44_fu_5813_p1));
    sub_ln294_34_fu_5867_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_33_fu_5843_p2));
    sub_ln294_35_fu_6385_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_47_reg_7721));
    sub_ln294_3_fu_3483_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_4_fu_3453_p1));
    sub_ln294_4_fu_3507_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_3_fu_3483_p2));
    sub_ln294_5_fu_6045_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_17_reg_7551));
    sub_ln294_6_fu_3719_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_8_fu_3689_p1));
    sub_ln294_7_fu_3743_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sub_ln294_6_fu_3719_p2));
    sub_ln294_8_fu_6079_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln294_20_reg_7568));
    sub_ln294_9_fu_3955_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_12_fu_3925_p1));
    sub_ln294_fu_3247_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln294_fu_3217_p1));
    timestamp_out <= trunc_ln117_reg_6774_pp0_iter15_reg;

    timestamp_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter16 = ap_const_logic_1))) then 
            timestamp_out_ap_vld <= ap_const_logic_1;
        else 
            timestamp_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp4_fu_3207_p4 <= bitcast_ln724_fu_3192_p1(62 downto 52);
    tmp_12_fu_3679_p4 <= bitcast_ln724_2_fu_3664_p1(62 downto 52);
    tmp_13_fu_3868_p4 <= bitcast_ln102_3_fu_3865_p1(62 downto 52);
    tmp_17_fu_3915_p4 <= bitcast_ln724_3_fu_3900_p1(62 downto 52);
    tmp_18_fu_4104_p4 <= bitcast_ln102_4_fu_4101_p1(62 downto 52);
    tmp_22_fu_4151_p4 <= bitcast_ln724_4_fu_4136_p1(62 downto 52);
    tmp_23_fu_4340_p4 <= bitcast_ln102_5_fu_4337_p1(62 downto 52);
    tmp_27_fu_4387_p4 <= bitcast_ln724_5_fu_4372_p1(62 downto 52);
    tmp_28_fu_4576_p4 <= bitcast_ln102_6_fu_4573_p1(62 downto 52);
    tmp_32_fu_4623_p4 <= bitcast_ln724_6_fu_4608_p1(62 downto 52);
    tmp_33_fu_4812_p4 <= bitcast_ln102_7_fu_4809_p1(62 downto 52);
    tmp_37_fu_4859_p4 <= bitcast_ln724_7_fu_4844_p1(62 downto 52);
    tmp_38_fu_5048_p4 <= bitcast_ln102_8_fu_5045_p1(62 downto 52);
    tmp_3_fu_3396_p4 <= bitcast_ln102_1_fu_3393_p1(62 downto 52);
    tmp_42_fu_5095_p4 <= bitcast_ln724_8_fu_5080_p1(62 downto 52);
    tmp_43_fu_5284_p4 <= bitcast_ln102_9_fu_5281_p1(62 downto 52);
    tmp_47_fu_5331_p4 <= bitcast_ln724_9_fu_5316_p1(62 downto 52);
    tmp_48_fu_5520_p4 <= bitcast_ln102_10_fu_5517_p1(62 downto 52);
    tmp_52_fu_5567_p4 <= bitcast_ln724_10_fu_5552_p1(62 downto 52);
    tmp_53_fu_5756_p4 <= bitcast_ln102_11_fu_5753_p1(62 downto 52);
    tmp_57_fu_5803_p4 <= bitcast_ln724_11_fu_5788_p1(62 downto 52);
    tmp_7_fu_3443_p4 <= bitcast_ln724_1_fu_3428_p1(62 downto 52);
    tmp_8_fu_3632_p4 <= bitcast_ln102_2_fu_3629_p1(62 downto 52);
    tmp_s_fu_3160_p4 <= bitcast_ln102_fu_3157_p1(62 downto 52);
    trunc_ln100_10_fu_2260_p4 <= FIFO_11(13 downto 12);
    trunc_ln100_1_fu_1450_p4 <= FIFO_1(13 downto 12);
    trunc_ln100_2_fu_1531_p4 <= FIFO_2(13 downto 12);
    trunc_ln100_3_fu_1612_p4 <= FIFO_3(13 downto 12);
    trunc_ln100_4_fu_1693_p4 <= FIFO_4(13 downto 12);
    trunc_ln100_5_fu_1774_p4 <= FIFO_5(13 downto 12);
    trunc_ln100_6_fu_1855_p4 <= FIFO_6(13 downto 12);
    trunc_ln100_7_fu_1936_p4 <= FIFO_7(13 downto 12);
    trunc_ln100_8_fu_2017_p4 <= FIFO_8(13 downto 12);
    trunc_ln100_9_fu_2098_p4 <= FIFO_9(13 downto 12);
    trunc_ln100_s_fu_2179_p4 <= FIFO_10(13 downto 12);
    trunc_ln102_10_fu_5530_p1 <= bitcast_ln102_10_fu_5517_p1(52 - 1 downto 0);
    trunc_ln102_11_fu_5766_p1 <= bitcast_ln102_11_fu_5753_p1(52 - 1 downto 0);
    trunc_ln102_1_fu_3406_p1 <= bitcast_ln102_1_fu_3393_p1(52 - 1 downto 0);
    trunc_ln102_2_fu_3642_p1 <= bitcast_ln102_2_fu_3629_p1(52 - 1 downto 0);
    trunc_ln102_3_fu_3878_p1 <= bitcast_ln102_3_fu_3865_p1(52 - 1 downto 0);
    trunc_ln102_4_fu_4114_p1 <= bitcast_ln102_4_fu_4101_p1(52 - 1 downto 0);
    trunc_ln102_5_fu_4350_p1 <= bitcast_ln102_5_fu_4337_p1(52 - 1 downto 0);
    trunc_ln102_6_fu_4586_p1 <= bitcast_ln102_6_fu_4573_p1(52 - 1 downto 0);
    trunc_ln102_7_fu_4822_p1 <= bitcast_ln102_7_fu_4809_p1(52 - 1 downto 0);
    trunc_ln102_8_fu_5058_p1 <= bitcast_ln102_8_fu_5045_p1(52 - 1 downto 0);
    trunc_ln102_9_fu_5294_p1 <= bitcast_ln102_9_fu_5281_p1(52 - 1 downto 0);
    trunc_ln102_fu_3170_p1 <= bitcast_ln102_fu_3157_p1(52 - 1 downto 0);
    trunc_ln117_fu_2289_p1 <= timestamp_in(70 - 1 downto 0);
    trunc_ln1_fu_1369_p4 <= FIFO_0(13 downto 12);
    trunc_ln294_10_fu_3667_p1 <= bitcast_ln724_2_fu_3664_p1(63 - 1 downto 0);
    trunc_ln294_11_fu_3693_p1 <= bitcast_ln724_2_fu_3664_p1(52 - 1 downto 0);
    trunc_ln294_12_fu_3697_p1 <= bitcast_ln724_2_fu_3664_p1(17 - 1 downto 0);
    trunc_ln294_13_fu_3773_p1 <= lshr_ln294_2_fu_3767_p2(17 - 1 downto 0);
    trunc_ln294_15_fu_3903_p1 <= bitcast_ln724_3_fu_3900_p1(63 - 1 downto 0);
    trunc_ln294_16_fu_3929_p1 <= bitcast_ln724_3_fu_3900_p1(52 - 1 downto 0);
    trunc_ln294_17_fu_3933_p1 <= bitcast_ln724_3_fu_3900_p1(17 - 1 downto 0);
    trunc_ln294_18_fu_4009_p1 <= lshr_ln294_3_fu_4003_p2(17 - 1 downto 0);
    trunc_ln294_1_fu_3221_p1 <= bitcast_ln724_fu_3192_p1(52 - 1 downto 0);
    trunc_ln294_20_fu_4139_p1 <= bitcast_ln724_4_fu_4136_p1(63 - 1 downto 0);
    trunc_ln294_21_fu_4165_p1 <= bitcast_ln724_4_fu_4136_p1(52 - 1 downto 0);
    trunc_ln294_22_fu_4169_p1 <= bitcast_ln724_4_fu_4136_p1(17 - 1 downto 0);
    trunc_ln294_23_fu_4245_p1 <= lshr_ln294_4_fu_4239_p2(17 - 1 downto 0);
    trunc_ln294_25_fu_4375_p1 <= bitcast_ln724_5_fu_4372_p1(63 - 1 downto 0);
    trunc_ln294_26_fu_4401_p1 <= bitcast_ln724_5_fu_4372_p1(52 - 1 downto 0);
    trunc_ln294_27_fu_4405_p1 <= bitcast_ln724_5_fu_4372_p1(17 - 1 downto 0);
    trunc_ln294_28_fu_4481_p1 <= lshr_ln294_5_fu_4475_p2(17 - 1 downto 0);
    trunc_ln294_2_fu_3225_p1 <= bitcast_ln724_fu_3192_p1(17 - 1 downto 0);
    trunc_ln294_30_fu_4611_p1 <= bitcast_ln724_6_fu_4608_p1(63 - 1 downto 0);
    trunc_ln294_31_fu_4637_p1 <= bitcast_ln724_6_fu_4608_p1(52 - 1 downto 0);
    trunc_ln294_32_fu_4641_p1 <= bitcast_ln724_6_fu_4608_p1(17 - 1 downto 0);
    trunc_ln294_33_fu_4717_p1 <= lshr_ln294_6_fu_4711_p2(17 - 1 downto 0);
    trunc_ln294_35_fu_4847_p1 <= bitcast_ln724_7_fu_4844_p1(63 - 1 downto 0);
    trunc_ln294_36_fu_4873_p1 <= bitcast_ln724_7_fu_4844_p1(52 - 1 downto 0);
    trunc_ln294_37_fu_4877_p1 <= bitcast_ln724_7_fu_4844_p1(17 - 1 downto 0);
    trunc_ln294_38_fu_4953_p1 <= lshr_ln294_7_fu_4947_p2(17 - 1 downto 0);
    trunc_ln294_3_fu_3301_p1 <= lshr_ln294_fu_3295_p2(17 - 1 downto 0);
    trunc_ln294_40_fu_5083_p1 <= bitcast_ln724_8_fu_5080_p1(63 - 1 downto 0);
    trunc_ln294_41_fu_5109_p1 <= bitcast_ln724_8_fu_5080_p1(52 - 1 downto 0);
    trunc_ln294_42_fu_5113_p1 <= bitcast_ln724_8_fu_5080_p1(17 - 1 downto 0);
    trunc_ln294_43_fu_5189_p1 <= lshr_ln294_8_fu_5183_p2(17 - 1 downto 0);
    trunc_ln294_45_fu_5319_p1 <= bitcast_ln724_9_fu_5316_p1(63 - 1 downto 0);
    trunc_ln294_46_fu_5345_p1 <= bitcast_ln724_9_fu_5316_p1(52 - 1 downto 0);
    trunc_ln294_47_fu_5349_p1 <= bitcast_ln724_9_fu_5316_p1(17 - 1 downto 0);
    trunc_ln294_48_fu_5425_p1 <= lshr_ln294_9_fu_5419_p2(17 - 1 downto 0);
    trunc_ln294_50_fu_5555_p1 <= bitcast_ln724_10_fu_5552_p1(63 - 1 downto 0);
    trunc_ln294_51_fu_5581_p1 <= bitcast_ln724_10_fu_5552_p1(52 - 1 downto 0);
    trunc_ln294_52_fu_5585_p1 <= bitcast_ln724_10_fu_5552_p1(17 - 1 downto 0);
    trunc_ln294_53_fu_5661_p1 <= lshr_ln294_10_fu_5655_p2(17 - 1 downto 0);
    trunc_ln294_55_fu_5791_p1 <= bitcast_ln724_11_fu_5788_p1(63 - 1 downto 0);
    trunc_ln294_56_fu_5817_p1 <= bitcast_ln724_11_fu_5788_p1(52 - 1 downto 0);
    trunc_ln294_57_fu_5821_p1 <= bitcast_ln724_11_fu_5788_p1(17 - 1 downto 0);
    trunc_ln294_58_fu_5897_p1 <= lshr_ln294_11_fu_5891_p2(17 - 1 downto 0);
    trunc_ln294_5_fu_3431_p1 <= bitcast_ln724_1_fu_3428_p1(63 - 1 downto 0);
    trunc_ln294_6_fu_3457_p1 <= bitcast_ln724_1_fu_3428_p1(52 - 1 downto 0);
    trunc_ln294_7_fu_3461_p1 <= bitcast_ln724_1_fu_3428_p1(17 - 1 downto 0);
    trunc_ln294_8_fu_3537_p1 <= lshr_ln294_1_fu_3531_p2(17 - 1 downto 0);
    trunc_ln294_fu_3195_p1 <= bitcast_ln724_fu_3192_p1(63 - 1 downto 0);
    v1_10_fu_2127_p4 <= FIFO_10(11 downto 6);
    v1_11_fu_2208_p4 <= FIFO_11(11 downto 6);
    v1_1_fu_1398_p4 <= FIFO_1(11 downto 6);
    v1_2_fu_1479_p4 <= FIFO_2(11 downto 6);
    v1_3_fu_1560_p4 <= FIFO_3(11 downto 6);
    v1_4_fu_1641_p4 <= FIFO_4(11 downto 6);
    v1_5_fu_1722_p4 <= FIFO_5(11 downto 6);
    v1_6_fu_1803_p4 <= FIFO_6(11 downto 6);
    v1_7_fu_1884_p4 <= FIFO_7(11 downto 6);
    v1_8_fu_1965_p4 <= FIFO_8(11 downto 6);
    v1_9_fu_2046_p4 <= FIFO_9(11 downto 6);
    v1_fu_1317_p4 <= FIFO_0(11 downto 6);
    xor_ln294_10_fu_4049_p2 <= (or_ln294_6_fu_4043_p2 xor ap_const_lv1_1);
    xor_ln294_11_fu_4081_p2 <= (or_ln294_7_fu_4075_p2 xor ap_const_lv1_1);
    xor_ln294_12_fu_4259_p2 <= (icmp_ln294_20_fu_4185_p2 xor ap_const_lv1_1);
    xor_ln294_13_fu_4285_p2 <= (or_ln294_8_fu_4279_p2 xor ap_const_lv1_1);
    xor_ln294_14_fu_4317_p2 <= (or_ln294_9_fu_4311_p2 xor ap_const_lv1_1);
    xor_ln294_15_fu_4495_p2 <= (icmp_ln294_25_fu_4421_p2 xor ap_const_lv1_1);
    xor_ln294_16_fu_4521_p2 <= (or_ln294_10_fu_4515_p2 xor ap_const_lv1_1);
    xor_ln294_17_fu_4553_p2 <= (or_ln294_11_fu_4547_p2 xor ap_const_lv1_1);
    xor_ln294_18_fu_4731_p2 <= (icmp_ln294_30_fu_4657_p2 xor ap_const_lv1_1);
    xor_ln294_19_fu_4757_p2 <= (or_ln294_12_fu_4751_p2 xor ap_const_lv1_1);
    xor_ln294_1_fu_3341_p2 <= (or_ln294_fu_3335_p2 xor ap_const_lv1_1);
    xor_ln294_20_fu_4789_p2 <= (or_ln294_13_fu_4783_p2 xor ap_const_lv1_1);
    xor_ln294_21_fu_4967_p2 <= (icmp_ln294_35_fu_4893_p2 xor ap_const_lv1_1);
    xor_ln294_22_fu_4993_p2 <= (or_ln294_14_fu_4987_p2 xor ap_const_lv1_1);
    xor_ln294_23_fu_5025_p2 <= (or_ln294_15_fu_5019_p2 xor ap_const_lv1_1);
    xor_ln294_24_fu_5203_p2 <= (icmp_ln294_40_fu_5129_p2 xor ap_const_lv1_1);
    xor_ln294_25_fu_5229_p2 <= (or_ln294_16_fu_5223_p2 xor ap_const_lv1_1);
    xor_ln294_26_fu_5261_p2 <= (or_ln294_17_fu_5255_p2 xor ap_const_lv1_1);
    xor_ln294_27_fu_5439_p2 <= (icmp_ln294_45_fu_5365_p2 xor ap_const_lv1_1);
    xor_ln294_28_fu_5465_p2 <= (or_ln294_18_fu_5459_p2 xor ap_const_lv1_1);
    xor_ln294_29_fu_5497_p2 <= (or_ln294_19_fu_5491_p2 xor ap_const_lv1_1);
    xor_ln294_2_fu_3373_p2 <= (or_ln294_1_fu_3367_p2 xor ap_const_lv1_1);
    xor_ln294_30_fu_5675_p2 <= (icmp_ln294_50_fu_5601_p2 xor ap_const_lv1_1);
    xor_ln294_31_fu_5701_p2 <= (or_ln294_20_fu_5695_p2 xor ap_const_lv1_1);
    xor_ln294_32_fu_5733_p2 <= (or_ln294_21_fu_5727_p2 xor ap_const_lv1_1);
    xor_ln294_33_fu_5911_p2 <= (icmp_ln294_55_fu_5837_p2 xor ap_const_lv1_1);
    xor_ln294_34_fu_5937_p2 <= (or_ln294_22_fu_5931_p2 xor ap_const_lv1_1);
    xor_ln294_35_fu_5969_p2 <= (or_ln294_23_fu_5963_p2 xor ap_const_lv1_1);
    xor_ln294_3_fu_3551_p2 <= (icmp_ln294_5_fu_3477_p2 xor ap_const_lv1_1);
    xor_ln294_4_fu_3577_p2 <= (or_ln294_2_fu_3571_p2 xor ap_const_lv1_1);
    xor_ln294_5_fu_3609_p2 <= (or_ln294_3_fu_3603_p2 xor ap_const_lv1_1);
    xor_ln294_6_fu_3787_p2 <= (icmp_ln294_10_fu_3713_p2 xor ap_const_lv1_1);
    xor_ln294_7_fu_3813_p2 <= (or_ln294_4_fu_3807_p2 xor ap_const_lv1_1);
    xor_ln294_8_fu_3845_p2 <= (or_ln294_5_fu_3839_p2 xor ap_const_lv1_1);
    xor_ln294_9_fu_4023_p2 <= (icmp_ln294_15_fu_3949_p2 xor ap_const_lv1_1);
    xor_ln294_fu_3315_p2 <= (icmp_ln294_fu_3241_p2 xor ap_const_lv1_1);
    zext_ln100_10_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_6_fu_1784_p3),64));
    zext_ln100_11_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_5_fu_1768_p2),64));
    zext_ln100_12_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_10_fu_1865_p3),64));
    zext_ln100_13_fu_1879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_6_fu_1849_p2),64));
    zext_ln100_14_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_13_fu_1946_p3),64));
    zext_ln100_15_fu_1960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_7_fu_1930_p2),64));
    zext_ln100_16_fu_2035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_16_fu_2027_p3),64));
    zext_ln100_17_fu_2041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_8_fu_2011_p2),64));
    zext_ln100_18_fu_2116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_19_fu_2108_p3),64));
    zext_ln100_19_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_9_fu_2092_p2),64));
    zext_ln100_1_fu_1393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_fu_1363_p2),64));
    zext_ln100_20_fu_2197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_22_fu_2189_p3),64));
    zext_ln100_21_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_10_fu_2173_p2),64));
    zext_ln100_22_fu_2278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_25_fu_2270_p3),64));
    zext_ln100_23_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_11_fu_2254_p2),64));
    zext_ln100_24_fu_2569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_6794_pp0_iter3_reg),14));
    zext_ln100_25_fu_2610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_1_reg_6814_pp0_iter3_reg),14));
    zext_ln100_26_fu_2651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_2_reg_6834_pp0_iter3_reg),14));
    zext_ln100_27_fu_2692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_3_reg_6854_pp0_iter3_reg),14));
    zext_ln100_28_fu_2733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_4_reg_6874_pp0_iter3_reg),14));
    zext_ln100_29_fu_2774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_5_reg_6894_pp0_iter3_reg),14));
    zext_ln100_2_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_4_fu_1460_p3),64));
    zext_ln100_30_fu_2815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_6_reg_6914_pp0_iter3_reg),14));
    zext_ln100_31_fu_2856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_7_reg_6934_pp0_iter3_reg),14));
    zext_ln100_32_fu_2897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_8_reg_6954_pp0_iter3_reg),14));
    zext_ln100_33_fu_2938_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_9_reg_6974_pp0_iter3_reg),14));
    zext_ln100_34_fu_2979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_s_reg_6994_pp0_iter3_reg),14));
    zext_ln100_35_fu_3020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln100_10_reg_7014_pp0_iter3_reg),14));
    zext_ln100_3_fu_1474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_1_fu_1444_p2),64));
    zext_ln100_4_fu_1549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_8_fu_1541_p3),64));
    zext_ln100_5_fu_1555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_2_fu_1525_p2),64));
    zext_ln100_6_fu_1630_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_s_fu_1622_p3),64));
    zext_ln100_7_fu_1636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_3_fu_1606_p2),64));
    zext_ln100_8_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln100_2_fu_1703_p3),64));
    zext_ln100_9_fu_1717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_4_fu_1687_p2),64));
    zext_ln100_fu_1387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln_fu_1379_p3),64));
    zext_ln102_10_fu_2993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_20_fu_2988_p2),15));
    zext_ln102_11_fu_3034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_22_fu_3029_p2),15));
    zext_ln102_1_fu_2624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_2_fu_2619_p2),15));
    zext_ln102_2_fu_2665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_4_fu_2660_p2),15));
    zext_ln102_3_fu_2706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_6_fu_2701_p2),15));
    zext_ln102_4_fu_2747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_8_fu_2742_p2),15));
    zext_ln102_5_fu_2788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_10_fu_2783_p2),15));
    zext_ln102_6_fu_2829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_12_fu_2824_p2),15));
    zext_ln102_7_fu_2870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_14_fu_2865_p2),15));
    zext_ln102_8_fu_2911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_16_fu_2906_p2),15));
    zext_ln102_9_fu_2952_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_18_fu_2947_p2),15));
    zext_ln102_fu_2583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_fu_2578_p2),15));
    zext_ln114_10_fu_3010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_21_fu_3003_p3),15));
    zext_ln114_11_fu_3051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_23_fu_3044_p3),15));
    zext_ln114_1_fu_2641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_3_fu_2634_p3),15));
    zext_ln114_2_fu_2682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_5_fu_2675_p3),15));
    zext_ln114_3_fu_2723_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_7_fu_2716_p3),15));
    zext_ln114_4_fu_2764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_9_fu_2757_p3),15));
    zext_ln114_5_fu_2805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_11_fu_2798_p3),15));
    zext_ln114_6_fu_2846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_13_fu_2839_p3),15));
    zext_ln114_7_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_15_fu_2880_p3),15));
    zext_ln114_8_fu_2928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_17_fu_2921_p3),15));
    zext_ln114_9_fu_2969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_19_fu_2962_p3),15));
    zext_ln114_fu_2600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_1_fu_2593_p3),15));
    zext_ln294_10_fu_3763_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_5_fu_3759_p1),54));
    zext_ln294_12_fu_3925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_3915_p4),12));
    zext_ln294_13_cast_fu_3937_p3 <= (ap_const_lv1_1 & trunc_ln294_16_fu_3929_p1);
    zext_ln294_13_fu_3945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_13_cast_fu_3937_p3),54));
    zext_ln294_14_fu_3999_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_7_fu_3995_p1),54));
    zext_ln294_16_fu_4161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_4151_p4),12));
    zext_ln294_17_cast_fu_4173_p3 <= (ap_const_lv1_1 & trunc_ln294_21_fu_4165_p1);
    zext_ln294_17_fu_4181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_17_cast_fu_4173_p3),54));
    zext_ln294_18_fu_4235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_9_fu_4231_p1),54));
    zext_ln294_1_cast_fu_3229_p3 <= (ap_const_lv1_1 & trunc_ln294_1_fu_3221_p1);
    zext_ln294_1_fu_3237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_1_cast_fu_3229_p3),54));
    zext_ln294_20_fu_4397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_4387_p4),12));
    zext_ln294_21_cast_fu_4409_p3 <= (ap_const_lv1_1 & trunc_ln294_26_fu_4401_p1);
    zext_ln294_21_fu_4417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_21_cast_fu_4409_p3),54));
    zext_ln294_22_fu_4471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_11_fu_4467_p1),54));
    zext_ln294_24_fu_4633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_4623_p4),12));
    zext_ln294_25_cast_fu_4645_p3 <= (ap_const_lv1_1 & trunc_ln294_31_fu_4637_p1);
    zext_ln294_25_fu_4653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_25_cast_fu_4645_p3),54));
    zext_ln294_26_fu_4707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_13_fu_4703_p1),54));
    zext_ln294_28_fu_4869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_4859_p4),12));
    zext_ln294_29_cast_fu_4881_p3 <= (ap_const_lv1_1 & trunc_ln294_36_fu_4873_p1);
    zext_ln294_29_fu_4889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_29_cast_fu_4881_p3),54));
    zext_ln294_2_fu_3291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_1_fu_3287_p1),54));
    zext_ln294_30_fu_4943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_15_fu_4939_p1),54));
    zext_ln294_32_fu_5105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_5095_p4),12));
    zext_ln294_33_cast_fu_5117_p3 <= (ap_const_lv1_1 & trunc_ln294_41_fu_5109_p1);
    zext_ln294_33_fu_5125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_33_cast_fu_5117_p3),54));
    zext_ln294_34_fu_5179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_17_fu_5175_p1),54));
    zext_ln294_36_fu_5341_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_5331_p4),12));
    zext_ln294_37_cast_fu_5353_p3 <= (ap_const_lv1_1 & trunc_ln294_46_fu_5345_p1);
    zext_ln294_37_fu_5361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_37_cast_fu_5353_p3),54));
    zext_ln294_38_fu_5415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_19_fu_5411_p1),54));
    zext_ln294_40_fu_5577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_5567_p4),12));
    zext_ln294_41_cast_fu_5589_p3 <= (ap_const_lv1_1 & trunc_ln294_51_fu_5581_p1);
    zext_ln294_41_fu_5597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_41_cast_fu_5589_p3),54));
    zext_ln294_42_fu_5651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_21_fu_5647_p1),54));
    zext_ln294_44_fu_5813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_5803_p4),12));
    zext_ln294_45_cast_fu_5825_p3 <= (ap_const_lv1_1 & trunc_ln294_56_fu_5817_p1);
    zext_ln294_45_fu_5833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_45_cast_fu_5825_p3),54));
    zext_ln294_46_fu_5887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_23_fu_5883_p1),54));
    zext_ln294_4_fu_3453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_3443_p4),12));
    zext_ln294_5_cast_fu_3465_p3 <= (ap_const_lv1_1 & trunc_ln294_6_fu_3457_p1);
    zext_ln294_5_fu_3473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_5_cast_fu_3465_p3),54));
    zext_ln294_6_fu_3527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln294_3_fu_3523_p1),54));
    zext_ln294_8_fu_3689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_3679_p4),12));
    zext_ln294_9_cast_fu_3701_p3 <= (ap_const_lv1_1 & trunc_ln294_11_fu_3693_p1);
    zext_ln294_9_fu_3709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln294_9_cast_fu_3701_p3),54));
    zext_ln294_fu_3217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp4_fu_3207_p4),12));
    zext_ln98_10_fu_2523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_10_reg_6734),7));
    zext_ln98_11_fu_2546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_11_reg_6754),7));
    zext_ln98_1_fu_2316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_1_reg_6554),7));
    zext_ln98_2_fu_2339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_2_reg_6574),7));
    zext_ln98_3_fu_2362_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_3_reg_6594),7));
    zext_ln98_4_fu_2385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_4_reg_6614),7));
    zext_ln98_5_fu_2408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_5_reg_6634),7));
    zext_ln98_6_fu_2431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_6_reg_6654),7));
    zext_ln98_7_fu_2454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_7_reg_6674),7));
    zext_ln98_8_fu_2477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_8_reg_6694),7));
    zext_ln98_9_fu_2500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_9_reg_6714),7));
    zext_ln98_fu_2293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v1_reg_6534),7));
    zext_ln99_10_fu_1586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_10_fu_1580_p2),2));
    zext_ln99_11_fu_1596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_11_fu_1590_p2),2));
    zext_ln99_12_fu_1657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_12_fu_1651_p2),2));
    zext_ln99_13_fu_1667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_13_fu_1661_p2),2));
    zext_ln99_14_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_14_fu_1671_p2),2));
    zext_ln99_15_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_15_fu_1732_p2),2));
    zext_ln99_16_fu_1748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_16_fu_1742_p2),2));
    zext_ln99_17_fu_1758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_17_fu_1752_p2),2));
    zext_ln99_18_fu_1819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_18_fu_1813_p2),2));
    zext_ln99_19_fu_1829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_19_fu_1823_p2),2));
    zext_ln99_1_fu_1343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_1_fu_1337_p2),2));
    zext_ln99_20_fu_1839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_20_fu_1833_p2),2));
    zext_ln99_21_fu_1900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_21_fu_1894_p2),2));
    zext_ln99_22_fu_1910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_22_fu_1904_p2),2));
    zext_ln99_23_fu_1920_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_23_fu_1914_p2),2));
    zext_ln99_24_fu_1981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_24_fu_1975_p2),2));
    zext_ln99_25_fu_1991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_25_fu_1985_p2),2));
    zext_ln99_26_fu_2001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_26_fu_1995_p2),2));
    zext_ln99_27_fu_2062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_27_fu_2056_p2),2));
    zext_ln99_28_fu_2072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_28_fu_2066_p2),2));
    zext_ln99_29_fu_2082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_29_fu_2076_p2),2));
    zext_ln99_2_fu_1353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_2_fu_1347_p2),2));
    zext_ln99_30_fu_2143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_30_fu_2137_p2),2));
    zext_ln99_31_fu_2153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_31_fu_2147_p2),2));
    zext_ln99_32_fu_2163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_32_fu_2157_p2),2));
    zext_ln99_33_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_33_fu_2218_p2),2));
    zext_ln99_34_fu_2234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_34_fu_2228_p2),2));
    zext_ln99_35_fu_2244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_35_fu_2238_p2),2));
    zext_ln99_3_fu_1414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_3_fu_1408_p2),2));
    zext_ln99_4_fu_1424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_4_fu_1418_p2),2));
    zext_ln99_5_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_5_fu_1428_p2),2));
    zext_ln99_6_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_6_fu_1489_p2),2));
    zext_ln99_7_fu_1505_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_7_fu_1499_p2),2));
    zext_ln99_8_fu_1515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_8_fu_1509_p2),2));
    zext_ln99_9_fu_1576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_9_fu_1570_p2),2));
    zext_ln99_fu_1333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln99_fu_1327_p2),2));
end behav;
