[!] An error has been found!!!!!
 [!] command: Line 330: make -C /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/sim_FT questa-sim TEST_FILE="/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tests/programs/mibench/out/hello-world" FT="_gold"
 [!] Log file with error: /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/bench_log/bench_sim_hello-world.txtn [!] These are error lines of the log file:
 5: -pedanticerrors -suppress 2577 -suppress 2583 \ 10:vlog -work work -pedanticerrors -suppress 2577 -suppress 2583 -f /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/cv32e40p_manifest.flist /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/include/perturbation_defines.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_top.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/dp_ram.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_rvalid_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_gnt_stall.sv /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/tb_riscv/riscv_random_interrupt_generator.sv 65:Errors: 0, Warnings: 0, Suppressed Warnings: 483 66:vopt -work work -debugdb -fsmdebug -pedanticerrors +acc tb_top -o tb_top_vopt 69:vopt -work work -debugdb -fsmdebug -pedanticerrors "+acc" tb_top -o tb_top_vopt 115:Errors: 0, Warnings: 0 
[!] These are error lines from the error log file:
 make: bench_log ccommon.sh change_word.sh compile comp_sim.sh cv32e40p_temp_manifest.flist error_log.txt error_monitor.txt Makefile README.md sim_FT trace_command.txt vsim2.wlf No rule to make target `"/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tests/programs/mibench/out/hello-world".hex', needed by `questa-sim'. Stop. 
[!] More info in file /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/bench_log/bench_sim_hello-world.txt

