[{"DBLP title": "Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction.", "DBLP authors": ["Sungyoul Seo", "Yong Lee", "Hyeonchan Lim", "Joohwan Lee", "Hongbom Yoo", "Yojoung Kim", "Sungho Kang"], "year": 2015, "MAG papers": [{"PaperId": 2296084212, "PaperTitle": "scan chain reordering aware x filling and stitching for scan shift power reduction", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"yonsei university": 4.0, "samsung": 3.0}}], "source": "ES"}, {"DBLP title": "A Novel Scan Segmentation Design for Power Controllability and Reduction in At-Speed Test.", "DBLP authors": ["Zhou Jiang", "Dong Xiang", "Kele Shen"], "year": 2015, "MAG papers": [{"PaperId": 2296477550, "PaperTitle": "a novel scan segmentation design for power controllability and reduction in at speed test", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"tsinghua university": 3.0}}], "source": "ES"}, {"DBLP title": "A Don't Care Filling Method to Reduce Capture Power Based on Correlation of FF Transitions.", "DBLP authors": ["Masayoshi Yoshimura", "Yoshiyasu Takahashi", "Hiroshi Yamazaki", "Toshinori Hosokawa"], "year": 2015, "MAG papers": [{"PaperId": 2295324164, "PaperTitle": "a don t care filling method to reduce capture power based on correlation of ff transitions", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"kyoto sangyo university": 1.0, "nihon university": 3.0}}], "source": "ES"}, {"DBLP title": "TestExpress - New Time-Effective Scan-Based Deterministic Test Paradigm.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Chen Wang"], "year": 2015, "MAG papers": [{"PaperId": 2295435706, "PaperTitle": "testexpress new time effective scan based deterministic test paradigm", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"mentor graphics": 3.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan.", "DBLP authors": ["Satyadev Ahlawat", "Jaynarayan T. Tudu", "Anzhela Yu. Matrosova", "Virendra Singh"], "year": 2015, "MAG papers": [{"PaperId": 2295818289, "PaperTitle": "a new scan flip flop design to eliminate performance penalty of scan", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of science": 1.0, "tomsk state university": 1.0, "indian institute of technology bombay": 2.0}}], "source": "ES"}, {"DBLP title": "Detection of test Patterns with Unreachable States through Efficient Inductive-Invariant Identification.", "DBLP authors": ["Masahiro Fujita"], "year": 2015, "MAG papers": [{"PaperId": 2294103806, "PaperTitle": "detection of test patterns with unreachable states through efficient inductive invariant identification", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of tokyo": 1.0}}], "source": "ES"}, {"DBLP title": "A Test Generation Method for Data Paths Using Easily Testable Functional Time Expansion Models and Controller Augmentation.", "DBLP authors": ["Tetsuya Masuda", "Jun Nishimaki", "Toshinori Hosokawa", "Hideo Fujiwara"], "year": 2015, "MAG papers": [{"PaperId": 2294157076, "PaperTitle": "a test generation method for data paths using easily testable functional time expansion models and controller augmentation", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nihon university": 3.0, "osaka gakuin university": 1.0}}], "source": "ES"}, {"DBLP title": "SDC-TPG: A Deterministic Zero-Inflation Parallel Test Pattern Generator.", "DBLP authors": ["Chun-Hao Chang", "Kuen-Wei Yeh", "Jiun-Lang Huang", "Laung-Terng Wang"], "year": 2015, "MAG papers": [{"PaperId": 2296702311, "PaperTitle": "sdc tpg a deterministic zero inflation parallel test pattern generator", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"kyushu institute of technology": 1.0, "national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Integration of Hard Repair Techniques with ECC for Enhancing Fabrication Yield and Reliability of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Cheng-Ju Tsai", "Masaki Hashizume"], "year": 2015, "MAG papers": [{"PaperId": 2295784634, "PaperTitle": "integration of hard repair techniques with ecc for enhancing fabrication yield and reliability of embedded memories", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national taiwan university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Lightweight Timing Channel Protection for Shared Memory Controllers.", "DBLP authors": ["Guopei Liu", "Ying Wang", "Sen Li", "Huawei Li", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 2293824945, "PaperTitle": "a lightweight timing channel protection for shared memory controllers", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"china academy of launch vehicle technology": 1.0}}], "source": "ES"}, {"DBLP title": "On the Use of Assist Circuits for Improved Coupling Fault Detection in SRAMs.", "DBLP authors": ["Josef Kinseher", "Leonardo Bonet Zordan", "Ilia Polian"], "year": 2015, "MAG papers": [{"PaperId": 2293134522, "PaperTitle": "on the use of assist circuits for improved coupling fault detection in srams", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of passau": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Testing Inter-Word Coupling Faults of Wide I/O DRAMs.", "DBLP authors": ["Che-Wei Chou", "Yong-Xiao Chen", "Jin-Fu Li"], "year": 2015, "MAG papers": [{"PaperId": 2295327769, "PaperTitle": "testing inter word coupling faults of wide i o drams", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national central university": 3.0}}], "source": "ES"}, {"DBLP title": "Test Infrastructure Development and Test Scheduling of 3D-Stacked ICs under Resource and Power Constraints.", "DBLP authors": ["Rajit Karmakar", "Aditya Agarwal", "Santanu Chattopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 2296688792, "PaperTitle": "test infrastructure development and test scheduling of 3d stacked ics under resource and power constraints", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "At-Speed Testing of Inter-Die Connections of 3D-SICs in the Presence of Shore Logic.", "DBLP authors": ["Konstantin Shibin", "Vivek Chickermane", "Brion L. Keller", "Christos Papameletis", "Erik Jan Marinissen"], "year": 2015, "MAG papers": [{"PaperId": 2296529627, "PaperTitle": "at speed testing of inter die connections of 3d sics in the presence of shore logic", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"cadence design systems": 4.0, "katholieke universiteit leuven": 1.0}}], "source": "ES"}, {"DBLP title": "TWiN: A Turn-Guided Reliable Routing Scheme for Wireless 3D NoCs.", "DBLP authors": ["Jun Zhou", "Huawei Li", "Tiancheng Wang", "Sen Li", "Ying Wang", "Xiaowei Li"], "year": 2015, "MAG papers": [{"PaperId": 2294410746, "PaperTitle": "twin a turn guided reliable routing scheme for wireless 3d nocs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"china academy of launch vehicle technology": 1.0}}], "source": "ES"}, {"DBLP title": "Securing IEEE 1687-2014 Standard Instrumentation Access by LFSR Key.", "DBLP authors": ["Hejia Liu", "Vishwani D. Agrawal"], "year": 2015, "MAG papers": [{"PaperId": 2296136960, "PaperTitle": "securing ieee 1687 2014 standard instrumentation access by lfsr key", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"auburn university": 2.0}}], "source": "ES"}, {"DBLP title": "On Improving Transition Test Set Quality to Detect CMOS Transistor Stuck-Open Faults.", "DBLP authors": ["Xijiang Lin", "Wu-Tung Cheng", "Janusz Rajski"], "year": 2015, "MAG papers": [{"PaperId": 2294988400, "PaperTitle": "on improving transition test set quality to detect cmos transistor stuck open faults", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"mentor graphics": 3.0}}], "source": "ES"}, {"DBLP title": "Logic/Clock-Path-Aware At-Speed Scan Test Generation for Avoiding False Capture Failures and Reducing Clock Stretch.", "DBLP authors": ["Koji Asada", "Xiaoqing Wen", "Stefan Holst", "Kohei Miyase", "Seiji Kajihara", "Michael A. Kochte", "Eric Schneider", "Hans-Joachim Wunderlich", "Jun Qian"], "year": 2015, "MAG papers": [{"PaperId": 2294939561, "PaperTitle": "logic clock path aware at speed scan test generation for avoiding false capture failures and reducing clock stretch", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"kyushu institute of technology": 5.0, "university of stuttgart": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Optimized Selection of Frequencies for Faster-Than-at-Speed Test.", "DBLP authors": ["Matthias Kampmann", "Michael A. Kochte", "Eric Schneider", "Thomas Indlekofer", "Sybille Hellebrand", "Hans-Joachim Wunderlich"], "year": 2015, "MAG papers": [{"PaperId": 2293704744, "PaperTitle": "optimized selection of frequencies for faster than at speed test", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of paderborn": 3.0, "university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "A Methodology for Identifying High Timing Variability Paths in Complex Designs.", "DBLP authors": ["Virendra Singh", "Adit D. Singh", "Kewal K. Saluja"], "year": 2015, "MAG papers": [{"PaperId": 2293258669, "PaperTitle": "a methodology for identifying high timing variability paths in complex designs", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"freescale semiconductor": 1.0, "indian institute of technology bombay": 1.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "Scan-Puf: Puf Elements Selection Methods for Viable IC Identification.", "DBLP authors": ["Dooyoung Kim", "Muhammad Adil Ansari", "Jihun Jung", "Sungju Park"], "year": 2015, "MAG papers": [{"PaperId": 2294514849, "PaperTitle": "scan puf puf elements selection methods for viable ic identification", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"hanyang university": 4.0}}], "source": "ES"}, {"DBLP title": "Challenge Engineering and Design of Analog Push Pull Amplifier Based Physically Unclonable Function for Hardware Security.", "DBLP authors": ["Sabyasachi Deyati", "Barry John Muldrey", "Adit D. Singh", "Abhijit Chatterjee"], "year": 2015, "MAG papers": [{"PaperId": 2293401600, "PaperTitle": "challenge engineering and design of analog push pull amplifier based physically unclonable function for hardware security", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 3.0, "auburn university": 1.0}}], "source": "ES"}, {"DBLP title": "A Soft Error Resilient Low Leakage SRAM Cell Design.", "DBLP authors": ["Adithyalal P. M", "Shankar Balachandran", "Virendra Singh"], "year": 2015, "MAG papers": [{"PaperId": 2293781082, "PaperTitle": "a soft error resilient low leakage sram cell design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology bombay": 3.0}}], "source": "ES"}, {"DBLP title": "Analysis of Soft Error Propagation Considering Masking Effects on Re-Convergent Path.", "DBLP authors": ["Yuta Kimi", "Go Matsukawa", "Shuhei Yoshida", "Shintaro Izumi", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"], "year": 2015, "MAG papers": [{"PaperId": 2294038189, "PaperTitle": "analysis of soft error propagation considering masking effects on re convergent path", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kobe university": 6.0}}], "source": "ES"}, {"DBLP title": "Diagnostic Tests and Diagnosis for Delay Faults Using Path Segmentation.", "DBLP authors": ["Tino Flenker", "Andr\u00e9 S\u00fclflow", "G\u00f6rschwin Fey"], "year": 2015, "MAG papers": [{"PaperId": 2293239860, "PaperTitle": "diagnostic tests and diagnosis for delay faults using path segmentation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "An Integrated Approach for Improving Compression and Diagnostic Properties of Test Sets.", "DBLP authors": ["Srinivasa Shashank Nuthakki", "Santanu Chattopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 2293601645, "PaperTitle": "an integrated approach for improving compression and diagnostic properties of test sets", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "Intermittent and Transient Fault Diagnosis on Sparse Code Signatures.", "DBLP authors": ["Michael A. Kochte", "Atefe Dalirsani", "Andrea Bernabei", "Martin Oma\u00f1a", "Cecilia Metra", "Hans-Joachim Wunderlich"], "year": 2015, "MAG papers": [{"PaperId": 2296472581, "PaperTitle": "intermittent and transient fault diagnosis on sparse code signatures", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of stuttgart": 3.0, "university of bologna": 3.0}}], "source": "ES"}, {"DBLP title": "SHAKTI-F: A Fault Tolerant Microprocessor Architecture.", "DBLP authors": ["Sukrat Gupta", "Neel Gala", "G. S. Madhusudan", "V. Kamakoti"], "year": 2015, "MAG papers": [{"PaperId": 2294537163, "PaperTitle": "shakti f a fault tolerant microprocessor architecture", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"indian institute of technology madras": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementation of High Speed Latency Optimized Optical Communication System Based on Orthogonal Concatenated Code.", "DBLP authors": ["Swagata Mandal", "Suman Sau", "Amlan Chakrabarti", "Sushanta Kumar Pal", "Subhasish Chattopadhyay"], "year": 2015, "MAG papers": [{"PaperId": 2294735186, "PaperTitle": "fpga implementation of high speed latency optimized optical communication system based on orthogonal concatenated code", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"information technology university": 2.0, "variable energy cyclotron centre": 3.0}}], "source": "ES"}, {"DBLP title": "Improved Methods for Accurate Safety Analysis of Real-Life Systems.", "DBLP authors": ["V. Prasanth", "Rubin A. Parekhji", "Bharadwaj S. Amrutur"], "year": 2015, "MAG papers": [{"PaperId": 2295907275, "PaperTitle": "improved methods for accurate safety analysis of real life systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 2.0, "indian institute of science": 1.0}}], "source": "ES"}, {"DBLP title": "Fault Simulation and Test Pattern Generation for Cross-gate Defects in FinFET Circuits.", "DBLP authors": ["Kuan-Ying Chiang", "Yu-Hao Ho", "Yo-Wei Chen", "Cheng-Sheng Pan", "James Chien-Mo Li"], "year": 2015, "MAG papers": [{"PaperId": 2296069189, "PaperTitle": "fault simulation and test pattern generation for cross gate defects in finfet circuits", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university": 4.0}}], "source": "ES"}, {"DBLP title": "A Model Study of Defects and Faults in Embedded Spin Transfer Torque (STT) MRAM Arrays.", "DBLP authors": ["Ashwin Chintaluri", "Abhinav Parihar", "Suriyaprakash Natarajan", "Helia Naeimi", "Arijit Raychowdhury"], "year": 2015, "MAG papers": [{"PaperId": 2294313946, "PaperTitle": "a model study of defects and faults in embedded spin transfer torque stt mram arrays", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"intel": 2.0, "georgia institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A Technique for Analyzing On-Chip Power Supply Impedance.", "DBLP authors": ["Masahiro Ishida", "Toru Nakura", "Akira Matsukawa", "Rimon Ikeno", "Kunihiro Asada"], "year": 2015, "MAG papers": [{"PaperId": 2296419647, "PaperTitle": "a technique for analyzing on chip power supply impedance", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tokyo": 4.0, "advantest": 1.0}}], "source": "ES"}, {"DBLP title": "In-Circuit Mutation-Based Automatic Correction of Certain Design Errors Using SAT Mechanisms.", "DBLP authors": ["Payman Behnam", "Bijan Alizadeh"], "year": 2015, "MAG papers": [{"PaperId": 2296261930, "PaperTitle": "in circuit mutation based automatic correction of certain design errors using sat mechanisms", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of tehran": 1.0}}], "source": "ES"}, {"DBLP title": "A New Approach for Minimal Environment Construction for Modular Property Verification.", "DBLP authors": ["Saikat Dutta", "Soumi Chattopadhyay", "Ansuman Banerjee", "Pallab Dasgupta"], "year": 2015, "MAG papers": [{"PaperId": 2296502097, "PaperTitle": "a new approach for minimal environment construction for modular property verification", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"jadavpur university": 2.0}}], "source": "ES"}, {"DBLP title": "On the testability of IEEE 1687 networks.", "DBLP authors": ["Riccardo Cantoro", "Mehrdad Montazeri", "Matteo Sonza Reorda", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2015, "MAG papers": [{"PaperId": 2218368839, "PaperTitle": "on the testability of ieee 1687 networks", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"lund university": 2.0, "polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "Design-for-testability in reversible logic circuits based on bit-swapping.", "DBLP authors": ["Joyati Mondal", "Debesh K. Das", "Bhargab B. Bhattacharya"], "year": 2015, "MAG papers": [{"PaperId": 3003434219, "PaperTitle": "design for testability in reversible logic circuits based on bit swapping", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian statistical institute": 1.0, "jadavpur university": 2.0}}], "source": "ES"}]