;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* D_BL */
D_BL__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
D_BL__0__MASK EQU 0x40
D_BL__0__PC EQU CYREG_PRT6_PC6
D_BL__0__PORT EQU 6
D_BL__0__SHIFT EQU 6
D_BL__AG EQU CYREG_PRT6_AG
D_BL__AMUX EQU CYREG_PRT6_AMUX
D_BL__BIE EQU CYREG_PRT6_BIE
D_BL__BIT_MASK EQU CYREG_PRT6_BIT_MASK
D_BL__BYP EQU CYREG_PRT6_BYP
D_BL__CTL EQU CYREG_PRT6_CTL
D_BL__DM0 EQU CYREG_PRT6_DM0
D_BL__DM1 EQU CYREG_PRT6_DM1
D_BL__DM2 EQU CYREG_PRT6_DM2
D_BL__DR EQU CYREG_PRT6_DR
D_BL__INP_DIS EQU CYREG_PRT6_INP_DIS
D_BL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
D_BL__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
D_BL__LCD_EN EQU CYREG_PRT6_LCD_EN
D_BL__MASK EQU 0x40
D_BL__PORT EQU 6
D_BL__PRT EQU CYREG_PRT6_PRT
D_BL__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
D_BL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
D_BL__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
D_BL__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
D_BL__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
D_BL__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
D_BL__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
D_BL__PS EQU CYREG_PRT6_PS
D_BL__SHIFT EQU 6
D_BL__SLW EQU CYREG_PRT6_SLW

/* D_CS */
D_CS__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
D_CS__0__MASK EQU 0x80
D_CS__0__PC EQU CYREG_PRT12_PC7
D_CS__0__PORT EQU 12
D_CS__0__SHIFT EQU 7
D_CS__AG EQU CYREG_PRT12_AG
D_CS__BIE EQU CYREG_PRT12_BIE
D_CS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D_CS__BYP EQU CYREG_PRT12_BYP
D_CS__DM0 EQU CYREG_PRT12_DM0
D_CS__DM1 EQU CYREG_PRT12_DM1
D_CS__DM2 EQU CYREG_PRT12_DM2
D_CS__DR EQU CYREG_PRT12_DR
D_CS__INP_DIS EQU CYREG_PRT12_INP_DIS
D_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D_CS__MASK EQU 0x80
D_CS__PORT EQU 12
D_CS__PRT EQU CYREG_PRT12_PRT
D_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D_CS__PS EQU CYREG_PRT12_PS
D_CS__SHIFT EQU 7
D_CS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D_CS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D_CS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D_CS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D_CS__SLW EQU CYREG_PRT12_SLW

/* D_DB */
D_DB__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
D_DB__0__MASK EQU 0x01
D_DB__0__PC EQU CYREG_PRT5_PC0
D_DB__0__PORT EQU 5
D_DB__0__SHIFT EQU 0
D_DB__1__INTTYPE EQU CYREG_PICU5_INTTYPE1
D_DB__1__MASK EQU 0x02
D_DB__1__PC EQU CYREG_PRT5_PC1
D_DB__1__PORT EQU 5
D_DB__1__SHIFT EQU 1
D_DB__2__INTTYPE EQU CYREG_PICU5_INTTYPE2
D_DB__2__MASK EQU 0x04
D_DB__2__PC EQU CYREG_PRT5_PC2
D_DB__2__PORT EQU 5
D_DB__2__SHIFT EQU 2
D_DB__3__INTTYPE EQU CYREG_PICU5_INTTYPE3
D_DB__3__MASK EQU 0x08
D_DB__3__PC EQU CYREG_PRT5_PC3
D_DB__3__PORT EQU 5
D_DB__3__SHIFT EQU 3
D_DB__4__INTTYPE EQU CYREG_PICU5_INTTYPE4
D_DB__4__MASK EQU 0x10
D_DB__4__PC EQU CYREG_PRT5_PC4
D_DB__4__PORT EQU 5
D_DB__4__SHIFT EQU 4
D_DB__5__INTTYPE EQU CYREG_PICU5_INTTYPE5
D_DB__5__MASK EQU 0x20
D_DB__5__PC EQU CYREG_PRT5_PC5
D_DB__5__PORT EQU 5
D_DB__5__SHIFT EQU 5
D_DB__6__INTTYPE EQU CYREG_PICU5_INTTYPE6
D_DB__6__MASK EQU 0x40
D_DB__6__PC EQU CYREG_PRT5_PC6
D_DB__6__PORT EQU 5
D_DB__6__SHIFT EQU 6
D_DB__7__INTTYPE EQU CYREG_PICU5_INTTYPE7
D_DB__7__MASK EQU 0x80
D_DB__7__PC EQU CYREG_PRT5_PC7
D_DB__7__PORT EQU 5
D_DB__7__SHIFT EQU 7
D_DB__AG EQU CYREG_PRT5_AG
D_DB__AMUX EQU CYREG_PRT5_AMUX
D_DB__BIE EQU CYREG_PRT5_BIE
D_DB__BIT_MASK EQU CYREG_PRT5_BIT_MASK
D_DB__BYP EQU CYREG_PRT5_BYP
D_DB__CTL EQU CYREG_PRT5_CTL
D_DB__DM0 EQU CYREG_PRT5_DM0
D_DB__DM1 EQU CYREG_PRT5_DM1
D_DB__DM2 EQU CYREG_PRT5_DM2
D_DB__DR EQU CYREG_PRT5_DR
D_DB__INP_DIS EQU CYREG_PRT5_INP_DIS
D_DB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
D_DB__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
D_DB__LCD_EN EQU CYREG_PRT5_LCD_EN
D_DB__MASK EQU 0xFF
D_DB__PORT EQU 5
D_DB__PRT EQU CYREG_PRT5_PRT
D_DB__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
D_DB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
D_DB__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
D_DB__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
D_DB__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
D_DB__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
D_DB__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
D_DB__PS EQU CYREG_PRT5_PS
D_DB__SHIFT EQU 0
D_DB__SLW EQU CYREG_PRT5_SLW

/* D_RD */
D_RD__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
D_RD__0__MASK EQU 0x40
D_RD__0__PC EQU CYREG_PRT12_PC6
D_RD__0__PORT EQU 12
D_RD__0__SHIFT EQU 6
D_RD__AG EQU CYREG_PRT12_AG
D_RD__BIE EQU CYREG_PRT12_BIE
D_RD__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D_RD__BYP EQU CYREG_PRT12_BYP
D_RD__DM0 EQU CYREG_PRT12_DM0
D_RD__DM1 EQU CYREG_PRT12_DM1
D_RD__DM2 EQU CYREG_PRT12_DM2
D_RD__DR EQU CYREG_PRT12_DR
D_RD__INP_DIS EQU CYREG_PRT12_INP_DIS
D_RD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D_RD__MASK EQU 0x40
D_RD__PORT EQU 12
D_RD__PRT EQU CYREG_PRT12_PRT
D_RD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D_RD__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D_RD__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D_RD__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D_RD__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D_RD__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D_RD__PS EQU CYREG_PRT12_PS
D_RD__SHIFT EQU 6
D_RD__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D_RD__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D_RD__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D_RD__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D_RD__SLW EQU CYREG_PRT12_SLW

/* D_RS */
D_RS__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
D_RS__0__MASK EQU 0x10
D_RS__0__PC EQU CYREG_PRT12_PC4
D_RS__0__PORT EQU 12
D_RS__0__SHIFT EQU 4
D_RS__AG EQU CYREG_PRT12_AG
D_RS__BIE EQU CYREG_PRT12_BIE
D_RS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D_RS__BYP EQU CYREG_PRT12_BYP
D_RS__DM0 EQU CYREG_PRT12_DM0
D_RS__DM1 EQU CYREG_PRT12_DM1
D_RS__DM2 EQU CYREG_PRT12_DM2
D_RS__DR EQU CYREG_PRT12_DR
D_RS__INP_DIS EQU CYREG_PRT12_INP_DIS
D_RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D_RS__MASK EQU 0x10
D_RS__PORT EQU 12
D_RS__PRT EQU CYREG_PRT12_PRT
D_RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D_RS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D_RS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D_RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D_RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D_RS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D_RS__PS EQU CYREG_PRT12_PS
D_RS__SHIFT EQU 4
D_RS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D_RS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D_RS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D_RS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D_RS__SLW EQU CYREG_PRT12_SLW

/* D_WR */
D_WR__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
D_WR__0__MASK EQU 0x20
D_WR__0__PC EQU CYREG_PRT12_PC5
D_WR__0__PORT EQU 12
D_WR__0__SHIFT EQU 5
D_WR__AG EQU CYREG_PRT12_AG
D_WR__BIE EQU CYREG_PRT12_BIE
D_WR__BIT_MASK EQU CYREG_PRT12_BIT_MASK
D_WR__BYP EQU CYREG_PRT12_BYP
D_WR__DM0 EQU CYREG_PRT12_DM0
D_WR__DM1 EQU CYREG_PRT12_DM1
D_WR__DM2 EQU CYREG_PRT12_DM2
D_WR__DR EQU CYREG_PRT12_DR
D_WR__INP_DIS EQU CYREG_PRT12_INP_DIS
D_WR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
D_WR__MASK EQU 0x20
D_WR__PORT EQU 12
D_WR__PRT EQU CYREG_PRT12_PRT
D_WR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
D_WR__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
D_WR__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
D_WR__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
D_WR__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
D_WR__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
D_WR__PS EQU CYREG_PRT12_PS
D_WR__SHIFT EQU 5
D_WR__SIO_CFG EQU CYREG_PRT12_SIO_CFG
D_WR__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
D_WR__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
D_WR__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
D_WR__SLW EQU CYREG_PRT12_SLW

/* LED3 */
LED3__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED3__0__MASK EQU 0x04
LED3__0__PC EQU CYREG_PRT6_PC2
LED3__0__PORT EQU 6
LED3__0__SHIFT EQU 2
LED3__AG EQU CYREG_PRT6_AG
LED3__AMUX EQU CYREG_PRT6_AMUX
LED3__BIE EQU CYREG_PRT6_BIE
LED3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED3__BYP EQU CYREG_PRT6_BYP
LED3__CTL EQU CYREG_PRT6_CTL
LED3__DM0 EQU CYREG_PRT6_DM0
LED3__DM1 EQU CYREG_PRT6_DM1
LED3__DM2 EQU CYREG_PRT6_DM2
LED3__DR EQU CYREG_PRT6_DR
LED3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED3__MASK EQU 0x04
LED3__PORT EQU 6
LED3__PRT EQU CYREG_PRT6_PRT
LED3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED3__PS EQU CYREG_PRT6_PS
LED3__SHIFT EQU 2
LED3__SLW EQU CYREG_PRT6_SLW

/* LED4 */
LED4__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
LED4__0__MASK EQU 0x08
LED4__0__PC EQU CYREG_PRT6_PC3
LED4__0__PORT EQU 6
LED4__0__SHIFT EQU 3
LED4__AG EQU CYREG_PRT6_AG
LED4__AMUX EQU CYREG_PRT6_AMUX
LED4__BIE EQU CYREG_PRT6_BIE
LED4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED4__BYP EQU CYREG_PRT6_BYP
LED4__CTL EQU CYREG_PRT6_CTL
LED4__DM0 EQU CYREG_PRT6_DM0
LED4__DM1 EQU CYREG_PRT6_DM1
LED4__DM2 EQU CYREG_PRT6_DM2
LED4__DR EQU CYREG_PRT6_DR
LED4__INP_DIS EQU CYREG_PRT6_INP_DIS
LED4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT6_LCD_EN
LED4__MASK EQU 0x08
LED4__PORT EQU 6
LED4__PRT EQU CYREG_PRT6_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED4__PS EQU CYREG_PRT6_PS
LED4__SHIFT EQU 3
LED4__SLW EQU CYREG_PRT6_SLW

/* T_CS */
T_CS__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
T_CS__0__MASK EQU 0x04
T_CS__0__PC EQU CYREG_PRT12_PC2
T_CS__0__PORT EQU 12
T_CS__0__SHIFT EQU 2
T_CS__AG EQU CYREG_PRT12_AG
T_CS__BIE EQU CYREG_PRT12_BIE
T_CS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
T_CS__BYP EQU CYREG_PRT12_BYP
T_CS__DM0 EQU CYREG_PRT12_DM0
T_CS__DM1 EQU CYREG_PRT12_DM1
T_CS__DM2 EQU CYREG_PRT12_DM2
T_CS__DR EQU CYREG_PRT12_DR
T_CS__INP_DIS EQU CYREG_PRT12_INP_DIS
T_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
T_CS__MASK EQU 0x04
T_CS__PORT EQU 12
T_CS__PRT EQU CYREG_PRT12_PRT
T_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
T_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
T_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
T_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
T_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
T_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
T_CS__PS EQU CYREG_PRT12_PS
T_CS__SHIFT EQU 2
T_CS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
T_CS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
T_CS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
T_CS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
T_CS__SLW EQU CYREG_PRT12_SLW

/* T_DO */
T_DO__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
T_DO__0__MASK EQU 0x01
T_DO__0__PC EQU CYREG_PRT12_PC0
T_DO__0__PORT EQU 12
T_DO__0__SHIFT EQU 0
T_DO__AG EQU CYREG_PRT12_AG
T_DO__BIE EQU CYREG_PRT12_BIE
T_DO__BIT_MASK EQU CYREG_PRT12_BIT_MASK
T_DO__BYP EQU CYREG_PRT12_BYP
T_DO__DM0 EQU CYREG_PRT12_DM0
T_DO__DM1 EQU CYREG_PRT12_DM1
T_DO__DM2 EQU CYREG_PRT12_DM2
T_DO__DR EQU CYREG_PRT12_DR
T_DO__INP_DIS EQU CYREG_PRT12_INP_DIS
T_DO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
T_DO__MASK EQU 0x01
T_DO__PORT EQU 12
T_DO__PRT EQU CYREG_PRT12_PRT
T_DO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
T_DO__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
T_DO__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
T_DO__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
T_DO__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
T_DO__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
T_DO__PS EQU CYREG_PRT12_PS
T_DO__SHIFT EQU 0
T_DO__SIO_CFG EQU CYREG_PRT12_SIO_CFG
T_DO__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
T_DO__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
T_DO__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
T_DO__SLW EQU CYREG_PRT12_SLW

/* D_RST */
D_RST__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
D_RST__0__MASK EQU 0x01
D_RST__0__PC EQU CYREG_PRT6_PC0
D_RST__0__PORT EQU 6
D_RST__0__SHIFT EQU 0
D_RST__AG EQU CYREG_PRT6_AG
D_RST__AMUX EQU CYREG_PRT6_AMUX
D_RST__BIE EQU CYREG_PRT6_BIE
D_RST__BIT_MASK EQU CYREG_PRT6_BIT_MASK
D_RST__BYP EQU CYREG_PRT6_BYP
D_RST__CTL EQU CYREG_PRT6_CTL
D_RST__DM0 EQU CYREG_PRT6_DM0
D_RST__DM1 EQU CYREG_PRT6_DM1
D_RST__DM2 EQU CYREG_PRT6_DM2
D_RST__DR EQU CYREG_PRT6_DR
D_RST__INP_DIS EQU CYREG_PRT6_INP_DIS
D_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
D_RST__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
D_RST__LCD_EN EQU CYREG_PRT6_LCD_EN
D_RST__MASK EQU 0x01
D_RST__PORT EQU 6
D_RST__PRT EQU CYREG_PRT6_PRT
D_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
D_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
D_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
D_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
D_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
D_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
D_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
D_RST__PS EQU CYREG_PRT6_PS
D_RST__SHIFT EQU 0
D_RST__SLW EQU CYREG_PRT6_SLW

/* T_CLK */
T_CLK__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
T_CLK__0__MASK EQU 0x08
T_CLK__0__PC EQU CYREG_PRT12_PC3
T_CLK__0__PORT EQU 12
T_CLK__0__SHIFT EQU 3
T_CLK__AG EQU CYREG_PRT12_AG
T_CLK__BIE EQU CYREG_PRT12_BIE
T_CLK__BIT_MASK EQU CYREG_PRT12_BIT_MASK
T_CLK__BYP EQU CYREG_PRT12_BYP
T_CLK__DM0 EQU CYREG_PRT12_DM0
T_CLK__DM1 EQU CYREG_PRT12_DM1
T_CLK__DM2 EQU CYREG_PRT12_DM2
T_CLK__DR EQU CYREG_PRT12_DR
T_CLK__INP_DIS EQU CYREG_PRT12_INP_DIS
T_CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
T_CLK__MASK EQU 0x08
T_CLK__PORT EQU 12
T_CLK__PRT EQU CYREG_PRT12_PRT
T_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
T_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
T_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
T_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
T_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
T_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
T_CLK__PS EQU CYREG_PRT12_PS
T_CLK__SHIFT EQU 3
T_CLK__SIO_CFG EQU CYREG_PRT12_SIO_CFG
T_CLK__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
T_CLK__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
T_CLK__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
T_CLK__SLW EQU CYREG_PRT12_SLW

/* T_DIN */
T_DIN__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
T_DIN__0__MASK EQU 0x02
T_DIN__0__PC EQU CYREG_PRT12_PC1
T_DIN__0__PORT EQU 12
T_DIN__0__SHIFT EQU 1
T_DIN__AG EQU CYREG_PRT12_AG
T_DIN__BIE EQU CYREG_PRT12_BIE
T_DIN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
T_DIN__BYP EQU CYREG_PRT12_BYP
T_DIN__DM0 EQU CYREG_PRT12_DM0
T_DIN__DM1 EQU CYREG_PRT12_DM1
T_DIN__DM2 EQU CYREG_PRT12_DM2
T_DIN__DR EQU CYREG_PRT12_DR
T_DIN__INP_DIS EQU CYREG_PRT12_INP_DIS
T_DIN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
T_DIN__MASK EQU 0x02
T_DIN__PORT EQU 12
T_DIN__PRT EQU CYREG_PRT12_PRT
T_DIN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
T_DIN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
T_DIN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
T_DIN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
T_DIN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
T_DIN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
T_DIN__PS EQU CYREG_PRT12_PS
T_DIN__SHIFT EQU 1
T_DIN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
T_DIN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
T_DIN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
T_DIN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
T_DIN__SLW EQU CYREG_PRT12_SLW

/* T_IRQ */
T_IRQ__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
T_IRQ__0__MASK EQU 0x01
T_IRQ__0__PC EQU CYREG_PRT3_PC0
T_IRQ__0__PORT EQU 3
T_IRQ__0__SHIFT EQU 0
T_IRQ__AG EQU CYREG_PRT3_AG
T_IRQ__AMUX EQU CYREG_PRT3_AMUX
T_IRQ__BIE EQU CYREG_PRT3_BIE
T_IRQ__BIT_MASK EQU CYREG_PRT3_BIT_MASK
T_IRQ__BYP EQU CYREG_PRT3_BYP
T_IRQ__CTL EQU CYREG_PRT3_CTL
T_IRQ__DM0 EQU CYREG_PRT3_DM0
T_IRQ__DM1 EQU CYREG_PRT3_DM1
T_IRQ__DM2 EQU CYREG_PRT3_DM2
T_IRQ__DR EQU CYREG_PRT3_DR
T_IRQ__INP_DIS EQU CYREG_PRT3_INP_DIS
T_IRQ__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
T_IRQ__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
T_IRQ__LCD_EN EQU CYREG_PRT3_LCD_EN
T_IRQ__MASK EQU 0x01
T_IRQ__PORT EQU 3
T_IRQ__PRT EQU CYREG_PRT3_PRT
T_IRQ__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
T_IRQ__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
T_IRQ__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
T_IRQ__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
T_IRQ__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
T_IRQ__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
T_IRQ__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
T_IRQ__PS EQU CYREG_PRT3_PS
T_IRQ__SHIFT EQU 0
T_IRQ__SLW EQU CYREG_PRT3_SLW

/* Clock_G */
Clock_G__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_G__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_G__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_G__CFG2_SRC_SEL_MASK EQU 0x07
Clock_G__INDEX EQU 0x01
Clock_G__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_G__PM_ACT_MSK EQU 0x02
Clock_G__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_G__PM_STBY_MSK EQU 0x02

/* Clock_LCD */
Clock_LCD__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_LCD__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_LCD__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_LCD__CFG2_SRC_SEL_MASK EQU 0x07
Clock_LCD__INDEX EQU 0x00
Clock_LCD__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_LCD__PM_ACT_MSK EQU 0x01
Clock_LCD__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_LCD__PM_STBY_MSK EQU 0x01

/* GlitchFilter */
GlitchFilter_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
GlitchFilter_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B1_UDB11_A0
GlitchFilter_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B1_UDB11_A1
GlitchFilter_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
GlitchFilter_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B1_UDB11_D0
GlitchFilter_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B1_UDB11_D1
GlitchFilter_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
GlitchFilter_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
GlitchFilter_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B1_UDB11_F0
GlitchFilter_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B1_UDB11_F1

/* GraphicLCDIntf */
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
GraphicLCDIntf_GraphLcd8_Lsb__A0_REG EQU CYREG_B1_UDB10_A0
GraphicLCDIntf_GraphLcd8_Lsb__A1_REG EQU CYREG_B1_UDB10_A1
GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
GraphicLCDIntf_GraphLcd8_Lsb__D0_REG EQU CYREG_B1_UDB10_D0
GraphicLCDIntf_GraphLcd8_Lsb__D1_REG EQU CYREG_B1_UDB10_D1
GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
GraphicLCDIntf_GraphLcd8_Lsb__F0_REG EQU CYREG_B1_UDB10_F0
GraphicLCDIntf_GraphLcd8_Lsb__F1_REG EQU CYREG_B1_UDB10_F1
GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG EQU CYREG_B1_UDB10_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG EQU CYREG_B1_UDB10_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG EQU CYREG_B1_UDB10_MSK
GraphicLCDIntf_LsbReg__0__MASK EQU 0x01
GraphicLCDIntf_LsbReg__0__POS EQU 0
GraphicLCDIntf_LsbReg__1__MASK EQU 0x02
GraphicLCDIntf_LsbReg__1__POS EQU 1
GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
GraphicLCDIntf_LsbReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
GraphicLCDIntf_LsbReg__2__MASK EQU 0x04
GraphicLCDIntf_LsbReg__2__POS EQU 2
GraphicLCDIntf_LsbReg__3__MASK EQU 0x08
GraphicLCDIntf_LsbReg__3__POS EQU 3
GraphicLCDIntf_LsbReg__4__MASK EQU 0x10
GraphicLCDIntf_LsbReg__4__POS EQU 4
GraphicLCDIntf_LsbReg__5__MASK EQU 0x20
GraphicLCDIntf_LsbReg__5__POS EQU 5
GraphicLCDIntf_LsbReg__6__MASK EQU 0x40
GraphicLCDIntf_LsbReg__6__POS EQU 6
GraphicLCDIntf_LsbReg__7__MASK EQU 0x80
GraphicLCDIntf_LsbReg__7__POS EQU 7
GraphicLCDIntf_LsbReg__MASK EQU 0xFF
GraphicLCDIntf_LsbReg__MASK_REG EQU CYREG_B1_UDB10_MSK
GraphicLCDIntf_LsbReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
GraphicLCDIntf_LsbReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
GraphicLCDIntf_LsbReg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
GraphicLCDIntf_LsbReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
GraphicLCDIntf_LsbReg__STATUS_REG EQU CYREG_B1_UDB10_ST
GraphicLCDIntf_StsReg__0__MASK EQU 0x01
GraphicLCDIntf_StsReg__0__POS EQU 0
GraphicLCDIntf_StsReg__1__MASK EQU 0x02
GraphicLCDIntf_StsReg__1__POS EQU 1
GraphicLCDIntf_StsReg__MASK EQU 0x03
GraphicLCDIntf_StsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
GraphicLCDIntf_StsReg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 63000000
BCLK__BUS_CLK__KHZ EQU 63000
BCLK__BUS_CLK__MHZ EQU 63
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
