
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _099_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 v input external delay
     1    0.002685    0.004563    0.002157    2.002157 v rst (in)
                                                         rst (net)
                      0.004563    0.000000    2.002157 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.006579    0.031713    0.058695    2.060852 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.031713    0.000144    2.060996 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.095256    0.077013    0.139709    2.200704 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.079786    0.011468    2.212173 v fanout18/A (sky130_fd_sc_hd__buf_4)
    10    0.053331    0.058246    0.145660    2.357832 v fanout18/X (sky130_fd_sc_hd__buf_4)
                                                         net18 (net)
                      0.058299    0.001587    2.359419 v _075_/A (sky130_fd_sc_hd__inv_2)
     1    0.006813    0.032548    0.048071    2.407490 ^ _075_/Y (sky130_fd_sc_hd__inv_2)
                                                         _028_ (net)
                      0.032548    0.000125    2.407615 ^ _099_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              2.407615   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.065218    0.222678    0.160968   10.160969 ^ clk (in)
                                                         clk (net)
                      0.224345    0.000000   10.160969 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.064743    0.065529    0.146919   10.307887 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065531    0.000433   10.308320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.093523    0.084007    0.132810   10.441130 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.084285    0.003901   10.445031 ^ _099_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000   10.195031   clock uncertainty
                                  0.000000   10.195031   clock reconvergence pessimism
                                  0.151330   10.346361   library recovery time
                                             10.346361   data required time
---------------------------------------------------------------------------------------------
                                             10.346361   data required time
                                             -2.407615   data arrival time
---------------------------------------------------------------------------------------------
                                              7.938746   slack (MET)


Startpoint: _101_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.065218    0.222678    0.160968    0.160968 ^ clk (in)
                                                         clk (net)
                      0.224345    0.000000    0.160968 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.064743    0.065529    0.146919    0.307887 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065531    0.000433    0.308320 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.093523    0.084007    0.132810    0.441130 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.084163    0.002981    0.444111 ^ _101_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.004255    0.039925    0.219381    0.663492 ^ _101_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net12 (net)
                      0.039925    0.000080    0.663572 ^ output12/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128375    0.140265    0.803836 ^ output12/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[4] (net)
                      0.128376    0.000357    0.804193 ^ sine_out[4] (out)
                                              0.804193   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock network delay (propagated)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -0.804193   data arrival time
---------------------------------------------------------------------------------------------
                                              6.945807   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     15     -5 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     12     -2 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 2
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
