Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Nov  9 22:55:58 2025
| Host         : DESKTOP-EGRO0RF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   750 |
|    Minimum number of control sets                        |   750 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2243 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   750 |
| >= 0 to < 4        |    98 |
| >= 4 to < 6        |   129 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    98 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     3 |
| >= 16              |   336 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8339 |         2000 |
| No           | No                    | Yes                    |             368 |          140 |
| No           | Yes                   | No                     |             897 |          361 |
| Yes          | No                    | No                     |            2937 |          893 |
| Yes          | No                    | Yes                    |             549 |          142 |
| Yes          | Yes                   | No                     |            6811 |         2130 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                        Clock Signal                                        |                                                                                                                                                          Enable Signal                                                                                                                                                         |                                                                                                                                                                 Set/Reset Signal                                                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[3]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[0]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[0]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[0]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[0]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_3_n_0                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[1]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[2]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[9]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_wea_i_2_n_0                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[6]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_wea_i_3_n_0                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[4]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[7]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[5]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[8]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[6]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[6]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[1]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[3]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_4_n_0                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[2]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[9]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[7]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[8]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[6]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[5]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_wea_i_3_n_0       |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_wea_i_2_n_0                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[4]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[4]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[4]_i_3_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[5]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[5]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[8]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[8]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[7]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[7]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[9]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[9]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[2]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[2]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_4_n_0 |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[10]_i_3_n_0                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[3]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[3]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[1]_i_3_n_0  |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dpram_out_addra[1]_i_2_n_0                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/VALID_PIPE41_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/VALID_PIPE35_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/VALID_PIPE33_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/VALID_PIPE33_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/VALID_PIPE39_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/VALID_PIPE33_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/VALID_PIPE45_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/VALID_PIPE37_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/VALID_PIPE35_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/VALID_PIPE43_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/VALID_PIPE33_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/VALID_PIPE43_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/VALID_PIPE35_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/VALID_PIPE37_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/VALID_PIPE39_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/VALID_PIPE39_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/VALID_PIPE41_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/VALID_PIPE37_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/VALID_PIPE33_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/VALID_PIPE35_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/VALID_PIPE35_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/VALID_PIPE37_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/VALID_PIPE39_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/VALID_PIPE35_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/VALID_PIPE41_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/VALID_PIPE37_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/VALID_PIPE33_out                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/d_burst_cnt_wr                                                                                                                                                                                                                                                               | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/FSM_onehot_st_wr2axi[2]_i_2_n_0                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/d_burst_cnt_rd                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/m00_axi_aresetn_0                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__81_n_0                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i_reg[0]_0                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_ctrl/FSM_onehot_cstate_wr[4]_i_1_n_0                                                                                                                                                                                                                                               | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/m00_axi_aresetn_0                                                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                          | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/p_2_out[7]                                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_B_d[5]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                                                 | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/m_axi_bready                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                                          | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_B[6]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/IDX[2]_i_1_n_0                                                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S_q[6]_i_1_n_0                                                                                                                                                                                                                                          | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_S[6]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/sa_input_data[7]_i_1_n_0                                                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/p_2_out[23]                                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/d_beat_cnt_wr                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/FSM_onehot_st_wr2axi[2]_i_2_n_0                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_ctrl/write_data_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/m00_axi_aresetn_0                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/p_2_out[15]                                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/p_2_out[31]                                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/i___2/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/FSM_onehot_st_wr2axi[2]_i_2_n_0                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                              |                7 |              9 |         1.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                   | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/dma_cnt[10]_i_1_n_0                                                                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__7                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__6                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__12                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__4                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                                   |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__3                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__8                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__14                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__2                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__11                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__10                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__5                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__9                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__13                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/p_0_in0_out__1                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/iter_cnt_A_d                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/start_rd_wr[1]_i_2_n_0                                                                                                                                                                                                                                                            |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                7 |             14 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/done_o                                                                                                                                                                                                                                                                       | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/m00_axi_aresetn_0                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                              |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/read_done                                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/m00_axi_aresetn_0                                                                                                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                       |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                          |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg_6[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg_7[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg_4[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg_5[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg_3[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg_2[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_0/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_0/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg_2[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg_6[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg_4[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg_5[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg_3[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/SA_EN_reg_7[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/SA_EN_reg_2[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/SA_EN_reg_5[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/SA_EN_reg_3[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/SA_EN_reg_4[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                          |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/SA_EN_reg_3[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/SA_EN_reg_2[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/SA_EN_reg_2[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/DATA_OUT_BUFFER                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                 |                9 |             19 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               11 |             19 |         1.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C25/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C26/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C27/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C30/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C31/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C32/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C33/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C34/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C35/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C36/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C37/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C40/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C41/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C42/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C46/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C43/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C44/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C45/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C47/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C50/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C51/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C55/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C52/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C53/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C54/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C56/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C57/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C60/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C64/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C61/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C62/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C63/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C65/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C66/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C67/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C73/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C70/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C71/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C72/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C74/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C75/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C76/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C05/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C06/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C10/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C11/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C12/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C13/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C14/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C15/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C16/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C17/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C20/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C21/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C22/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C23/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C24/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C00/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C01/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C02/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C03/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C07/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C04/ACC                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_E/DOUT_BUFFER[7]_i_1_n_0                                                                                                                                                                                                 | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_9/DOUT_BUFFER[7]_i_1__10_n_0                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_5/DOUT_BUFFER[7]_i_1__8_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_1/DOUT_BUFFER[7]_i_1__6_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_2/DOUT_BUFFER[7]_i_1__5_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                             |                                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_B/DOUT_BUFFER[7]_i_1__11_n_0                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_F/DOUT_BUFFER[7]_i_1__13_n_0                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_3/DOUT_BUFFER[7]_i_1__7_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               12 |             25 |         2.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_6/DOUT_BUFFER[7]_i_1__3_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_D/DOUT_BUFFER[7]_i_1__12_n_0                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_7/DOUT_BUFFER[7]_i_1__9_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_A/DOUT_BUFFER[7]_i_1__1_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                 |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_C/DOUT_BUFFER[7]_i_1__0_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                              |               13 |             26 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_4/DOUT_BUFFER[7]_i_1__4_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             31 |         3.44 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                          |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               16 |             31 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                                                                                                                       |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                  | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |               32 |             32 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/q_ext_addr_rd[0]_i_1_n_0                                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/m00_axi_aresetn_0                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/q_ext_addr_wr[0]_i_1_n_0                                                                                                                                                                                                                                                     | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_write/FSM_onehot_st_wr2axi[2]_i_2_n_0                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_8/DOUT_BUFFER[7]_i_1__2_n_0                                                                                                                                                                                              | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                       | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_0/DOUT_BUFFER[7]_i_1__14_n_0                                                                                                                                                                                             | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                               | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               14 |             34 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                     |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_C/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_C/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_C/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_E/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_F/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_D/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_F/E[0]                                                                                                                                                                                                                   | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_E/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_E/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                         |               18 |             41 |         2.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               11 |             41 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                 |               11 |             48 |         4.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               12 |             49 |         4.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                 |               15 |             49 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |                9 |             49 |         5.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                                                                              |               14 |             49 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               14 |             49 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                 |               15 |             49 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | design_1_i/sa_engine_ip_0/inst/u_core/u_dma_read/m00_axi_aresetn_0                                                                                                                                                                                                                                                                              |               21 |             51 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_D/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               12 |             54 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_D/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               13 |             54 |         4.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_B/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_B/SA_EN_reg_3[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               12 |             54 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_B/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_D/SA_EN_reg_1[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               13 |             54 |         4.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_B/SA_EN_reg_2[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               11 |             54 |         4.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_9/SA_EN_reg[0]                                                                                                                                                                                                           | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               10 |             54 |         5.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                    |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               29 |             63 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/dram_base_addr_wr_0                                                                                                                                                                                                                                                                      | design_1_i/sa_engine_ip_0/inst/sa_engine_ip_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                             |               10 |             65 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                 |               16 |             67 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               18 |             67 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                 |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               21 |             67 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               15 |             67 |         4.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                 |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               24 |             70 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               19 |             70 |         3.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/s_axi_aresetn                                                                                                                                                          |               24 |             70 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               18 |             70 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_RF/X_REG_B/SA_EN_reg_0[0]                                                                                                                                                                                                         | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               14 |             72 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                                                                                  |               59 |             83 |         1.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                 |               24 |            103 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |               15 |            105 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/IDX_BUFFER[2]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |               40 |            131 |         3.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/IDX_COUNTER[2]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                 |               34 |            134 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                |               88 |            188 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/SA_EN_reg_n_0                                                                                                                                                                                                                                    | design_1_i/sa_engine_ip_0/inst/u_core/g_legacy_core.u_sa_core/u_sa_controller/u_sa_unit/u_sa_PE_wrapper/C77/SR[0]                                                                                                                                                                                                                               |              649 |           1153 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                            |                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                 |             1972 |           9703 |         4.92 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


