[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of STM32F030K6T6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. November 2021 DS9773 Rev 5 1/93STM32F030x4 STM32F030x6  \n STM32F030x8 STM32F030xC\nValue-line Arm®-based 32-bit MCU with up to 256 KB Flash, timers,  \nADC, communication interfaces, 2.4-3.6 V operation\nDatasheet - production data\nFeatures\n•Core: Arm® 32-bit Cortex®-M0 CPU, frequency \nup to 48 MHz\n•Memories\n– 16 to 256 Kbytes of Flash memory\n– 4 to 32 Kbytes of SRAM with HW parity\n•CRC calculation unit\n•Reset and power management\n– Digital & I/Os supply: VDD = 2.4 V to 3.6 V\n– Analog supply: VDDA = VDD to 3.6 V\n– Power-on/Power down reset (POR/PDR)\n– Low power modes: Sleep, Stop, Standby\n•Clock management\n– 4 to 32 MHz crystal oscillator– 32 kHz oscillator for RTC with calibration\n– Internal 8 MHz RC with x6 PLL option\n– Internal 40 kHz RC oscillator \n•Up to 55 fast I/Os\n– All mappable on external interrupt vectors– Up to 55 I/Os with 5V tolerant capability\n•5-channel DMA controller\n•One 12-bit, 1.0 µs ADC (up to 16 channels)\n– Conversion range: 0 to 3.6 V– Separate analog supply: 2.4 V to 3.6 V\n•Calendar RTC with alarm and periodic wakeup \nfrom Stop/Standby\n•11 timers\n– One 16-bit advanced-control timer for  \nsix-channel PWM output\n– Up to seven 16-bit time rs, with up to four \nIC/OC, OCN, usable for IR control decoding\n– Independent and system watchdog timers\n– SysTick timer•Communication interfaces\n– Up to two I\n2C interfaces\n– Fast Mode Plus (1 Mbit/s) support on \none or two I/Fs, with 20 mA current sink\n– SMBus/PMBus support (on single I/F)\n– Up to six USARTs supporting master \nsynchronous SPI and modem control; one with auto baud rate detection\n– Up to two SPIs (18 Mbit/s) with 4 to 16 \nprogrammable bit frames\n•Serial wire debug (SWD)\n•All packages ECOPACK\n®2\n          Table 1. Device summary\nReference Part number\nSTM32F030x4 STM32F030F4\nSTM32F030x6 STM32F030C6, STM32F030K6\nSTM32F030x8 STM32F030C8, STM32F030R8STM32F030xC STM32F030CC, STM32F030RCLQFP64 10 × 10 mm\nLQFP48 7 × 7 mm\nLQFP32 7 × 7 mmTSSOP20 6.4 × 4.4 mm\nwww.st.com\nContents STM32F030x4/x6/x8/xC\n2/93 DS9773 Rev 5Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.1 Arm® Cortex®-M0 core with embedded Flash and SRAM . . . . . . . . . . . . 12\n3.2 Memories  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.3 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.4 Cyclic redundancy check calculation unit (CRC)  . . . . . . . . . . . . . . . . . . . 133.5 Power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.5.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.5.2 Power supply supervisors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133.5.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3.5.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.6 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.7 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.8 Direct memory access controller (DMA) . . . . . . . . . . . . . . . . . . . . . . . . . . 173.9 Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.9.1 Nested vectored interrupt controller (NVIC)  . . . . . . . . . . . . . . . . . . . . . . 17\n3.9.2 Extended interrupt/event controller (EXTI)  . . . . . . . . . . . . . . . . . . . . . . 17\n3.10 Analog to digital converter (ADC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.10.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.10.2 Internal volt age reference (VREFINT )  . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.11 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.11.1 Advanced-control timer (TIM1)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.11.2 General-purpose timers (TIM3, TIM14..17)  . . . . . . . . . . . . . . . . . . . . . . 20\n3.11.3 Basic timers TIM6 and TIM7  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203.11.4 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.11.5 System window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.11.6 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.12 Real-time clock (RTC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.13 Inter-integrated circuit interfaces (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.14 Universal synchronous/asynchronous receiver/transmitter (USART)  . . . 22\nDS9773 Rev 5 3/93STM32F030x4/x6/x8/xC Contents\n43.15 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.16 Serial wire debug port (SW-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n4 Pinouts and pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 416.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 426.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\n6.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 45\n6.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 45\n6.3.4 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 466.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\n6.3.6 Wakeup time from low-power mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\n6.3.7 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 526.3.8 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n6.3.9 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.3.10 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 576.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\n6.3.12 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\n6.3.13 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 606.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\n6.3.15 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\n6.3.16 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.3.17 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\n6.3.18 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 716.3.19 Communication interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nContents STM32F030x4/x6/x8/xC\n4/93 DS9773 Rev 57 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\n7.1 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\n7.2 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 797.3 LQFP32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\n7.4 TSSOP20 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\n7.5 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\n7.5.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nDS9773 Rev 5 5/93STM32F030x4/x6/x8/xC List of tables\n6List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM32F030x4/x6/x8/xC family device features an d peripheral counts . . . . . . . . . . . . . . . 10\nTable 3. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nTable 4. Internal voltage reference calibrati on values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nTable 5. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 19\nTable 6. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22Table 7. STM32F030x4/x6/x8/xC I\n2C implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nTable 8. STM32F0x0 USART implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nTable 9. STM32F030x4/x6/x8/xC SPI implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24Table 10. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nTable 11. STM32F030x4/6/8/C pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\nTable 12. Alternate functions selected through GPIOA_AF R registers for port A  . . . . . . . . . . . . . . . 34\nTable 13. Alternate functions selected through GPIOB_AF R registers for port B  . . . . . . . . . . . . . . . 35\nTable 14. Alternate functions selected through GPIOC_AF R registers for port C . . . . . . . . . . . . . . . 37\nTable 15. Alternate functions selected through GPIOD_AF R registers for port D . . . . . . . . . . . . . . . 37\nTable 16. Alternate functions selected through GPIOF_AFR registers for port F. . . . . . . . . . . . . . . . 37\nTable 17. STM32F030x4/x6/x8/xC peripheral register bounda ry addresses . . . . . . . . . . . . . . . . . . . 39\nTable 18. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nTable 19. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 20. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 44\nTable 21. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 44\nTable 22. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45Table 23. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 24. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 6\nTable 25. Typical and maximum current consumption from V\nDD supply at VDD = 3.6 V  . . . . . . . . . . 47\nTable 26. Typical and maximum current consumption from the VDDA supply  . . . . . . . . . . . . . . . . . . 48\nTable 27. Typical and maximum consumption in Stop and Standby modes  . . . . . . . . . . . . . . . . . . . 49\nTable 28. Typical current consumption in  Run mode, code with data processing  \n running from Flash. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nTable 29. Switching output I/O current cons umption  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nTable 30. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52Table 31. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nTable 32. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 33. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 34. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 35. HSI oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 36. HSI14 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 37. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 38. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 57\nTable 39. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nTable 40. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nTable 41. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nTable 42. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 59\nTable 43. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nTable 44. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 60\nTable 45. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 46. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 61\nTable 47. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 64\nList of tables STM32F030x4/x6/x8/xC\n6/93 DS9773 Rev 5Table 48. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nTable 49. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 66\nTable 50. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nTable 51. RAIN max for fADC = 14 MHz. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 52. ADC accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 53. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 54. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 71\nTable 55. IWDG min/max timeout period at 40 kHz (LSI). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 56. WWDG min/max timeout value at 48 MHz (PCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 57. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 73\nTable 58. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nTable 59. LQFP64 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 60. LQFP48 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nTable 61. LQFP32 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 62. TSSOP20 mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nTable 63. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 88\nTable 64. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nDS9773 Rev 5 7/93STM32F030x4/x6/x8/xC List of figures\n7List of figures\nFigure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 11\nFigure 2. Clock tree of STM32F030x4/x6/x8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 5\nFigure 3. Clock tree of STM32F030xC  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nFigure 4. LQFP64 64-pin package pinout (top view), for STM32F030x4/6/8 devices . . . . . . . . . . . . 25\nFigure 5. LQFP64 64-pin package pinout (top view), for STM32F030RC devices  . . . . . . . . . . . . . . 25Figure 6. LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices . . . . . . . . . . . . 26\nFigure 7. LQFP48 48-pin package pinout (top view), for STM32F030CC devices  . . . . . . . . . . . . . . 26Figure 8. LQFP32 32-pin package pinout (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 9. TSSOP20 20-pin package pinout (top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 10. STM32F030x4/x6/x8/xC memory map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nFigure 11. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 41\nFigure 12. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nFigure 13. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 14. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\nFigure 15. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52\nFigure 16. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nFigure 17. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 18. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nFigure 19. TC and TTa I/O input characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nFigure 20. Five volt tolerant (FT and FTf) I/O input characte ristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nFigure 21. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 66\nFigure 22. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nFigure 23. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 70\nFigure 24. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70Figure 25. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74Figure 26. SPI timing diagram - slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74Figure 27. SPI timing diagram - master mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  75\nFigure 28. LQFP64 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 76\nFigure 29. LQFP64 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nFigure 30. LQFP64 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nFigure 31. LQFP48 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 79\nFigure 32. LQFP48 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nFigure 33. LQFP48 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\nFigure 34. LQFP32 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 82\nFigure 35. LQFP32 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 36. LQFP32 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 37. TSSOP20 outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 85\nFigure 38. TSSOP20 footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 86\nFigure 39. TSSOP20 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\nIntroduction STM32F030x4/x6/x8/xC\n8/93 DS9773 Rev 51 Introduction\nThis datasheet provides the ordering informat ion and mechanical device characteristics of \nthe STM32F030x4/x6/x8/xC microcontrollers.\nThis document should be read in conjun ction with the STM32F0x0xx reference manual \n(RM0360). The reference manual is available from the STMicroelectronics website www.st.com .\nFor information on the Arm®(a) Cortex®-M0 core, please refer to the Cortex®-M0 Technical \nReference Manual, available from the www.arm.com website.\n          \na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\nDS9773 Rev 5 9/93STM32F030x4/x6/x8/xC Description\n242 Description\nThe STM32F030x4/x6/x8/xC microcontrolle rs incorporate the high-performance Arm® \nCortex®-M0 32-bit RISC core operating at a 48 MHz frequency, high-speed embedded \nmemories (up to 256  Kbytes of Flash memory and up to 32  Kbytes of SRAM), and an \nextensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (up to two I\n2Cs, up to two SPIs and up to six USARTs), one 12-bit \nADC, seven general-purpose 16-bit timers and an advanced-control PWM timer.\nThe STM32F030x4/x6/x8/xC microcontrollers operate in the -40 to +85 °C temperature \nrange from a 2.4 to 3.6V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.\nThe STM32F030x4/x6/x8/xC microcontrollers include devices in four different packages \nranging from 20 pins to 64 pins. Depending  on the device chosen, different sets of \nperipherals are included. The description below provides an overview of the complete range \nof STM32F030x4/x6/x8/xC peripherals proposed.\nThese features make the STM3 2F030x4/x6/x8/xC microcontrollers suitable for a wide range \nof applications such as application control and user interfaces, handheld equipment, A/V \nreceivers and digital TV, PC peripherals, gaming  and GPS platforms, industrial applications, \nPLCs, inverters, printers, scanners, alar m systems, video intercoms, and HVACs.\nDescription STM32F030x4/x6/x8/xC\n10/93 DS9773 Rev 5          Table 2. STM32F030x4/x6/x8/xC family de vice features and peripheral counts \nPeripheralSTM32\nF030F4STM32\nF030K6STM32\nF030C6STM32\nF030C8STM32\nF030CCSTM32\nF030R8STM32\nF030RC\nFlash (Kbytes) 16 32 32 64 256 64 256\nSRAM (Kbytes) 4 8 32 8 32\nTimersAdvanced \ncontrol1 (16-bit)\nGeneral \npurpose4 (16-bit)(1)5 (16-bit)\nBasic - 1 (16-bit)(2)2 (16-bit) 1 (16-bit)(2)2 (16-bit)\nComm. \ninterfacesSPI 1(3)2\nI2C1(4)2\nUSART 1(5)2(6)62(6)6\n12-bit ADC  \n(number of channels)1\n(9 ext.\n+2 int.)1\n(10 ext.\n+2 int.)1\n(10 ext.\n+2 int.)1\n(10 ext.\n+2 int.)1\n(10 ext.\n+2 int.)1\n(16 ext.\n+2 int.)1\n(16 ext.\n+2 int.)\nG P I O s 1 52 63 93 93 75 55 1Max. CPU frequency 48 MHz\nOperating voltage 2.4 to 3.6 V\nOperating temperatureAmbient operating temperat ure: -40°C to 85°C \nJunction temperature: -40°C to 105°C\nPackages TSSOP20 LQFP32 LQFP48 LQFP64\n1. TIM15 is not present.\n2. TIM7 is not present.3. SPI2 is not present.\n4. I2C2 is not present.\n5. USART2 to USART6 are not present.6. USART3 to USART6 are not present \nDS9773 Rev 5 11/93STM32F030x4/x6/x8/xC Description\n24          \nFigure 1. Block diagram \n1. TIMER6, TIMER15, SPI, USART2 and I2C2  are available on STM 32F030x8/C devices only.\n2. USART3, USART4, USART5, USART6 and TIME R7 are available on ST M32F030xC devices only.MSv32137V34 channels\n3 compl. channelsBRK, ETR input as AF@ V\nDD@ V DDA\nSystem and peripheral \nclocksPA[15:0]\nPB[15:0]\nPC[15:0]\n55 AF\n@ V DDAVDDA\nVSSASWCLK \nSWDIO\nas AF\n16x  \nAD inputOSC_IN\nOSC_OUT\nOSC32_IN \nOSC32_OUT\nTAMPER-RTC\n(ALARM OUT)HSI14\nHSI\nLSIPLLCLK\nIR_OUT as AF1 channel\n1 compl, BRK as AF1 channel\n1 compl, BRK as AF1 channel as AF4 ch., ETR as AFGP DMA \n5 channelsCORTEX-M0 CPU \nfMAX = 48 MHzSerial Wire \nDebug\nNVIC\nEXT. IT  WKUP\nSPI1\nSPI2\nSYSCFG IFDBGMCUWindow WDGAPBAHBCRCRESET & CLOCK \nCONTROLPower \nControllerXTAL OSC \n4-32 MHz\nInd. Window WDGSRAM \n4/8/32 KB\nTemp. \nsensor\nIF 12-bit ADCRTC\nRTC interfaceRC 14 MHz\nRC 8 MHz\nRC 40 kHzPLLAHB decoderXTAL32 kHzSRAM \ncontrollerBus matrix\nFlash memory interfaceFlash GPL \n16/32/64/256 KB \n32-bitObl\n2 channels\n1 compl, BRK as AF\nRX, TX,CTS, RTS, \nCK, as AF\nRX, TX,CTS, RTS, \nCK, as AF\nRX, TX,CTS, RTS, \nCK, as AFRX, TX,CTS, RTS, \nCK, as AF\nSCL, SDA, as AFSCL, SDA, SMBA \n(20 mA FM+), as AFI2C1\nI2C2GPIO port FGPIO port DGPIO port CGPIO port BGPIO port A\nPD2\nPF[1:0] \nPF[7:4]SUPPLY \nSUPERVISIONPOWER\n@ V DDA@ V DDVDD18\nPOR\nReset\nIntVDD = 2.4 to 3.6 V\nVSS \nNRST\nVDDA \nVSSA\nVDD POR/PDRVOLT.REG \n3.3 V to 1.8 V\nUSART4USART3USART2USART1TIMER 17TIMER 16TIMER 15TIMER 14TIMER 3PWM TIMER 1\nPower domain of analog blocks : VDD VDDARX, TX,CTS, RTS, \nCK, as AF\nRX, TX,CTS, RTS, \nCK, as AFUSART6USART5\nTIMER 7TIMER 6MOSI, MISO, \nSCK, NSS, \n as AF\nMOSI, MISO, \nSCK, NSS, \n as AF\nFunctional overview STM32F030x4/x6/x8/xC\n12/93 DS9773 Rev 53 Functional overview\n3.1 Arm® Cortex®-M0 core with embedded Flash and SRAM\nThe Arm® Cortex®-M0 processor is the latest generat ion of Arm processors for embedded \nsystems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count a nd low-power consumption, while delivering \noutstanding computational performance and an advanced system response to interrupts.\nThe Arm® Cortex®-M0 32-bit RISC processor features exceptional code-efficiency, \ndelivering the high-performance expected from an Arm core in the memory size usually \nassociated with 8- and 16-bit devices.\nThe STM32F0xx family has an embedded Arm core and is therefore compatible with all Arm tools and software.\nFigure  1 shows the general block diagram of the device family. \n3.2 Memories\nThe device has the following features:\n• 4 to 32 Kbytes of embedded SRAM access ed (read/write) at CPU clock speed with 0 \nwait states and featuring embedded parity checking with exception generation for fail-\ncritical applications.\n• The non-volatile memory is divided into two arrays:\n– 16 to 256 Kbytes of embedded Flash memory for programs and data– Option bytesThe option bytes are used to write-protect the memory (with 4 KB granularity) and/or \nreadout-protect the whole memory with the following options:\n– Level 0: no readout protection– Level 1: memory readout protection, th e Flash memory cannot be read from or \nwritten to if either debug features ar e connected or boot in RAM is selected\n– Level 2: chip readout protection, debug features (Cortex\n®-M0 serial wire) and boot \nin RAM selection disabled \n3.3 Boot modes\nAt startup, the boot pin and boo t selector option bit are used to select one of the three boot \noptions:\n• Boot from User Flash\n• Boot from System Memory\n• Boot from embedded SRAM\nThe boot loader is located in System Memory. It is used to reprogram the Flash memory  by \nusing USART on pins PA14/PA15 or PA9/PA10.\nDS9773 Rev 5 13/93STM32F030x4/x6/x8/xC Functional overview\n243.4 Cyclic redundancy che ck calculation unit (CRC)\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the Flash memory integrity. The CRC calculation unit helps compute a signature of \nthe software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.\n3.5 Power management\n3.5.1 Power supply schemes\n• VDD = 2.4 to 3.6 V: external power supply for I/Os and the internal regulator. Provided \nexternally through VDD pins.\n• VDDA = from VDD to 3.6 V: external analog power supply for ADC, Reset blocks, RCs \nand PLL. The VDDA voltage level must be always greater or equal to the VDD voltage \nlevel and must be provided first.\nFor more details on how to c onnect power pins, refer to Figure  13: Power supply scheme .\n3.5.2 Power supply supervisors\nThe device has integrated power-on reset (POR) and power-down reset (PDR) circuits. \nThey are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, V\nPOR/PDR , without the need for an external reset circuit.\n• The POR monitors only the VDD supply voltage. During the startup phase it is required \nthat VDDA should arrive first and be greater than or equal to VDD.\n• The PDR monitors both the VDD and VDDA supply voltages, however the VDDA power \nsupply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the app lication design ensures that V\nDDA is higher than or \nequal to VDD.\n3.5.3 Voltage regulator\nThe regulator has two operating modes and it is always enabled after reset.\n• Main (MR) is used in normal operating mode (Run).\n• Low power (LPR) can be used in Stop mode where the power demand is reduced.\nIn Standby mode, it is put in power down mode. In this mode, the regulator output is in high \nimpedance and the kernel circuitry is powered  down, inducing zero consumption (but the \ncontents of the registers and SRAM are lost).\nFunctional overview STM32F030x4/x6/x8/xC\n14/93 DS9773 Rev 53.5.4 Low-power modes\nThe STM32F030x4/x6/x8/xC microcontrollers support three low-power modes to achieve \nthe best compromise between low power cons umption, short startup time and available \nwakeup sources:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n• Stop  mode\nStop mode achieves very low power consum ption while retaining the content of SRAM \nand registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the \nHSE crystal oscillators are disabled. The volt age regulator can also  be put either in \nnormal or in low power mode.\nThe device can be woken up from Stop mode by any of the EXTI lines. The EXTI line \nsource can be one of the 16 external lines and RTC.\n• Standby  mode\nThe Standby mode is used to achieve the lo west power consumpt ion. The internal \nvoltage regulator is s witched off so that the entire 1.8 V domain is powered off. The \nPLL, the HSI RC and the HSE crystal oscillators  are also switched off. After entering \nStandby mode, SRAM and register contents are lost except for registers in the RTC domain and Standby circuitry. \nThe device exits Standby mode  when an external reset (NRST pin), an IWDG reset, a \nrising edge on the WKUP pins, or an RTC event occurs.\nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop \nor Standby mode.\n3.6 Clocks and startup\nSystem clock selection is perf ormed on startup, however the in ternal RC 8 MHz oscillator is \nselected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in \nwhich case it is monitored for fa ilure. If failure is detected, th e system automatically switches \nback to the internal RC oscillator.  A software interrupt is genera ted if enabled. Similarly, full \ninterrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used extern al crystal, resona tor or oscillator).\nSeveral prescalers allow the a pplication to config ure the frequen cy of the AHB and the APB \ndomains. The maximum freq uency of the AHB and t he APB domains is 48 MHz.\nDS9773 Rev 5 15/93STM32F030x4/x6/x8/xC Functional overview\n24Figure 2. Clock tree of STM32F030x4/x6/x8\n1. Applies to STM32F030x4/x6 devices.\n2. Applies to STM32F030x8 devices.MSv32138V3OSC_INOSC_OUT\nOSC32_IN\nOSC32_OUT\nIWDGPLLMUL\nMCOMain clock\noutputPLLCLK\nHSI\nHSEHCLK\nPLLCLKAHB, core, memory, DMA, \nCortex FCLK free-run clock\nLSE\nLSIHSI\nHSE\nRTCPLLSRCSW\nMCORTCCLK\nRTCSEL\nSYSCLKTIM1,3,6(2)\n14,15(2),16,17FLITFCLKFlash memory \nprogramming interface\nHSI14I2C1\nUSART1\nLSEHSISYSCLKPCLKSYSCLKHSI\nPCLKCortex \nsystem timer  \nAPB \nperipherals\nLSI(1)\nLSE(1)PLLNODIV\nMCOPRELSEHSECSS\nLegend\nwhite clock tree control element\nclock line\ncontrol lineblack clock tree element/324-32 MHz\nHSE OSC/1,/2,/4,\n/8,/16\n/1(1),/214 MHz\nHSI14 RC/1,/2,…\n…/512\n32.768 kHz\nLSE OSC\n40 kHz\nLSI RCPLL\nx2,x3,..\n...x16\nx1, x2/8\n/1,/2,/4,..\n../128USART1SWPPREPPRE HPREI2C1SW\nSYSCLKHSI HSI8 MHz\nHSI RC\n/2, /4ADC(14 MHz max)PREDIV\n/1,/2,..\n../16/2\nCKMODE\n(1)\nFunctional overview STM32F030x4/x6/x8/xC\n16/93 DS9773 Rev 5Figure 3. Clock tree of STM32F030xC\n3.7 General-purpose in puts/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog alternate functions. \nThe I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.MSv47988V1OSC_INOSC_OUT\nOSC32_IN\nOSC32_OUT\nIWDG\nMCOMain clock\noutputPLLCLK\nHSI\nHSEHCLK\nPLLCLKAHB, core, memory, DMA, \nCortex FCLK free-run clock\nLSE\nLSIHSI\nHSE\nRTCSW\nMCORTCCLK\nRTCSEL\nSYSCLKTIM1,3,6,7\n14,15,16,17FLITFCLKFlash memory \nprogramming interface\nHSI14I2C1\nUSART1\nLSEHSISYSCLKPCLKSYSCLKHSI\nPCLKCortex \nsystem timer  \nAPB \nperipherals\nLSI\nLSEPLLNODIV\nMCOPRELSEHSECSS\nLegend\nwhite clock tree control element\nclock line\ncontrol lineblack clock tree element/324-32 MHz\nHSE OSC/1,/2,/4,\n/8,/16\n/1,/214 MHz\nHSI14 RC/1,/2,…\n…/512\n32.768 kHz\nLSE OSC\n40 kHz\nLSI RCx1, x2/8\n/1,/2,/4,..\n../128USART1SWPPREPPRE HPREI2C1SW\nSYSCLKHSI HSI8 MHz\nHSI RC\n/2, /4ADC(14 MHz max)CKMODEPLLMUL PLLSRCPREDIV\n/1,/2,..\n../16PLL\nx2,x3,..\n...x16\nDS9773 Rev 5 17/93STM32F030x4/x6/x8/xC Functional overview\n243.8 Direct memory a ccess controller (DMA)\nThe 5-channel general-purpose DMA manages memory-to-memory, peripheral-to-memory \nand memory-to-peripheral transfers.\nThe DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.\nEach channel is connected to dedicated hard ware DMA requests, with support for software \ntrigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.\nThe DMA can be used with the main peripheral s: SPI, I2C, USART, all TIMx timers (except \nTIM14) and ADC.\n3.9 Interrupts and events\n3.9.1 Nested vectored interrupt controller (NVIC)\nThe STM32F0xx family embeds a nested vectored interrupt controller able to handle up to \n32 maskable interrupt channels (not including the 16 interrupt lines of Cortex®-M0) and 4 \npriority levels.\n• Closely coupled NVIC gives lo w latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Closely coupled NVIC core interface\n• Allows early processing of interrupts\n• Processing of late arriving higher priority interrupts\n• Support for tail-chaining\n• Processor state automatically saved\n• Interrupt entry restored on interrupt exit with no instruction overhead\nThis hardware block provides flexible interrupt management features with minimal interrupt \nlatency.\n3.9.2 Extended interrupt/event controller (EXTI)\nThe extended interrupt/event co ntroller consists of 32 edge de tector lines used to generate \ninterrupt/event requests and wake-up the system. Each line can be independently configured to select the trig ger event (rising edge, falling edge, both) and can be masked \nindependently. A pending register maintains t he status of the interrupt requests. The EXTI \ncan detect an external line with a pulse width shorter than the internal clock period. Up to 55 GPIOs can be connected to the 16 external interrupt lines.\nFunctional overview STM32F030x4/x6/x8/xC\n18/93 DS9773 Rev 53.10 Analog to digital converter (ADC)\nThe 12-bit analog to digital converter has up to 16 external and two internal (temperature \nsensor, voltage reference measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conv ersion is performed on a selected group of \nanalog inputs.\nThe ADC can be served by the DMA controller.\nAn analog watchdog feature allows very precise monitoring of the converted voltage of one, \nsome or all selected channels. An interrup t is generated when the converted voltage is \noutside the programmed thresholds.\n3.10.1 Temperature sensor\nThe temperature sensor (TS) generates a voltage VSENSE that varies linearly with \ntemperature.\nThe temperature sensor is internally connec ted to the ADC_IN16 input channel which is \nused to convert the sensor output voltage into a digital value. \nThe sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As th e offset of the temperature sensor varies \nfrom chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nTo improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode. \n          \n3.10.2 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT ) provides a stable (bandgap) voltage output for the \nADC. VREFINT  is internally connected to the ADC_IN 17 input channel. The precise voltage \nof VREFINT  is individually measured for each part by  ST during production test and stored in \nthe system memory area. It is accessible in read-only mode. \n          Table 3. Temperature sensor calibration values\nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at a \ntemperature of 30 °C ( ± 5 °C),  \nVDDA= 3.3 V ( ± 10 mV)0x1FFF F7B8 - 0x1FFF F7B9\nTable 4. Internal voltage reference calibration values\nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at a \ntemperature of 30 °C ( ± 5 °C),  \nVDDA= 3.3 V ( ± 10 mV)0x1FFF F7BA - 0x1FFF F7BB\nDS9773 Rev 5 19/93STM32F030x4/x6/x8/xC Functional overview\n243.11 Timers and watchdogs\nThe STM32F030x4/x6/x8/xC devices include up to five general-purp ose timers, two basic \ntimers and one advanced control timer.\nTable  5 compares the features of the different timers.\n          \n3.11.1 Advanced-c ontrol timer (TIM1)\nThe advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six \nchannels. It has complementary PWM output s with programmable inserted dead times. It \ncan also be seen as a complete general-purpose timer. The four independent channels can be used for:\n• Input capture\n• Output compare\n• PWM generation (edge or center-aligned modes)\n• One-pulse mode output\nIf configured as a standard 16-bit timer, it ha s the same features as the TIMx timer. If \nconfigured as the 16-bit PW M generator, it has full modu lation capability (0-100%). \nThe counter can be frozen in debug mode.\nMany features are shared with those of the standard timers which have the same \narchitecture. The advanced control timer can t herefore work together with the other timers \nvia the Timer Link feature for sy nchronization or event chaining. Table 5. Timer feature comparison \nTimer \ntypeTimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA request \ngenerationCapture/compare \nchannelsComplementary\noutputs\nAdvanced \ncontrolTIM1 16-bitUp, \ndown, \nup/downAny integer \nbetween 1 \nand 65536Yes 4 3\nGeneral \npurposeTIM3 16-bitUp, \ndown, \nup/downAny integer \nbetween 1 \nand 65536Yes 4 -\nTIM14 16-bit UpAny integer \nbetween 1 \nand 65536No 1 -\nTIM15(1)16-bit UpAny integer \nbetween 1 \nand 65536Yes 2 1\nTIM16, \nTIM1716-bit UpAny integer \nbetween 1 \nand 65536Yes 1 1\nBasicTIM6,(1)\nTIM7(2) 16-bit UpAny integer \nbetween 1 \nand 65536Yes 0 -\n1. Available on STM32F030x8 and STM32F030xC devices only.\n2. Available on STM32F030xC devices only\nFunctional overview STM32F030x4/x6/x8/xC\n20/93 DS9773 Rev 53.11.2 General-purpose ti mers (TIM3, TIM14..17)\nThere are four or five synchronizable general-purpose timers embedded in the \nSTM32F030x4/x6/x8/xC devices (see Table  5 for differences). Each general-purpose timer \ncan be used to generate PWM outputs, or as simple time base.\nTIM3\nSTM32F030x4/x6/x8/xC devices feature one synchronizable 4-channel general-purpose timer. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. It \nfeatures four independent channels each fo r input capture/output compare, PWM or \none-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the \nlargest packages.\nThe TIM3 general-purpose timer can work wi th the TIM1 advanced-control timer via the \nTimer Link feature for synchronization or event chaining.\nTIM3 has an independent DMA request generation.\nThis timer is capable of handling quadrature (incremental) encoder signals and the digital \noutputs from 1 to 3 hall-effect sensors.\nThe counter can be frozen in debug mode.\nTIM14\nThis timer is based on a 16-bit auto-re load upcounter and a 16-bit prescaler. \nTIM14 features one single channel for input capture/output compare, PWM or one-pulse \nmode output. \nIts counter can be frozen in debug mode.\nTIM15, TIM16 and TIM17\nThese timers are based on a 16-bit auto -reload upcounter and a 16-bit prescaler.\nTIM15 has two independent channels, wher eas TIM16 and TIM17 feature one single \nchannel for input capture/output compare, PWM or one-pulse mode output.\nThe TIM15, TIM16 and TIM17 timers can wo rk together, and TIM15 can also operate \nwithTIM1 via the Timer Link feature for synchronization or event chaining.\nTIM15 can be synchronized with TIM16 and TIM17.\nTIM15, TIM16 and TIM17 have a complement ary output with dead-time generation and \nindependent DMA request generation.\nTheir counters can be frozen in debug mode.\n3.11.3 Basic time rs TIM6 and TIM7\nThese timers can be used as a generic 16-bit time base.\n3.11.4 Independent watchdog (IWDG)\nThe independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with \nuser-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it \noperates independently from the main clock, it can operate in Stop and Standby modes. It \nDS9773 Rev 5 21/93STM32F030x4/x6/x8/xC Functional overview\n24can be used either as a watchdog to reset the device when a problem occurs, or as a free \nrunning timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.\n3.11.5 System win dow watchdog (WWDG)\nThe system window watchdog is based on a 7-bit downcounter that can be set as free \nrunning. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCL K). It has an early warnin g interrupt capability and the \ncounter can be frozen in debug mode.\n3.11.6 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndown counter. It features:\n• A 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0\n• Programmable clock source (HCLK or HCLK/8)\n3.12 Real-time clock (RTC)\nThe RTC is an independent BCD timer/counter . Its main features are the following:\n• Calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format.\n• Automatic correction for 28, 29 (leap year), 30, and 31 day of the month.\n• Programmable alarm with wake up from  Stop and Standb y mode capability.\n• Periodic wakeup unit with programmable resolution and period (on STM32F030xC \nonly).\n• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize the RTC with a master clock.\n• Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal \ninaccuracy.\n• Tow anti-tamper detection pins with prog rammable filter. The MCU can be woken up \nfrom Stop and Standby modes on tamper event detection.\n• Timestamp feature which can be used to save  the calendar content. This function can \nbe triggered by an event on the timestamp pi n, or by a tamper event. The MCU can be \nwoken up from Stop and Standby modes on timestamp event detection.\n• Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision.\nThe RTC clock sources can be:\n• A 32.768 kHz external crystal\n• A resonator or oscillator\n• The internal low-power RC oscillator (typical frequency of 40 kHz) \n• The high-speed external clock divided by 32\nFunctional overview STM32F030x4/x6/x8/xC\n22/93 DS9773 Rev 53.13 Inter-integrated circuit interfaces (I2C)\nUp to two I2C interfaces (I2C1 and I2C2) can operate in multimaster or slave modes. Both \ncan support Standard mode (up to 100 kbit/s) or Fast mode (up to 400 kbit/s). I2C1 also supports Fast Mode Plus (up to 1 Mbit/s), with 20 mA output drive.\nBoth support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). They also include programmable analog and digital noise filters.\n          \nIn addition, I2C1 provides hardware su pport for SMBUS 2.0 and PMBUS 1.1: ARP \ncapability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management\nThe I2C interfaces can be served by the DMA controller.\nRefer to Table  7 for the differences be tween I2C1 and I2C2.\n            \n3.14 Universal synchronous/asyn chronous receiver/transmitter \n(USART)\nThe device embeds up to six universal sync hronous/asynchronous receivers/transmitters \nthat communicate at speeds of up to 6  Mbit/s.  Table 6. Comparison of I2C analog and digital filters  \n- Analog filter Digital filter\nPulse width of \nsuppressed spikes ≥ 50 nsProgrammable length from 1 to 15 \nI2C peripheral clocks\nBenefits Available in Stop mode1. Extra filtering capability vs. \nstandard requirements.  \n2. Stable length\nDrawbacksVariations depending on \ntemperature, voltage, process-\nTable 7. STM32F030x4/x6/x8/xC I2C implementation(1) \n1. X = supported.I2C features I2C1 I2C2(2)\n2. Only available on STM32F030x8/C devices.7-bit addressing mode X X\n10-bit addressing mode X XStandard mode (up to 100 kbit/s) X X\nFast mode (up to 400 kbit/s) X X\nFast Mode Plus (up to 1 Mbit/s), with 20mA\n output drive I/Os X -\nIndependent clock X -\nSMBus X -\nWakeup from STOP - -\nDS9773 Rev 5 23/93STM32F030x4/x6/x8/xC Functional overview\n24Table  8 gives an overview of features as implem ented on the available USART interfaces.  \nAll USART interfaces can be served by the DMA controller.\n          \n3.15 Serial peripheral interface (SPI)\nUp to two SPIs are able to commu nicate up to 18 Mbit/s in slave and master modes in full-\nduplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. \nSPI1 and SPI2 are identical and implement the set of features shown in the following table.Table 8. STM32F0x0 USART implementation(1) \nUSART modes/\nfeaturesSTM32F030x4 \nSTM32F030x6STM32F030x8 STM32F030xC\nUSART1 USART1 USART2USART1\nUSART2\nUSART3USART4 USART5 USART6\nHardware flow control \nfor modemX XXXX - -\nContinuous \ncommunication using \nDMAX XXXXXX\nMultiprocessor \ncommunicationX XXXXXX\nS y n c h r o n o u s  m o d e X XXXXX -\nS m a r t c a r d  m o d e - ------\nSingle-wire Half-duplex \ncommunicationX XXXXXX\nI r D A  S I R  E N D E C  b l o c k - ------\nL I N  m o d e - ------\nDual clock domain and \nwakeup from Stop mode- ------\nReceiver timeout \ninterruptX X - X ---\nModbus communication - ------\nAuto baud rate detection \n(supported modes)2 2-2---\nD r i v e r  E n a b l e X XXXXX -\nUSART data length 8 and 9 bits 7, 8 and 9 bits\n1. X = supported.\nFunctional overview STM32F030x4/x6/x8/xC\n24/93 DS9773 Rev 5          \n3.16 Serial wire debug port (SW-DP)\nAn Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to \nthe MCU.Table 9. STM32F030x4/x6/ x8/xC SPI implementation(1) \n1. X = supported.SPI features SPI1 SPI2(2)\n2. Not available on STM32F030x4/6.Hardware CRC calculation X X\nRx/Tx FIFO X XNSS pulse mode X X\nTI mode X X\nDS9773 Rev 5 25/93STM32F030x4/x6/x8/xC Pinouts and pin descriptions\n334 Pinouts and pin descriptions\nFigure 4. LQFP64 64-pin package pinout (top view), for STM32F030x4/6/8 devices\nFigure 5. LQFP64 64-pin package pi nout (top view), for STM32F030RC devicesMSv36496V264 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n3635\n34\n33\n17 18 19 20 21 22 23 24 29 30 31 32 25 26 27 281\n2\n3\n45\n6 \n7 \n8 \n9 \n10\n1112\n13\n14\n15\n16VDD\nPC14-OSC32_IN\nPF0-OSC_IN\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nPB9\nPB8\nBOOT0PB7\nPB6\nPB5\nPB4\nPB3\nPD2  \nPC12PC11PC10PA15PA14\nPF7\nPF6\nPA13\nPA12\nPA11\nPA10PA9\nPA8\nPC9\nPC8\nPC7\nPC6PB15\nPB14\nPB13\nPB12PA3\nPF4\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPB10\nPB11LQFP64PC13\nPF5VSS\nVDDVSSPF1-OSC_OUTPC15-OSC32_OUT\nIO pins replaced by supply pairs for STM32F030RC devices.\nMSv36483V264 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n3635\n34\n33\n17 18 19 20 21 22 23 24 29 30 31 32 25 26 27 281\n2\n3\n45\n6 \n7 \n8 \n9 \n10\n1112\n13\n14\n15\n16VDD\nPC14-OSC32_IN\nPF0-OSC_IN\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nPB9\nPB8\nBOOT0PB7\nPB6\nPB5\nPB4\nPB3\nPD2  \nPC12PC11PC10PA15PA14\nVDD\nVSS\nPA13\nPA12\nPA11\nPA10PA9\nPA8\nPC9\nPC8\nPC7\nPC6PB15\nPB14\nPB13\nPB12PA3\nVSS\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPB10\nPB11LQFP64PC13\nVDDVSS\nVDDVSSPF1-OSC_OUTPC15-OSC32_OUT\nAdditional supply pins required for STM32F030RC devices.\nPinouts and pin descriptions STM32F030x4/x6/x8/xC\n26/93 DS9773 Rev 5Figure 6. LQFP48 48-pin package pinout (top view), for STM32F030x4/6/8 devices\nFigure 7. LQFP48 48-pin package pi nout (top view), for STM32F030CC devices44 43 42 41 40 39 38 37\n36\n35\n34\n33\n32\n3130\n29\n28\n2726\n25\n242312\n13 14 15 16 17 18 19 20 21 221\n2345\n6  \n7  \n8  9  101148 47 46 45\nLQFP48PA3\nPA4PA5PA6\nPA7\nPB0PB1PB2\nPB10PB11\nVSS\nVDDPF7\nPF6\nPA13\nPA12\nPA11PA10\nPA9\nPA8\nPB15\nPB14\nPB13\nPB12VDD\nNRST\nVSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4PB3\nPA15\nPA14\nPC13\nPC14-OSC32_IN\nPF0-OSC_IN\nPF1-OSC_OUTPC15-OSC32_OUT\nMSv36497V2IO pins replaced by supply pairs for STM32F030CC devices.\n44 43 42 41 40 39 38 37\n36\n35\n34\n33\n32\n313029\n28\n2726\n25\n242312\n13 14 15 16 17 18 19 20 21 221\n2345\n6 \n7 \n8 \n9 \n101148 47 46 45\nLQFP48PA3\nPA4PA5PA6\nPA7\nPB0PB1PB2\nPB10PB11\nVSS\nVDDVDD\nVSS\nPA13\nPA12\nPA11PA10\nPA9\nPA8\nPB15\nPB14\nPB13\nPB12VDD\nNRST\nVSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4PB3\nPA15\nPA14\nPC13\nPC14-OSC32_IN\nPF0-OSC_IN\nPF1-OSC_OUTPC15-OSC32_OUT\nMSv36484V2Additional supply pins required for STM32F030CC devices.\nDS9773 Rev 5 27/93STM32F030x4/x6/x8/xC Pinouts and pin descriptions\n33Figure 8. LQFP32 32-pin package pinout (top view)\nFigure 9. TSSOP20 20-pin package pinout (top view)MS32144V132 31 30 29 28 27 26 25\n24\n23\n22\n20\n1918\n17\n8\n91 01 11 21 3 14 15 161\n23\n4\n5\n6 \n7 LQFP32PA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1\nVSSPA14\nPA13PA12\nPA11\nPA10\nPA9\nPA8VDD\nNRST\nVDDA\nPA0\nPA1\nPA2\nVSS\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPA15\nPF0-OSC_IN\nPF1-OSC_OUT\nVDD21\nMSv36473V11 20\n10 1119\n18\n17\n16\n15\n1213142\n3\n4\n5\n6\n7\n8\n9PF0-OSC_INBOOT0\nPF1-OSC_OUT\nNRST\nVDDA\nPA0PA9\nVDDPA14\nPA6PA7PB1VSS\nPA1\nPA2\nPA3\nPA4 PA5PA13\nPA10\nPinouts and pin descriptions STM32F030x4/x6/x8/xC\n28/93 DS9773 Rev 5          \n          Table 10. Legend/abbreviations used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets belo w the pin name, the pin function during and \nafter reset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nFTf 5 V tolerant I/O, FM+ capable\nTTa 3.3 V tolerant I/O directly connected to ADC\nTC Standard 3.3 V I/O\nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with embedded weak pull-up resistor\nNotesUnless otherwise specified by a note, all I/Os are set as floating inputs during and after \nreset.\nPin \nfunctionsAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabled  through peripheral registers\nTable 11. STM32F030x4/6/8/C pin definitions \nPin number\nPin name \n(function after \nreset)\nPin type\nI/O structureNotes Pin functionsLQFP64\nLQFP48\nLQFP32\nTSSOP20Alternate functions A dditional functions\n1 1 - - VDD S - - Complementary power supply\n22 - - P C 1 3 I / O T C(1)-RTC_TAMP1,\nRTC_TS,\nRTC_OUT,\nWKUP2\n33 - -PC14-OSC32_IN\n(PC14)I/O TC(1)- OSC32_IN\n44 - -PC15-OSC32_OUT\n(PC15)I/O TC(1)- OSC32_OUT\n55 2 2PF0-OSC_IN\n(PF0)I/O FT - I2C1_SDA(5)OSC_IN\n66 3 3PF1-OSC_OUT\n(PF1)I/O FT - I2C1_SCL(5)OSC_OUT\n7 7 4 4 NRST I/O RST -Device reset input / internal reset output\n(active low)\nDS9773 Rev 5 29/93STM32F030x4/x6/x8/xC Pinouts and pin descriptions\n338- - - P C 0 I / O T T a -EVENTOUT,\nUSART6_TX(5)ADC_IN10\n9- - - P C 1 I / O T T a -EVENTOUT,\nUSART6_RX(5)ADC_IN11\n10 - - - PC2 I/O TTa -SPI2_MISO(5), \nEVENTOUTADC_IN12\n11 - - - PC3 I/O TTa -SPI2_MOSI(5), \nEVENTOUTADC_IN13\n12 8 - - VSSA S - - Analog ground\n13 9 5 5 VDDA S - - Analog power supply\n14 10 6 6 PA0 I/O TTa -USART1_CTS(2),\nUSART2_CTS(3)(5), \nUSART4_TX(5)ADC_IN0,\nRTC_TAMP2,\nWKUP1\n15 11 7 7 PA1 I/O TTa -USART1_RTS(2),\nUSART2_RTS(3)(5),\nEVENTOUT, \nUSART4_RX(5)ADC_IN1\n16 12 8 8 PA2 I/O TTa -USART1_TX(2),\nUSART2_TX(3)(5),\nTIM15_CH1(3)(5)ADC_IN2, WKUP4(5)\n17 13 9 9 PA3 I/O TTa -USART1_RX(2),\nUSART2_RX(3)(5),\nTIM15_CH2(3)(5)ADC_IN3\n18(4)-- - P F 4 I / O F T(4)EVENTOUT -\n18(5)- - - VSS S -(5)Ground\n19(4)-- - P F 5 I / O F T(4)EVENTOUT -\n19(5)-- - V D D - -(5)Complementary power supply\n20 14 10 10 PA4 I/O TTa -SPI1_NSS,\nUSART1_CK(2)\nUSART2_CK(3)(5),\nTIM14_CH1, \nUSART6_TX(5)ADC_IN4\n21 15 11 11 PA5 I/O TTa -SPI1_SCK, \nUSART6_RX(5) ADC_IN5Table 11. STM32F030x4/6/8/C pin definitions (continued)\nPin number\nPin name \n(function after \nreset)\nPin type\nI/O structureNotes Pin functionsLQFP64\nLQFP48\nLQFP32\nTSSOP20Alternate functions A dditional functions\nPinouts and pin descriptions STM32F030x4/x6/x8/xC\n30/93 DS9773 Rev 522 16 12 12 PA6 I/O TTa -SPI1_MISO,\nTIM3_CH1,\nTIM1_BKIN,\nTIM16_CH1,\nEVENTOUT\nUSART3_CTS(5)ADC_IN6\n23 17 13 13 PA7 I/O TTa -SPI1_MOSI,\nTIM3_CH2,\nTIM14_CH1,\nTIM1_CH1N,\nTIM17_CH1,\nEVENTOUTADC_IN7\n24 - - - PC4 I/O TTa -EVENTOUT, \nUSART3_TX(5) ADC_IN14\n25 - - - PC5 I/O TTa - USART3_RX(5)ADC_IN15, WKUP5(5)\n26 18 14 - PB0 I/O TTa -TIM3_CH3,\nTIM1_CH2N,\nEVENTOUT,\nUSART3_CK(5)ADC_IN8\n27 19 15 14 PB1 I/O TTa -TIM3_CH4,\nTIM14_CH1,\nTIM1_CH3N, \nUSART3_RTS(5)ADC_IN9\n28 20 - - PB2 I/O FT(6)--\n29 21 - - PB10 I/O FT -SPI2_SCK(5),\nI2C1_SCL(2),\nI2C2_SCL(3)(5), \nUSART3_TX(5)-\n30 22 - - PB11 I/O FT -I2C1_SDA(2),\nI2C2_SDA(3)(5),\nEVENTOUT, \nUSART3_RX(5)-\n31 23 16 - VSS S - - Ground\n32 24 17 16 VDD S - - Digital power supply\n33 25 - - PB12 I/O FT -SPI1_NSS(2),\nSPI2_NSS(3)(5),\nTIM1_BKIN,\nEVENTOUT, \nUSART3_CK(5)-Table 11. STM32F030x4/6/8/C pin definitions (continued)\nPin number\nPin name \n(function after \nreset)\nPin type\nI/O structureNotes Pin functionsLQFP64\nLQFP48\nLQFP32\nTSSOP20Alternate functions A dditional functions\nDS9773 Rev 5 31/93STM32F030x4/x6/x8/xC Pinouts and pin descriptions\n3334 26 - - PB13 I/O FT -SPI1_SCK(2),\nSPI2_SCK(3)(5),\nI2C2_SCL(5),\nTIM1_CH1N, \nUSART3_CTS(5)-\n35 27 - - PB14 I/O FT -SPI1_MISO(2),\nSPI2_MISO(3)(5),\nI2C2_SDA(5),\nTIM1_CH2N,\nTIM15_CH1(3)(5), \nUSART3_RTS(5)-\n36 28 - - PB15 I/O FT -SPI1_MOSI(2),\nSPI2_MOSI(3)(5),\nTIM1_CH3N,\nTIM15_CH1N(3)(5),\nTIM15_CH2(3)(5)RTC_REFIN, \nWKUP7(5)\n37 - - - PC6 I/O FT - TIM3_CH1 -\n38 - - - PC7 I/O FT - TIM3_CH2 -\n39 - - - PC8 I/O FT - TIM3_CH3 -\n40 - - - PC9 I/O FT - TIM3_CH4 -\n41 29 18 - PA8 I/O FT -USART1_CK,\nTIM1_CH1,\nEVENTOUT,\nMCO-\n42 30 19 17 PA9 I/O FT -USART1_TX,\nTIM1_CH2,\nTIM15_BKIN(3)(5)\nI2C1_SCL(2)(5)-\n43 31 20 18 PA10 I/O FT -USART1_RX,\nTIM1_CH3,\nTIM17_BKIN\nI2C1_SDA(2)(5)-\n44 32 21 - PA11 I/O FT -USART1_CTS,\nTIM1_CH4,\nEVENTOUT,\nI2C2_SCL(5)-\n45 33 22 - PA12 I/O FT -USART1_RTS,\nTIM1_ETR,\nEVENTOUT,\nI2C2_SDA(5)-Table 11. STM32F030x4/6/8/C pin definitions (continued)\nPin number\nPin name \n(function after \nreset)\nPin type\nI/O structureNotes Pin functionsLQFP64\nLQFP48\nLQFP32\nTSSOP20Alternate functions A dditional functions\nPinouts and pin descriptions STM32F030x4/x6/x8/xC\n32/93 DS9773 Rev 546 34 23 19PA13\n(SWDIO)I/O FT(7) IR_OUT,\nSWDIO-\n47(4)35(4)-- P F 6 I / O F T(4) I2C1_SCL(2),\nI2C2_SCL(3) -\n47(5)35(5)- - VSS S -(5)Ground\n48(4)36(4)-- P F 7 I / O F T(4) I2C1_SDA(2),\nI2C2_SDA(3) -\n48(5)36(5)-- V D D S-(5)Complementary power supply\n49 37 24 20PA14\n(SWCLK)I/O FT(7)USART1_TX(2),\nUSART2_TX(3)(5),\nSWCLK-\n50 38 25 - PA15 I/O FT -SPI1_NSS,\nUSART1_RX(2),\nUSART2_RX(3)(5),\nUSART4_RTS(5),\nEVENTOUT-\n51 - - - PC10 I/O FT -USART3_TX(5), \nUSART4_TX(5) -\n52 - - - PC11 I/O FT -USART3_RX(5), \nUSART4_RX(5) -\n53 - - - PC12 I/O FT -USART3_CK(5), \nUSART4_CK(5), \nUSART5_TX(5)-\n54 - - - PD2 I/O FT -TIM3_ETR, \nUSART3_RTS(5),\nUSART5_RX(5)-\n55 39 26 - PB3 I/O FT -SPI1_SCK,\nEVENTOUT, \nUSART5_TX(5)-\n56 40 27 - PB4 I/O FT -SPI1_MISO,\nTIM3_CH1,\nEVENTOUT, \nTIM17_BKIN(5), \nUSART5_RX(5)-\n57 41 28 - PB5 I/O FT -SPI1_MOSI,\nI2C1_SMBA,\nTIM16_BKIN,\nTIM3_CH2, \nUSART5_CK_RTS(5)WKUP6(5)Table 11. STM32F030x4/6/8/C pin definitions (continued)\nPin number\nPin name \n(function after \nreset)\nPin type\nI/O structureNotes Pin functionsLQFP64\nLQFP48\nLQFP32\nTSSOP20Alternate functions A dditional functions\nDS9773 Rev 5 33/93STM32F030x4/x6/x8/xC Pinouts and pin descriptions\n33          58 42 29 - PB6 I/O FTf -I2C1_SCL,\nUSART1_TX,\nTIM16_CH1N-\n59 43 30 - PB7 I/O FTf -I2C1_SDA,\nUSART1_RX,\nTIM17_CH1N, \nUSART4_CTS(5)-\n60 44 31 1 BOOT0 I B - Boot memory selection\n61 45 - - PB8 I/O FTf(6) I2C1_SCL,\nTIM16_CH1-\n62 46 - - PB9 I/O FTf -I2C1_SDA,\nIR_OUT,\nSPI2_NSS(5),\nTIM17_CH1, \nEVENTOUT-\n63 47 32 15 VSS S - - Ground\n64 48 1 16 VDD S - - Digital power supply\n1. PC13, PC14 and PC15 are supplied through the power switch. Si nce the switch only sinks a limited amount of current \n(3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:  \n- The speed should not exceed 2 MHz with a maximum load of 30 pF.  \n- These GPIOs must not be used as curr ent sources (e.g. to drive an LED).\n2. This feature is available on STM 32F030x6 and STM32F030x4 devices only.\n3. This feature is availabl e on STM32F030x8 devices only.\n4. For STM32F030x4/6/8 devices only.\n5. For STM32F030xC devices only.6. On LQFP32 package, PB2 and PB8 should be treated as unconnec ted pins (even when they are not available on the \npackage, they are not forced to a defined level by hardware).\n7. After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on SWDIO pin \nand internal pull-down on SWCLK pin are activated.Table 11. STM32F030x4/6/8/C pin definitions (continued)\nPin number\nPin name \n(function after \nreset)\nPin type\nI/O structureNotes Pin functionsLQFP64\nLQFP48\nLQFP32\nTSSOP20Alternate functions A dditional functions\nSTM32F030x4/x6/x8/xC\n34/93 DS9773 Rev 5\n          Table 12. Alternate functions selected through GPIOA_AFR registers for port A \nPin name AF0 AF1 AF2 AF3 AF4 AF5 AF6\nPA0 -USART1_CTS(2)\n- - USART4_TX(1)--\nUSART2_CTS(1)(3) \nPA1 EVENTOUTUSART1_RTS(2)\n- - USART4_RX(1)TIM15_CH1N(1)-\nUSART2_RTS(1)(3)\nPA2 TIM15_CH1(1)(3)USART1_TX(2)\n-- - - -\nUSART2_TX(1)(3)\nPA3 TIM15_CH2(1)(3)USART1_RX(2)\n-- - - -\nUSART2_RX(1)(3)\nPA4 SPI1_NSSUSART1_CK(2)\n- - TIM14_CH1 USART6_TX(1)-\nUSART2_CK(1)(3)\nPA5 SPI1_SCK - - - - USART6_RX(1)-\nPA6 SPI1_MISO TIM3_CH1 TIM1_BKIN - USART3_CTS(1)TIM16_CH1 EVENTOUT\nPA7 SPI1_MOSI TIM3_CH2 TIM1_CH1N - TIM14_CH1 TIM17_CH1 EVENTOUTPA8 MCO USART1_CK TIM1_CH1 EVENTOUT - - -PA9 TIM15_BKIN\n(1)(3)USART1_TX TIM1_CH2 - I2C1_SCL(1)(2)MCO(1)-\nPA10 TIM17_BKIN USART1_RX TIM1_CH3 - I2C1_SDA(1)(2)--\nPA11 EVENTOUT USART1_CTS TIM1_CH4 - - SCL -\nSTM32F030x4/x6/x8/xC\nDS9773 Rev 5 35/93\n          PA12 EVENTOUT USART1_RTS TIM1_ETR - - SDA -\nPA13 SWDIO IR_OUT - - - - -\nPA14 SWCLKUSART1_TX(2)\n-- - - -\nUSART2_TX(1)(3)\nPA15 SPI1_NSSUSART1_RX(2)\n- EVENTOUT USART4_RTS(1)--\nUSART2_RX(1)(3)\n1. This feature is avail able on STM32F030xC devices.\n2. This feature is available on STM32F030x4 and STM32F030x6 devices.\n3. This feature is avail able on STM32F030x8 devices.\nTable 13. Alternate functions selected through GPIOB_AFR registers for port B \nPin name AF0 AF1 AF2 AF3 AF4 AF5\nPB0 EVENTOUT TIM3_CH3 TIM1_CH2N - USART3_CK(1)-\nPB1 TIM14_CH1 TIM3_CH4 TIM1_CH3N - USART3_RTS(1)-\nP B 2 - -----PB3 SPI1_SCK EVENTOUT - - USART5_TX\n(1)-\nPB4 SPI1_MISO TIM3_CH1 EVENTOUT - USART5_RX(1)TIM17_BKIN(1)\nPB5 SPI1_MOSI TIM3_CH2 TIM16_ BKIN I2C1_SMBA USART5_CK_RTS(1)-\nPB6 USART1_TX I2C1_SCL TIM16_CH1N - - -PB7 USART1_RX I2C1_SDA TIM17_CH1N - USART4_CTS\n(1)-Table 12. Alternate functions selected thr ough GPIOA_AFR registers for port A (continued)\nPin name AF0 AF1 AF2 AF3 AF4 AF5 AF6\nSTM32F030x4/x6/x8/xC\n36/93 DS9773 Rev 5\nPB8 - I2C1_SCL TIM16_CH1 - - -\nPB9 IR_OUT I2C1_SDA TIM17_CH1 EVENTOUT - SPI2_NSS(1)\nPB10 -I2C1_SCL(2)\n- - USART3_TX(1)SPI2_SCK(1)\nI2C2_SCL(1)(3)\nPB11 EVENTOUTI2C1_SDA(2)\n- - USART3_RX(1)-\nI2C2_SDA(1)(3)\nPB12SPI1_NSS(2)\nEVENTOUT TIM1_BKIN - USART3_RTS(1)TIM15(1)\nSPI2_NSS(1)(3)\nPB13SPI1_SCK(2)\n- TIM1_CH1N - USART3_CTS(1) I2C2_SCL(1)\nSPI2_SCK(1)(3)\nPB14SPI1_MISO(2)\nTIM15_CH1(1)(3)TIM1_CH2N - USART3_RTS(1)I2C2_SDA(1)\nSPI2_MISO(1)(3)\nPB15SPI1_MOSI(2)\nTIM15_CH2(1)(3)TIM1_CH3N TIM15_CH1N(1)(3)--\nSPI2_MOSI(1)(3)\n1. This feature is avail able on STM32F030xC devices.\n2. This feature is available on STM32F030x4 and STM32F030x6 devices.\n3. This feature is avail able on STM32F030x8 devices.Table 13. Alternate functions selected thr ough GPIOB_AFR registers for port B (continued)\nPin name AF0 AF1 AF2 AF3 AF4 AF5\nDS9773 Rev 5 37/93STM32F030x4/x6/x8/xC\n37          \n          \n          Table 14. Alternate functions selected through GPIOC_AFR(1) registers for port C\n1. Available on STM32F030xC devices only.Pin name AF0(2)\n2. Default alternate functions for STM32F030x4/x6/x8 de vices (they do not have the GPIOC_AFR registers).AF1(1)AF2(1)\nPC0 EVENTOUT - USART6_TX\nPC1 EVENTOUT - USART6_RXPC2 EVENTOUT SPI2_MISO -PC3 EVENTOUT SPI2_MOSI -PC4 EVENTOUT USART3_TX -PC5 - USART3_RX -PC6 TIM3_CH1 - -\nPC7 TIM3_CH2 - -\nPC8 TIM3_CH3 - -PC9 TIM3_CH4 - -\nPC10 USART4_TX\n(1)USART3_TX -\nPC11 USART4_RX(1)USART3_RX -\nPC12 USART4_CK(1)USART3_CK USART5_TX\nP C 1 3 ---\nP C 1 4 ---P C 1 5 ---\nTable 15. Alternate functions selected through GPIOD_AFR(1) registers for port D\n1. Available on STM32F030xC devices only.Pin name AF0(2)\n2. Default alternate functions for STM32F030x4/x6/x8 de vices (they do not have the GPIOD_AFR registers).AF1(1)AF2(1)\nPD2 TIM3_ETR USART3_RTS USART5_RX\nTable 16. Alternate functions selected through GPIOF_AFR(1) registers for port F\n1. Available on STM32F030xC devices only.Pin name AF0(2)\n2. Default alternate functions for STM32F030x4/x6/x8 de vices (they do not have the GPIOF_AFR registers).AF1(1)\nPF0 - I2C1_SDA\nPF1 - I2C1_SCLPF4 EVENTOUT\n(1)\nPF5 EVENTOUT(1)\nPF6 I2C1_SCL(3), I2C2_SCL(4)\n3. Applies to STM32F030x4/x6\n4. Applies to STM32F030x8PF7 I2C1_SDA(3), I2C2_SDA(4)\nMemory mapping STM 32F030x4/x6/x8/xC\n38/93 DS9773 Rev 55 Memory mapping\nFigure 10. STM32F030x4/x6/x8/xC memory map\n1. The start address of the system memory is 0x1FFF EC 00 for STM32F030x4, STM32F030x6 and STM32F030x8 devices, \nand 0x1FFF D800 for STM32F030xC devices.MSv36474V2AHB2\n012345670xFFFF FFFF\nPeripherals\nSRAMFlash memoryReservedSystem memoryOption Bytes0xE010 0000\nFlash, system \nmemory or SRAM, \ndepending on BOOT \nconfiguration\n0x0000 00000xE000 0000\n0xC000 0000\n0xA000 0000\n0x8000 0000\n0x6000 0000\n0x4000 0000\n0x2000 0000\n0x0000 00000x0800 00000x0804 00000x1FFF xx00(1)0x1FFF F8000x1FFF FFFF\n0x0004 0000Reserved\nCODEAPBAPB\nReserved\n0x4000 00000x4000 80000x4001 00000x4001 8000Reserved0x4002 0000AHB10x4800 0000\nReserved0x4800 17FF\n0x4002 43FFCortex-M0 internal \nperipherals\nReserved0x1FFF FC00\nReservedReservedReserved\nReservedReservedReservedReserved\nDS9773 Rev 5 39/93STM32F030x4/x6/x8/xC Memory mapping\n40          Table 17. STM32F030x4/x6/x8/xC peri pheral register boundary addresses \nBus Boundary address Size Peripheral\n- 0x4800 1800 - 0x5FFF FFFF ~384 MB Reserved\nAHB20x4800 1400 - 0x4800 17FF 1 KB GPIOF\n0x4800 1000 - 0x4800 13FF 1 KB Reserved\n0x4800 0C00 - 0x4800 0FFF 1 KB GPIOD\n0x4800 0800 - 0x4800 0BFF 1 KB GPIOC\n0x4800 0400 - 0x4800 07FF 1 KB GPIOB\n0x4800 0000 - 0x4800 03FF 1 KB GPIOA\n- 0x4002 4400 - 0x47FF FFFF ~128 MB Reserved\nAHB10x4002 3400 - 0x4002 43FF 4 KB Reserved\n0x4002 3000 - 0x4002 33FF 1 KB CRC\n0x4002 2400 - 0x4002 2FFF 3 KB Reserved\n0x4002 2000 - 0x4002 23FF 1 KB FLASH Interface\n0x4002 1400 - 0x4002 1FFF 3 KB Reserved\n0x4002 1000 - 0x4002 13FF 1 KB RCC\n0x4002 0400 - 0x4002 0FFF 3 KB Reserved\n0x4002 0000 - 0x4002 03FF 1 KB DMA\n- 0x4001 8000 - 0x4001 FFFF 32 KB Reserved\nAPB0x4001 5C00 - 0x4001 7FFF 9 KB Reserved\n0x4001 5800 - 0x4001 5BFF 1 KB DBGMCU\n0x4001 4C00 - 0x4001 57FF 3 KB Reserved\n0x4001 4800 - 0x4001 4BFF 1 KB TIM17\n0x4001 4400 - 0x4001 47FF 1 KB TIM16\n0x4001 4000 - 0x4001 43FF 1 KB TIM15(1)\n0x4001 3C00 - 0x4001 3FFF 1 KB Reserved\n0x4001 3800 - 0x4001 3BFF 1 KB USART1\n0x4001 3400 - 0x4001 37FF 1 KB Reserved\n0x4001 3000 - 0x4001 33FF 1 KB SPI1\n0x4001 2C00 - 0x4001 2FFF 1 KB TIM1\n0x4001 2800 - 0x4001 2BFF 1 KB Reserved\n0x4001 2400 - 0x4001 27FF 1 KB ADC\n0x4001 1800 - 0x4001 23FF 3 KB Reserved\n0x4001 1400 - 0x4001 17FF 1 KB USART6(2)\n0x4001 0800 - 0x4001 13FF 3 KB Reserved\n0x4001 0400 - 0x4001 07FF 1 KB EXTI0x4001 0000 - 0x4001 03FF 1 KB SYSCFG\nMemory mapping STM 32F030x4/x6/x8/xC\n40/93 DS9773 Rev 5- 0x4000 8000 - 0x4000 FFFF 32 KB Reserved\nAPB0x4000 7400 - 0x4000 7FFF 3 KB Reserved\n0x4000 7000 - 0x4000 73FF 1 KB PWR\n0x4000 5C00 - 0x4000 6FFF 5 KB Reserved\n0x4000 5800 - 0x4000 5BFF 1 KB I2C2(1)\n0x4000 5400 - 0x4000 57FF 1 KB I2C1\n0x4000 5000 - 0x4000 53FF 1 KB USART5(2)\n0x4000 4C00 - 0x4000 4FFF 1 KB USART4(2)\n0x4000 4800 - 0x4000 4BFF 1 KB USART3(2)\n0x4000 4400 - 0x4000 47FF 1 KB USART2(1)\n0x4000 3C00 - 0x4000 43FF 2 KB Reserved\n0x4000 3800 - 0x4000 3BFF 1 KB SPI2(1)\n0x4000 3400 - 0x4000 37FF 1 KB Reserved\n0x4000 3000 - 0x4000 33FF 1 KB IWDG\n0x4000 2C00 - 0x4000 2FFF 1 KB WWDG\n0x4000 2800 - 0x4000 2BFF 1 KB RTC\n0x4000 2400 - 0x4000 27FF 1 KB Reserved\n0x4000 2000 - 0x4000 23FF 1 KB TIM14\n0x4000 1800 - 0x4000 1FFF 2 KB Reserved\n0x4000 1400 - 0x4000 17FF 1 KB TIM7(2)\n0x4000 1000 - 0x4000 13FF 1 KB TIM6(1)\n0x4000 0800 - 0x4000 0FFF 2 KB Reserved\n0x4000 0400 - 0x4000 07FF 1 KB TIM3\n0x4000 0000 - 0x4000 03FF 1 KB Reserved\n1. This feature is available on STM32F030x8 and STM32F030xC devices only. For STM32F030x6 and \nSTM32F060x4, the area is Reserved.\n2. This feature is available on ST M32F030xC devices only. This area is reserved for STM32F030x4/6/8 \ndevices.Table 17. STM32F030x4/x6/x8/xC peripheral register boundary addresses (continued)\nBus Boundary address Size Peripheral\nDS9773 Rev 5 41/93STM32F030x4/x6/x8/xC Electrical characteristics\n756 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified, the minimum and maximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum valu es refer to sample tests and represent the \nmean value plus or minus three times the standard deviation (mean ±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = 3.3  V. They \nare given only as design guidelines and are not tested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean ±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  11.\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  12.\n          \nFigure 11. Pin loading conditi ons Figure 12. Pin input voltage\nMS19210V1MCU pin\nC = 50 pF\nMS19211V1MCU pin\nVIN\nElectrical characteristics STM32F030x4/x6/x8/xC\n42/93 DS9773 Rev 56.1.6 Power supply scheme\nFigure 13. Power supply scheme\nCaution: Each power supply pair (VDD/VSS, VDDA/VSSA etc.) must be decoupled with filtering ceramic \ncapacitors as shown above. These capacitors must be placed as close as possible to, or \nbelow, the appropriate pins on the underside of  the PCB to ensure the good functionality of \nthe device.\n6.1.7 Current consumption measurement\nFigure 14. Current consum ption measurement schemeMSv39025V1VDD\nLevel shifterIO\nlogicKernel logic\n(CPU, Digital\n& Memories)LSE, RTC,\nWake-up logic\nINOUTRegulator\nGPIOs2 x 100 nF\n+1 x 4.7 μF\n2 x V SS2 x V DDVCOREPower switch\nVDDIO1\nADC Analog:\n(RCs, PLL, …)VREF+\nVREF-VDDA\n10 nF\n+1 μFVDDA\nVSSA\nMS32142V2VDD\nVDDAIDD\nIDDA\nDS9773 Rev 5 43/93STM32F030x4/x6/x8/xC Electrical characteristics\n756.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  18: Voltage characteristics , \nTable  19: Current characteristics  and Table  20: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings  only and functional operation of \nthe device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may af fect device reliability.\n           Table 18. Voltage characteristics(1) \n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.Symbol Ratings Min Max Unit\nVDD–VSS External main supply voltage -0.3 4.0 V\nVDDA–VSS External analog supply voltage -0.3 4.0 V\nVDD–VDDA Allowed voltage difference for VDD > VDDA -0 . 4 V\nVIN(2)\n2. VIN maximum must always be respected. Refer to Table 19: Current characteristics  for the maximum \nallowed injected current values. Input voltage on FT and FTf pins VSS − 0.3 VDDIOx + 4.0 (3) \n3. VDDIOx  is internally c onnected with VDD pin.V\nInput voltage on TTa pins VSS − 0.3 4.0 V\nBOOT0 0 VDDIOx  + 4.0 (3)V\nInput voltage on any other pin VSS − 0.3 4.0 V\n|ΔVDDx| Variations between different VDD power pins - 50 mV\n|VSSx − VSS|Variations between all the different ground \npins-5 0 m V\nVESD(HBM)Electrostatic discharge voltage  \n(human body model)see Section 6.3.12: Electrical \nsensitivity characteristics-\nElectrical characteristics STM32F030x4/x6/x8/xC\n44/93 DS9773 Rev 5          \n          \n6.3 Operating conditions\n6.3.1 General operating conditions\n          Table 19. Current characteristics\nSymbol Ratings  Max. Unit\nΣIVDD Total current into sum of all VDD power lines (source)(1)120\nmAΣIVSS Total current out of sum of all VSS ground lines (sink)(1)-120\nIVDD(PIN) Maximum current into each  VDD power pin (source)(1)100\nIVSS(PIN) Maximum current out of each VSS ground pin (sink)(1)-100\nIIO(PIN)Output current sunk by any I/O and control pin 25\nOutput current source by any I/O and control pin -25\nΣIIO(PIN)Total output current sunk by sum of all I/Os and control pins(2)80\nTotal output current sourced by su m of all I/Os and control pins(2)-80\nIINJ(PIN)(3)Injected current on FT and FTf pins -5/+0(4)\nInjected current on TC and RST pin ± 5\nInjected current on TTa pins(5)± 5\nΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(6)± 25\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must  always be connected to the external power supply, in the \npermitted range.\n2. This current consumption must be correctly distributed over  all I/Os and control pins. The total output current must not be \nsunk/sourced between two c onsecutive power supply pins referr ing to high pin count QFP packages.\n3. A positive injecti on is induced by VIN > VDDIOx  while a negative injection is induced by VIN < VSS. IINJ(PIN)  must never be \nexceeded. Refer to Table 18: Voltage characteristics  for the maximum allowed input voltage values.\n4. Positive injection is not possible on  these I/Os and does not occur for input vo ltages lower than the specified maximum \nvalue.\n5. On these I/Os, a positive injection is induced by VIN > VDDA. Negative injection disturbs the analog performance of the \ndevice. See note (2) below Table 52: ADC accuracy .\n6. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the positive and \nnegative injected currents (instantaneous values). \nTable 20. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nTable 21. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 48\nMHz\nfPCLK Internal APB clock frequency - 0 48\nVDD Standard operating voltage - 2.4 3.6 V\nDS9773 Rev 5 45/93STM32F030x4/x6/x8/xC Electrical characteristics\n756.3.2 Operating conditions at power-up / power-down\nThe parameters given in Table  22 are derived from tests performed under the ambient \ntemperature condition summarized in Table  21.\n          \n6.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table  23 are derived from tests performed under the ambient \ntemperature and supply voltage conditions summarized in Table  21: General operating \nconditions .\n           VDDA Analog operating voltageMust have a potential equal \nto or higher than VDD2.4 3.6 V\nVIN I/O input voltageTC and RST I/O -0.3 VDDIOx +0.3\nVTTa I/O -0.3 VDDA+0.3(2)\nFT and FTf I/O -0.3 5.5(2)\nBOOT0 0 5.5\nPDPower dissipation at TA = 85 °C \nfor suffix 6 (1)LQFP64 - 455\nmWLQFP48 - 364\nLQFP32 - 357TSSOP20 - 263\nT\nA Ambient temperature for the \nsuffix 6 versionMaximum power dissipation -40 85\n°C\nLow power dissipation(2)-40 105\nTJ Junction temperature range Suffix 6 version -40 105 °C\n1. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.\n2. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see Section 7.5: \nThermal characteristics ).Table 21. General operating conditions (continued)\nSymbol Parameter  Conditions Min Max Unit\nTable 22. Operating conditions at power-up / power-down\nSymbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate\n-0 ∞\nµs/VVDD fall time rate 20 ∞\ntVDDAVDDA rise time rate\n-0 ∞\nVDDA fall time rate 20 ∞\nTable 23. Embedded reset and power control block characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVPOR/PDR(1) Power on/power down \nreset thresholdFalling edge(2) 1.80 1.88 1.96(3) V\nRising edge 1.84(3)1.92 2.00 V\nElectrical characteristics STM32F030x4/x6/x8/xC\n46/93 DS9773 Rev 56.3.4 Embedded reference voltage\nThe parameters given in Table  24 are derived from tests performed under the ambient \ntemperature and supply voltage conditions summarized in Table  21: General operating \nconditions .\n           \n6.3.5 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, ambient temperature, I/O pin loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\nThe current consumption is measured as described in Figure  14: Current consumption \nmeasurement scheme .\nAll Run-mode current consumption measurements given in this section are performed with a \nreduced code that gives a consumption equivalent to CoreMark code.VPDRhyst PDR hysteresis - - 40 - mV\ntRSTTEMPO(4)Reset temporization - 1.50 2.50 4.50 ms\n1. The PDR detector monitors VDD and also VDDA (if kept enabled in the option bytes). The POR detector \nmonitors only VDD.\n2. The product behavior is guaranteed by design down to the minimum VPOR/PDR  value.\n3. Data based on characterization results, not tested in production.4. Guaranteed by design, not tested in production.Table 23. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 24. Embedded internal reference voltage \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINTInternal reference \nvoltage-40°C < TA < +85°C 1.2 1.23 1.25 V\ntSTARTADC_IN17 buffer startup \ntime-- - 1 0(1)µs\ntS_vrefintADC sampling time when \nreading the internal \nreference voltage- 4 (1) --µ s\nΔVREFINTInternal reference \nvoltage spread over the \ntemperature rangeVDDA = 3 V - - 10(1) mV\nTCoeff Temperature coefficient - -100(1) - 100(1)ppm/°C\n1. Guaranteed by design, not tested in production.\nDS9773 Rev 5 47/93STM32F030x4/x6/x8/xC Electrical characteristics\n75Typical and maximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in analog input mode\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time is adjusted to the fHCLK  frequency:\n– 0 wait state and Prefetch OFF from 0 to 24 MHz– 1 wait state and Prefetch ON above 24 MHz\n• When the peripherals are enabled f\nPCLK  = fHCLK\nThe parameters given in Table  25 to Table  27 are derived from tests performed under \nambient temperature and supply voltage conditions summarized in Table  21: General \noperating conditions .\n          Table 25. Typical and maximum current consumption from VDD supply at VDD = 3.6 V(1) SymbolParameter Conditions fHCLKAll peripherals enabled\nUnit\nTypMax @ TA(2)\n85 °C\nIDDSupply current in \nRun mode, code \nexecuting from FlashHSI or HSE clock, PLL on48 MHz 22.0 22.8\nmA48 MHz 26.8 30.2\n24 MHz 12.2 13.2\n24 MHz 14.1 16.2\nHSI or HSE clock, PLL off8 MHz 4.4 5.2\n8 MHz 4.9 5.6\nIDDSupply current in \nRun mode, code \nexecuting from RAMHSI or HSE clock, PLL on48 MHz 22.2 23.2\nmA48 MHz 26.1 29.3\n24 MHz 11.2 12.2\n24 MHz 13.3 15.7\nHSI or HSE clock, PLL off8 MHz 4.0 4.5\n8 MHz 4.6 5.2\nIDDSupply current in \nSleep mode, code \nexecuting from Flash \nor RAMHSI or HSE clock, PLL on48 MHz 14 15.3\nmA48 MHz 17.0 19.0\n24 MHz 7.3 7.8\n24 MHz 8.7 10.1\nHSI or HSE clock, PLL off8 MHz 2.6 2.9\n8 MHz 3.0 3.5\n1. The gray shading is used to distingu ish the values for STM32F030xC devices.\n2. Data based on characterization results, not te sted in production unless otherwise specified.\nElectrical characteristics STM32F030x4/x6/x8/xC\n48/93 DS9773 Rev 5          Table 26. Typical and maximum current consumption from the VDDA supply(1) \nSymbol Parameter Conditions(2)fHCLK VDDA = 3.6 V\nUnit\nTypMax @ TA(3)\n85 °C\nIDDASupply current in \nRun or Sleep mode, \ncode executing \nfrom Flash memory \nor RAMHSE bypass, PLL on48 MHz 175 215\nµA48 MHz 160 192\nHSE bypass, PLL off8 MHz 3.9 4.9\n8 MHz 3.7 4.6\n1 MHz 3.9 4.1\n1 MHz 3.3 4.4\nHSI clock, PLL on48 MHz 244 275\n48 MHz 235 275\nHSI clock, PLL off8 MHz 85 105\n8 MHz 77 92\n1. The gray shading is used to distingui sh the values for STM32F030xC devices.\n2. Current consumption from the VDDA supply is independent of whether the digita l peripherals are enabled or disabled, being \nin Run or Sleep mode or executing from Flash or RAM. Furthermore, when the PLL is off, IDDA is independent of the \nfrequency.\n3. Data based on characterization results, not tested in production.\nDS9773 Rev 5 49/93STM32F030x4/x6/x8/xC Electrical characteristics\n75          \nTypical current consumption\nThe MCU is placed under the following conditions:\n• VDD = VDDA = 3.3 V\n• All I/O pins are in analog input configuration\n• The Flash access time is adjusted to fHCLK  frequency: \n– 0 wait state and Prefetch OFF from 0 to 24 MHz– 1 wait state and Prefetch ON above 24 MHz\n• When the peripherals are enabled, f\nPCLK  = fHCLK\n• PLL is used for frequencies greater than 8 MHz\n• AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and \n500 kHz respectivelyTable 27. Typical and maximum consumption in Stop and Standby modes \nSymbol Parameter ConditionsTyp @VDD \n(VDD = VDDA)Max(1)\nUnit\n3.6 V TA = 85 °C\nIDDSupply current in \nStop modeRegulator in run mode, all oscillators OFF 19 48\nµARegulator in low-power mode, all oscillators OFF 5 32\nSupply current in \nStandby modeLSI ON and IWDG ON 2 -\nIDDASupply current in \nStop mode\nVDDA monitoring ONRegulator in run or low-\npower mode, all oscillators OFF 2.9 3.5\nSupply current in \nStandby modeLSI ON and IWDG ON 3.3 -\nLSI OFF and IWDG OFF 2.8 3.5\nSupply current in \nStop mode\nV\nDDA monitoring OFFRegulator in run or low-\npower mode, all oscillators OFF 1.7 -\nSupply current in \nStandby modeLSI ON and IWDG ON 2.3 -\nLSI OFF and IWDG OFF 1.4 -\n1. Data based on characterization results, not tested in production unless otherwise specified.\nElectrical characteristics STM32F030x4/x6/x8/xC\n50/93 DS9773 Rev 5           \nI/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumption\nAll the I/Os used as inputs with pull-up generate current consumption when the pin is \nexternally held low. The value of this curren t consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table  46: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs if an intermediate \nvoltage level is externally app lied. This current consumption is  caused by the input Schmitt \ntrigger circuits used to discriminate the inpu t value. Unless this specific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably th e case of ADC input pins which should be \nconfigured as analog inputs.\nCaution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumption\nIn addition to the internal peripheral curren t consumption measured previously, the I/Os \nused by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply  voltage to supply the I/O pin circuitry and to \ncharge/discharge the capacitive load (internal or external) connected to the pin:Table 28. Typical current consumption in Run mode, code with data processing\n running from Flash \nSymbol Parameter Conditions fHCLKTyp\nUnitPeripherals \nenabled Peripherals \ndisabled\nIDDSupply current in Run \nmode from VDD \nsupplyRunning from \nHSE crystal clock 8 MHz, \ncode executing \nfrom Flash  48 MHz 23.3 11.5\nmA\n 8 MHz 4.5 3.0\nI\nDDASupply current in Run \nmode from VDDA \nsupply 48 MHz 158 158\nµA\n 8 MHz 2.43 2.43\nISW VDDIOx fSW C× × =\nDS9773 Rev 5 51/93STM32F030x4/x6/x8/xC Electrical characteristics\n75where\nISW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDDIOx  is the I/O supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT + CEXT + CS \nCS is the PCB board capacita nce including the pad pin. \nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.\n          \n6.3.6 Wakeup time from low-power mode\nThe wakeup times given in Table  30 are the latency between the event and the execution of \nthe first user instruction. The device goes in low-power mode after the WFE (Wait For Event) instruction, in the case of a WFI (Wai t For Interruption) inst ruction, 16 CPU cycles \nmust be added to the following timings due to the interrupt latency in the Cortex M0 architecture.\nThe SYSCLK clock source setti ng is kept unchanged afte r wakeup from Sleep mode. \nDuring wakeup from Stop or Standby mode, SYSCLK takes the default setting: HSI 8 MHz.\nThe wakeup source from Sleep and Stop mode is an EXTI line configured in event mode. \nThe wakeup source from Standby mode is the WKUP1 pin (PA0).\nAll timings are derived from tests performed under the ambient temperature and supply voltage conditions summarized in \nTable  21: General operating conditions .Table 29. Switching output I/O current consumption \nSymbol Parameter Conditions(1)\n1. CS = 7 pF (estimated value).I/O toggling \nfrequency (fSW)Typ Unit\nISWI/O current \nconsumptionVDDIOx  = 3.3 V\nCEXT = 0 pF\nC = CINT + CEXT+ CS4 MHz 0.18\nmA8 MHz 0.37\n16 MHz 0.76\n24 MHz 1.39\n48 MHz 2.188\nVDDIOx  = 3.3 V\nCEXT = 22 pF\nC = CINT + CEXT+ CS4 MHz 0.49\n8 MHz 0.94\n16 MHz 2.3824 MHz 3.99\nV\nDDIOx  = 3.3 V\nCEXT = 47 pF\nC = CINT + CEXT+ CS\nC = Cint4 MHz 0.81\n8 MHz 1.7\n16 MHz 3.67\nElectrical characteristics STM32F030x4/x6/x8/xC\n52/93 DS9773 Rev 5          \n6.3.7 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscilla tor is switched off and the in put pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  15: High-speed external clock \nsource AC timing diagram .\n          \nFigure 15. High-speed external clock source AC timing diagramTable 30. Low-power mode wakeup timings\n Symbol Parameter  Conditions  Typ @V DD = \nVDDAMax Unit\n = 3.3 V\ntWUSTOP Wakeup from Stop mode Regulator in run mode 2.8 5\nµstWUSTANDBY Wakeup from Standby mode - 51 -\ntWUSLEEP Wakeup from Sleep mode -4 SYSCLK \ncycles-\nTable 31. High-speed external user clock characteristics\nSymbol Parameter(1)\n1. Guaranteed by design, not tested in production.Min Typ Max Unit\nfHSE_ext User external clock source frequency 1 8 32 MHz\nVHSEH OSC_IN input pin high  level voltage 0.7 VDDIOx -VDDIOxV\nVHSEL OSC_IN input pin low level voltage VSS - 0.3 VDDIOx\ntw(HSEH)\ntw(HSEL)OSC_IN high or low time 15 - -\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time - - 20\nMS19214V2VHSEH\ntf(HSE)90%\n10%\nTHSEttr(HSE)VHSELtw(HSEH)\ntw(HSEL)\nDS9773 Rev 5 53/93STM32F030x4/x6/x8/xC Electrical characteristics\n75Low-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switched  off and the input pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section  6.3.14 . However, \nthe recommended clock inpu t waveform is shown in Figure  16.\n          \nFigure 16. Low-speed external cl ock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 32 MHz crystal/ceramic \nresonator oscillator. All the information given in this pa ragraph are base d on design \nsimulation results obtained  with typical external components specified in Table  33. In the \napplication, the resonator and the load capacito rs have to be placed as  close as possible to \nthe oscillator pins in order to minimize outpu t distortion and startup stabilization time. Refer \nto the crystal resonator manufa cturer for more details on the resonator characteristics \n(frequency, package, accuracy).\n          Table 32. Low-speed external user clock characteristics\nSymbol Parameter(1)\n1. Guaranteed by design, not tested in production.Min Typ Max Unit\nfLSE_ext User external clock source frequency - 32.768 1000 kHz\nVLSEH OSC32_IN input pin high level voltage 0.7 VDDIOx -VDDIOxV\nVLSEL OSC32_IN input pin low level voltage VSS - 0.3 VDDIOx\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time 450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time - - 50\nTable 33. HSE oscilla tor characteristics\nSymbol Parameter Conditions(1)Min(2)Typ Max(2)Unit\nfOSC_IN Oscillator frequency - 4 8 32 MHz\nRF Feedback resistor - - 200 - k Ω MS19215V2VLSEH\ntf(LSE)90%\n10%\nTLSEttr(LSE)VLSELtw(LSEH)\ntw(LSEL)\nElectrical characteristics STM32F030x4/x6/x8/xC\n54/93 DS9773 Rev 5For CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 20  pF range (Typ.), designed for high-frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure  17). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10  pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2.\nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 17. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator \noscillator. All the info rmation given in this paragraph ar e based on design simulation results IDD HSE current consumptionDuring startup(3)-- 8 . 5\nmAVDD = 3.3 V, \nRm = 45 Ω, \nCL = 10 pF@8 MHz-0 . 5-\nVDD = 3.3 V, \nRm = 30 Ω, \nCL = 20 pF@32 MHz-1 . 5-\ngm Oscillator transconductance Startup 10 - - mA/V\ntSU(HSE)(4)Startup time  VDD is stabilized - 2 - ms\n1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.\n2. Guaranteed by design, not tested in production.\n3. This consumption level occurs  during the first 2/3 of the tSU(HSE) startup time \n4. tSU(HSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal res onator and it can vary significantly \nwith the crystal manufacturerTable 33. HSE oscilla tor characteristics\nSymbol Parameter Conditions(1)Min(2)Typ Max(2)Unit\nMS19876V1(1)OSC_IN\nOSC_OUTRFBias \ncontrolled \ngainfHSE\nREXT8 MHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nDS9773 Rev 5 55/93STM32F030x4/x6/x8/xC Electrical characteristics\n75obtained with typical external components specified in Table  34. In the application, the \nresonator and the load capacitors  have to be placed as close as possible to the oscillator \npins in order to minimize output distortion a nd startup stabilization time . Refer to the crystal \nresonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).\n          \nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 18. Typical application with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.Table 34. LSE oscillator characteristics (fLSE = 32.768 kHz)   \nSymbol Parameter Conditions(1)\n1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator \ndesign guide for ST microcontrollers”.Min(2)Typ Max(2)\n2. Guaranteed by design, not tested in production.Unit\nIDDLSE current \nconsumptionlow drive capability - 0.5 0.9\nµAmedium-low drive capability - - 1\nmedium-high drive capability - - 1.3\nhigh drive capability - - 1.6\ngmOscillator \ntransconductancelow drive capability 5 - -\nµA/Vmedium-low drive capability 8 - -\nmedium-high drive capability 15 - -\nhigh drive capability 25 - -\ntSU(LSE)(3)\n3.  tSU(LSE)  is the startup time measured from the mom ent it is enabled (by software) to a stabilized \n32.768 kHz oscillation is reached. Th is value is measured for a standard cr ystal and it can vary significantly \nwith the crystal manufacturerStartup time  VDDIOx is stabilized - 2 - s\nMS30253V2OSC32_IN\nOSC32_OUTDrive \nprogrammable \namplifierfLSE\n32.768 kHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nElectrical characteristics STM32F030x4/x6/x8/xC\n56/93 DS9773 Rev 56.3.8 Internal clock source characteristics\nThe parameters given in Table  35 are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table  21: General operating \nconditions . The provided curves are characterization results, not tested in production.\nHigh-speed internal (HSI) RC oscillator\n          \nHigh-speed internal 14 MHz (HSI14) RC oscillator (dedicated to ADC)\n          \nLow-speed internal (LSI) RC oscillator\n          Table 35. HSI oscillator characteristics(1)\n1. VDDA = 3.3 V, TA = -40 to 85°C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - - 8 - MHz \nTRIM HSI user trimming step - - - 1(2)\n2. Guaranteed by design, not tested in production.%\nDuCyHSI Duty cycle - 45(2)-5 5(2)%\nACCHSIAccuracy of the HSI oscillator \n(factory calibrated)TA = -40 to 85°C - ±5 - %\nTA = 25°C - ±1(3)\n3. With user calibration.-%\ntSU(HSI) HSI oscillator startup time - 1(2)-2(2)µs\nIDDA(HSI)HSI oscillator power \nconsumption-- 8 0 - µ A\nTable 36. HSI14 oscillator characteristics(1)\n1. VDDA = 3.3 V, TA = -40 to 85 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI14 Frequency - - 14 - MHz \nTRIM HSI14 user-trimming step - - - 1(2)\n2. Guaranteed by design, not tested in production.%\nDuCy(HSI14) Duty cycle - 45(2)-5 5(2)% \nACCHSI14Accuracy of the HSI14 \noscillator (factory calibrated)TA = –40 to 85 °C - ±5 - %\ntsu(HSI14) HSI14 oscillator startup time - 1(2)-2(2)µs\nIDDA(HSI14)HSI14 oscillator power \nconsumption- - 100 - µA\nTable 37. LSI oscillator characteristics(1)\nSymbol Parameter Min Typ Max Unit\nfLSI Frequency 30 40 50 kHz \nDS9773 Rev 5 57/93STM32F030x4/x6/x8/xC Electrical characteristics\n756.3.9 PLL characteristics\nThe parameters given in Table  38 are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table  21: General operating \nconditions .\n          \n6.3.10 Memory characteristics\nFlash memory\nThe characteristics are given at TA = -40 to 85  °C unless otherwise specified.\n          tsu(LSI)(2)LSI oscillator startup time - - 85 µs\nIDDA(LSI)(2)LSI oscillator power consumption - 0.75 - µA\n1. VDDA = 3.3 V, TA = -40 to 85 °C unless otherwise specified.\n2. Guaranteed by design, not tested in production.Table 37. LSI oscillator characteristics(1)\nSymbol Parameter Min Typ Max Unit\nTable 38. PLL characteristics \nSymbol ParameterValue\nUnit\nMin Typ Max\nfPLL_INPLL input clock(1)\n1. Take care to use the appropriate multiplier factors to obtain PLL input clock values compatible with the \nrange defined by fPLL_OUT .1(2)8.0 24(2)MHz\nPLL input clock duty cycle 40(2)-6 0(2)%\nfPLL_OUT PLL multiplier output clock 16(2)-4 8 M H z\ntLOCK PLL lock time - - 200(2)\n2. Guaranteed by design, not tested in production.µs\nJitterPLL Cycle-to-cycle jitter - - 300(2)ps\nTable 39. Flash memory characteristics\nSymbol Parameter  Conditions Min Typ Max(1)\n1. Guaranteed by design, not tested in production.Unit\ntprog 16-bit programming time TA = -40 to +85 °C - 53.5 - µs\ntERASE Page erase time(2) \n2. Page size is 1KB for STM32F030x4/6/ 8 devices and 2KB for STM32F030xC devicesTA = -40 to +85 °C - 30 - ms\ntME Mass erase time TA = -40 to +85 °C - 30 - ms\nIDD Supply current Write mode - - 10 mA\nErase mode - - 12 mA\nVprog Programming voltage - 2.4 - 3.6 V\nElectrical characteristics STM32F030x4/x6/x8/xC\n58/93 DS9773 Rev 5          \n6.3.11 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. \nThe test results are given in Table  41. They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU so ftware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the us er applies EMC software optimization and \nprequalification tests in re lation with the EMC level requ ested for his application.\nSoftware recommendationsTable 40. Flash memory endurance and data retention\nSymbol Parameter  Conditions Min(1)\n1. Data based on characterization results, not tested in production.Unit\nNEND Endurance TA = -40 to +85 °C 1 kcycle\ntRET Data retention 1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.20 Years\nTable 41. EMS characteristics \nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD = 3.3V, LQFP48, TA = +25 °C,  \nfHCLK = 48 MHz,  \nconforming to IEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3V, LQFP48, TA = +25°C,  \nfHCLK = 48 MHz,  \nconforming to IEC 61000-4-44B\nDS9773 Rev 5 59/93STM32F030x4/x6/x8/xC Electrical characteristics\n75The software flowchart must include the management of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)\nPrequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC\n 61967-2 standard which specifies the test board and the pin loading.\n          \n6.3.12 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the JESD22-A114/C101 standard.Table 42. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. [fHSE/fHCLK ]\nUnit\n8/48 MHz\nSEMI Peak levelVDD = 3.6 V, TA = 25 °C,  \nLQFP100 package  \ncompliant with  \nIEC 61967-20.1 to 30 MHz -3\ndBµV 30 to 130 MHz 23\n130 MHz to 1 GHz 17\nEMI Level 4 -\nElectrical characteristics STM32F030x4/x6/x8/xC\n60/93 DS9773 Rev 5           \nStatic latch-up\nTwo complementary static tests are required  on six parts to assess the latch-up \nperformance:\n• A supply overvoltage is applied to each power supply pin.\n• A current injection is applied to each input, output and configurable I/O pin.\nThese tests are compliant with EI A/JESD 78A IC latch-up standard.\n          \n6.3.13 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDDIOx  (for standard, 3.3 V-capable I/O pi ns) should be avoided during normal \nproduct operation. However, in order to gi ve an indication of the robustness of the \nmicrocontroller in cases when abnormal injection a ccidentally happens, susceptibility tests \nare performed on a sample basis during device characterization.\nFunctional susceptibility to I/O current injection\nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5\n µA/+0  µA range) or other functional failure (for example reset occurrence or \noscillator freque ncy deviation).\nThe characterization results are given in Table  45.\nNegative induced leakage current is caused by negative injection and positive induced \nleakage current is caused by positive injection.Table 43. ESD absolute maximum ratings\nSymbol Ratings Conditions Packages ClassMaximum \nvalue(1) Unit\nVESD(HBM)Electrostatic discharge voltage \n(human body model)TA = +25 °C, conforming \nto JESD22-A114All 2 2000 V\nVESD(CDM)Electrostatic discharge voltage \n(charge device model)TA = +25 °C, conforming \nto ANSI/ESD STM5.3.1AllC4(2)\nC3(3)500(2)\n250(3)V\n1. Data based on characterization results, not tested in production.\n2. Applicable to STM32F030xC\n3. Applicable to STM32F030x4, STM32F030x6, and STM32F030x8\nTable 44. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78A II level A\nDS9773 Rev 5 61/93STM32F030x4/x6/x8/xC Electrical characteristics\n75          \n6.3.14 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table  46 are derived from tests \nperformed under the conditions summarized in Table  21: General operating conditions . All \nI/Os are designed as CMOS- and TTL-compliant (except BOOT0).\n          Table 45. I/O current injection susceptibility \nSymbol DescriptionFunctional \nsusceptibility\nUnit\nNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 and PF1 pins -0 NA \nmAInjected current on PA9, PB3, PB13, PF11 pins with induced \nleakage current on adjacent pins less than 50 µ A-5 NA\nInjected current on PA11 and PA12 pins with induced \nleakage current on adjacent pins less than -1 mA-5 NA\nInjected current on all other FT and FTf pins -5 NA\nInjected current on PB0 and PB1 pins -5 NAInjected current on PC0 pin -0 +5\nInjected current on all other TTa, TC and RST pins -5 +5\nTable 46. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVILLow level input \nvoltageTC and TTa I/O - - 0.3 VDDIOx +0.07(1)\nVFT and FTf I/O - - 0.475 VDDIOx –0.2(1)\nBOOT0 - - 0.3 VDDIOx –0.3(1)\nAll I/Os except \nBOOT0 pin-- 0 . 3  VDDIOx\nVIHHigh level input \nvoltageTC and TTa I/O 0.445 VDDIOx +0.398(1)--\nVFT and FTf I/O 0.5 VDDIOx +0.2(1)--\nBOOT0 0.2 VDDIOx +0.95(1)--\nAll I/Os except \nBOOT0 pin0.7 VDDIOx --\nVhysSchmitt trigger \nhysteresisTC and TTa I/O - 200(1)-\nmV FT and FTf I/O - 100(1)-\nBOOT0 - 300(1)-\nElectrical characteristics STM32F030x4/x6/x8/xC\n62/93 DS9773 Rev 5All I/Os are CMOS- and TTL-compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in  \nFigure  19 for standard I/Os, and in Figure  20 for \n5 V tolerant I/Os. The following curves are design simulation results, not tested in \nproduction.IlkgInput leakage \ncurrent(2)TC, FT and FTf I/O  \nTTa in digital mode  \nVSS  ≤  VIN  ≤  VDDIOx-- ± 0.1\nµATTa in digital mode  \nVDDIOx  ≤  VIN  ≤  VDDA-- 1\nTTa in analog mode  \nVSS  ≤  VIN  ≤  VDDA-- ± 0.2\nFT and FTf I/O (3) \nVDDIOx  ≤  VIN  ≤  5 V-- 1 0\nRPUWeak pull-up \nequivalent resistor \n(4)VIN = VSS 25 40 55 k Ω\nRPDWeak pull-down \nequivalent \nresistor(4)VIN = VDDIOx 25 40 55 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1. Data based on design simulation only. Not tested in production.\n2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 45: \nI/O current injection susceptibility .\n3. To sustain a voltage higher than VDDIOx  + 0.3 V, the internal pull-up/pull -down resistors must be disabled.\n4. Pull-up and pull-down resistor s are designed with a true resistance in seri es with a switchable PMOS/NMOS. This \nPMOS/NMOS contribution to the series  resistance is minimal (~10% order).Table 46. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS9773 Rev 5 63/93STM32F030x4/x6/x8/xC Electrical characteristics\n75Figure 19. TC and TTa I/O  input characteristics\nFigure 20. Five volt tolerant (FT and FTf) I/O input characteristicsMSv32130V41.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.600.511.522.53\nTESTED RANGE\nTESTED RANGEVIHmin = 0.7 VDDIOx          (CMOS standard requirement)\nVILmax = 0.3 VDDIOx          (CMOS standard requirement)UNDEFINED INPUT RANGE\nVIHmin = 0.445 VDDIOx + 0.398\nVILmax = 0.3 VDDIOx + 0.07VIN (V)\nVDDIOx (V)TTL standard requirement\nTTL standard requirement\nMSv32131V41.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.600.511.522.53\nTESTED RANGE\nTESTED RANGEVIHmin = 0.7 VDDIOx          (CMOS standard requirement)\nVILmax = 0.3 VDDIOx          (CMOS standard requirement)UNDEFINED INPUT RANGE\nVIHmin = 0.5 VDDIOx + 0.2\nVILmax = 0.475 VDDIOx - 0.2VIN (V)\nVDDIOx (V)TTL standard requirement\nTTL standard requirement\nElectrical characteristics STM32F030x4/x6/x8/xC\n64/93 DS9773 Rev 5Output driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to +/-8  mA, and sink or \nsource up to +/- 20  mA (with a relaxed VOL/VOH).\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section  6.2:\n• The sum of the currents sourced by all the I/Os on VDDIOx, plus the maximum \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nΣIVDD (see Table 18: Voltage characteristics ). \n• The sum of the currents sunk by all the I/Os on VSS, plus the maximum consumption of \nthe MCU sunk on VSS, cannot exceed the absolute maximum rating ΣIVSS (see \nTable 18: Voltage characteristics ). \nOutput voltage levels\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in \nTable  21: General operating conditions . All I/Os are CMOS- and TTL-compliant (FT, TTa or \nTC unless otherwise specified).\n          \nInput/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure  21 and \nTable  48, respectively.\nUnless otherwise specified, th e parameters given are derived from tests performed under \nthe ambient temperature and supply voltage conditions summarized in Table  21: General \noperating conditions .Table 47. Output voltage characteristics(1) \nSymbol Parameter Conditions Min Max Unit\nVOL Output low level voltage for an I/O pin|IIO| = 8 mA\nVDDIOx  ≥ 2.7 V-0 . 4\nV\nVOH Output high level voltage for an I/O pin VDDIOx –0.4 -\nVOL(2)Output low level voltage for an I/O pin|IIO| = 20 mA\nVDDIOx  ≥ 2.7 V-1 . 3\nV\nVOH(2)Output high level voltage for an I/O pin VDDIOx –1.3 -\nVOL(2)Output low level voltage for an I/O pin\n|IIO| = 6 mA-0 . 4\nV\nVOH(2)Output high level voltage for an I/O pin VDDIOx –0.4 -\nVOLFm+(2)Output low level voltage for an FTf I/O pin in \nFm+ mode|IIO| = 20 mA\nVDDIOx  ≥ 2.7 V-0 . 4 V\n|IIO| = 10 mA - 0.4 V\n1. The IIO current sourced or sunk by the device must alwa ys respect the absolute maxi mum rating specified in Table 18: \nVoltage characteristics , and the sum of the currents sourced or sunk by all the I/O s (I/O ports and control pins) must always \nrespect the absolute maximum ratings ΣIIO.\n2. Data based on characterization results. Not tested in production.\nDS9773 Rev 5 65/93STM32F030x4/x6/x8/xC Electrical characteristics\n75          Table 48. I/O AC characteristics(1)(2) \nOSPEEDRy\n[1:0] value(1) Symbol Parameter Conditions Min Max Unit\nx0fmax(IO)out Maximum frequency(3)\nCL = 50 pF, VDDIOx ≥ 2.4 V-2 M H z\ntf(IO)out Output fall time - 125\nns\ntr(IO)out Output rise time - 125\n01fmax(IO)out Maximum frequency(3)\nCL = 50 pF, VDDIOx ≥ 2.4 V-1 0 M H z\ntf(IO)out Output fall time - 25\nns\ntr(IO)out Output rise time - 25\n11fmax(IO)out Maximum frequency(3)CL = 30 pF, VDDIOx ≥ 2.7 V - 50\nMHz CL = 50 pF, VDDIOx  ≥ 2.7 V - 30\nCL = 50 pF, 2.4 V ≤ VDDIOx < 2.7 V - 20\ntf(IO)out Output fall timeCL = 30 pF, VDDIOx ≥ 2.7 V - 5\nnsCL = 50 pF, VDDIOx ≥ 2.7 V - 8\nCL = 50 pF, 2.4 V ≤ VDDIOx < 2.7 V - 12\ntr(IO)out Output rise timeCL = 30 pF, VDDIOx ≥ 2.7 V - 5\nCL = 50 pF, VDDIOx ≥ 2.7 V - 8\nCL = 50 pF, 2.4 V ≤ VDDIOx < 2.7 V - 12\nFm+ \nconfiguration\n(4)fmax(IO)out Maximum frequency(3)\nCL = 50 pF, VDDIOx ≥ 2.4 V-2 M H z\ntf(IO)out Output fall time - 12\nns\ntr(IO)out Output rise time - 34\n-tEXTIpwPulse width of external \nsignals detected by the \nEXTI controller-1 0 - n s\n1. The I/O speed is configured using the OSPEEDRx[1:0] bits . Refer to the STM32F0xxxx RM0360 reference manual for a \ndescription of GPIO Port configuration register.\n2. Guaranteed by design, not tested in production.\n3. The maximum frequency is defined in Figure 21 .\n4. When Fm+ configuration is set, the I/O  speed control is bypassed. Refer to  the STM32F0xxxx reference manual RM0360 \nfor a detailed description of Fm+ I/O configuration.\nElectrical characteristics STM32F030x4/x6/x8/xC\n66/93 DS9773 Rev 5Figure 21. I/O AC characteristics definition \n6.3.15 NRST pin characteristics\nThe NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-\nup resistor, RPU.\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in \nTable  21: General operating conditions .\n          MS32132V3T10%50%90% 10%\n50%\n90%\nMaximum frequency is achieved if (t  + t  ) ≤ \nwhen loaded by C  (see the table I/O AC characteristics definition )rfr(IO)outtf(IO)outt\nL2\n3T and if the duty cycle is (45-55%)\nTable 49. NRST pin characteristics  \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST) NRST input low level voltage - - - 0.3 VDD+0.07(1)\nV\nVIH(NRST) NRST input high level voltage - 0.445 VDD+0.398(1)--\nVhys(NRST)NRST Schmitt trigger voltage \nhysteresis -- 2 0 0 - m V\nRPUWeak pull-up equivalent \nresistor(2) VIN = VSS 25 40 55 k Ω\nVF(NRST) NRST input filtered pulse - - - 100(1)ns\nVNF(NRST) NRST input not filtered pulse2.7 < VDD < 3.6 300(3)--\nns\n2.4 < VDD < 3.6 500(3)--\n1. Data based on design simulation only. Not tested in production.\n2. The pull-up is designed with a true re sistance in series with a switchable PMOS . This PMOS contribution to the series \nresistance is minimal (~10% order).\n3. Data based on design simulation only. Not tested in production.\nDS9773 Rev 5 67/93STM32F030x4/x6/x8/xC Electrical characteristics\n75Figure 22. Recommended NRST pin protection \n1. The external capacitor protects the device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 49: NRST pin characteristics . Otherwise the reset will not be taken into account by the device.\n6.3.16 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table  50 are preliminary values derived \nfrom tests performed under ambient temperature, fPCLK frequency and VDDA supply voltage \nconditions su mmarized in Table  21: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n          MS19878V4RPUVDD\nInternal resetExternal\nreset circuit(1)\nNRST(2)\nFilter\n0.1 μF(3)\nTable 50. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDAAnalog supply voltage for \nADC ON- 2.4 - 3.6 V\nIDDA (ADC)Current consumption of \nthe ADC(1) VDD = VDDA = 3.3 V - 0.9 - mA\nfADC ADC clock frequency - 0.6 - 14 MHz\nfS(2)Sampling rate - 0.05 - 1 MHz\nfTRIG(2) External trigger \nfrequencyfADC = 14 MHz - - 823 kHz\n-- - 1 7 1 / fADC\nVAIN Conversion voltage range - 0 - VDDA V\nRAIN(2)External input impedanceSee Equation 1  and \nTable 51  for details-- 5 0 k Ω\nRADC(2) Sampling switch \nresistance-- - 1 k Ω\nCADC(2) Internal sample and hold \ncapacitor-- - 8 p F\nElectrical characteristics STM32F030x4/x6/x8/xC\n68/93 DS9773 Rev 5Equation 1: RAIN max formula\nThe formula above ( Equation 1 ) is used to dete rmine the maximum external impedance \nallowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).tCAL(2)(3)Calibration timefADC = 14 MHz 5.9 µs\n-8 3 1 / fADC\nWLATENCY(2)(4) ADC_DR register write \nlatencyADC clock = HSI141.5 ADC \ncycles + 2 \nfPCLK  cycles-1.5 ADC \ncycles + 3 \nfPCLK  cycles-\nADC clock = PCLK/2 - 4.5 -fPCLK\ncycle\nADC clock = PCLK/4 - 8.5 -fPCLK\ncycle\ntlatr(2) Trigger conversion \nlatencyfADC = fPCLK /2 = \n14 MHz0.196 µs\nfADC = fPCLK /2 5.5 1/fPCLK\nfADC = fPCLK /4 = \n12 MHz0.219 µs\nfADC = fPCLK /4 10.5 1/fPCLK\nfADC = fHSI14 = 14 MHz 0.188 - 0.259 µs\nJitterADCADC jitter on trigger \nconversionfADC = fHSI14 -1- 1 / fHSI14 \ntS(2)Sampling timefADC = 14 MHz 0.107 - 17.1 µs\n- 1.5 - 239.5 1/fADC\ntSTAB(2)Stabilization time - 14 1/fADC\ntCONV(2) Total conversion time \n(including sampling time)fADC = 14 MHz,\n12-bit resolution1 - 18 µs\n12-bit resolution14 to 252 (tS for sampling +12.5 for \nsuccessive approximation)1/fADC\n1. During conversion of the sampled value (12.5 x A DC clock period), an additional consumption of 100 µA on IDDA and 60 µA \non IDD should be taken into account.\n2. Guaranteed by design, not tested in production.\n3. Specified value includes only A DC timing. It does not include the latency of the register access.\n4. This parameter specify latency for transfe r of the conversion result to the ADC_DR register. EOC flag is set at this time.Table 50. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nRAINTS\nfADC CADC 2N2+()ln× ×------------------------------------------------------------- -RADC– <\nDS9773 Rev 5 69/93STM32F030x4/x6/x8/xC Electrical characteristics\n75          \n          Table 51. RAIN max for fADC = 14 MHz \nTs (cycles) tS (µs) RAIN max (k Ω)(1)\n1.5 0.11 0.4\n7.5 0.54 5.9\n13.5 0.96 11.4\n2 8 . 52 . 0 42 5 . 2\n4 1 . 52 . 9 63 7 . 255.5 3.96 50\n71.5 5.11 NA\n239.5 17.1 NA\n1. Guaranteed by design, not tested in production.\nTable 52. ADC accuracy(1)(2)(3)\nSymbol Parameter Test conditions Typ Max(4)Unit\nET Total unadjusted error\nfPCLK  = 48 MHz,  \nfADC = 14 MHz, RAIN < 10 k Ω\nVDDA = 2.7 V to 3.6 V\nTA = −40 to 85 °C±3.3 ±4\nLSBEO Offset error ±1.9 ±2.8\nEG Gain error ±2.8 ±3\nED Differential linearity error ±0.7 ±1.3\nEL Integral linearity error ±1.2 ±1.7\n1. ADC DC accuracy values are measured after internal calibration.\n2. ADC Accuracy vs. Negative Injection Current: Injecting n egative current on any of the standard (non-robust) analog input \npins should be avoided as this signific antly reduces the accuracy of the conversion being performed on another analog \ninput. It is recommended to add a Schottky diode (pin to gr ound) to standard analog pins which may potentially inject \nnegative current.  \nAny positive injection current with in the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.14  does not affect the ADC \naccuracy.\n3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.\n4. Data based on characterization results, not tested in production.\nElectrical characteristics STM32F030x4/x6/x8/xC\n70/93 DS9773 Rev 5Figure 23. ADC accuracy characteristics\nFigure 24. Typical connection diagram using the ADC\n1. Refer to Table 50: ADC characteristics  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7  pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure  13: Power supply \nscheme . The 10  nF capacitor should be ceramic (good quality) and it should be placed as \nclose as possible to the chip.ET = total unajusted error : maximum deviation \n    between the actual and ideal transfer curves.\nEO = offset error : maximum deviation \n    between the first actual transition and \n    the first ideal one.E\nG = gain error : deviation between the last \n     ideal transition and the last actual one.\nED = differential linearity error : maximum \n    deviation between actual steps and the ideal ones.\nEL = integral linearity error : maximum deviation \n    between any actual transition and the end point \n    correlation line.(1) Example of an actual transfer curve\n(2) The ideal transfer curve\n(3) End point correlation line4095\n4094\n4093\n7\n6\n5\n4\n3\n2\n1\n023 4 56 1 7 4093 4094 4095 4096 VDDAVSSA\nEOET\nELEG\nED\n1 LSB IDEAL(1)(3)(2)\nMS19880V2\nMS33900V1VDDA\nAINx\nIL±1 μA\nVTRAIN(1)\nCparasiticVAINVT\nRADC12-bit\nconverter\nCADCSample and hold ADC\nconverter\nDS9773 Rev 5 71/93STM32F030x4/x6/x8/xC Electrical characteristics\n756.3.17 Temperature sensor characteristics\n          \n6.3.18 Timer characteristics\nThe parameters given in the following tables are guaranteed by design.\nRefer to Section  6.3.14: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, in put capture, external  clock, PWM output).\n          Table 53. TS characteristics\nSymbol Parameter Min Typ Max Unit\nTL(1)VSENSE  linearity with temperature - ± 1 ± 2° C\nAvg_Slope(1)Average slope 4.0 4.3 4.6 mV/°C\nV30 Voltage at 30 °C ( ± 5 °C)(2)1.34 1.43 1.52 V\ntSTART(1)ADC_IN16 buffer startup time - - 10 µs\ntS_temp(1) ADC sampling time when reading the \ntemperature4-- µ s\n1. Guaranteed by design, not tested in production.\n2. Measured at VDDA = 3.3 V ± 10 mV. The V30 ADC conversion result is stored in the TS_CAL1 byte . Refer to Table 3: \nTemperature sensor calibration values .\nTable 54. TIMx characteristics \nSymbol Parameter Conditions Min Typ Max Unit\ntres(TIM) Timer resolution-- 1 - tTIMxCLK\n fTIMxCLK  = 48 MHz - 20.8 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4-- f\nTIMxCLK /2 -M H z\nfTIMxCLK  = 48 MHz - 24 - MHz\ntMAX_COUNT16-bit timer maximum \nperiod-- 216 - tTIMxCLK\n fTIMxCLK  = 48 MHz - 1365 - µs\n32-bit timer maximum \nperiod-- 232 - tTIMxCLK\n fTIMxCLK  = 48 MHz - 89.48 - s\nElectrical characteristics STM32F030x4/x6/x8/xC\n72/93 DS9773 Rev 5          \n          \n6.3.19 Communication interfaces\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm): with a bit rate up to 100 kbit/s \n• Fast-mode (Fm): with a bit rate up to 400 kbit/s \n• Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s. \nThe I2C timings requirements are guaranteed by design when the I2C peripheral is properly \nconfigured (refer to Reference manual).\nThe SDA and SCL I/O requirements are met with the following restrictions: the SDA and \nSCL I/O pins are not “true” open-drain. Wh en configured as open-drain, the PMOS \nconnected between the I/O pin and VDDIOx  is disabled, but is still present. Only FTf I/O pins \nsupport Fm+ low level output current maximum requirement. Refer to Section  6.3.14: I/O \nport characteristics  for the I2C I/Os  characteristics.\nAll I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog \nfilter characteristics: Table 55. IWDG min/max timeout period at 40 kHz (LSI)(1) \n1. These timings are given for a 40 kH z clock but the microcontroller inte rnal RC frequency can vary from 30 \nto 60 kHz. Moreover, given an ex act RC oscillator frequency, the ex act timings still depend on the phasing \nof the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.Prescaler divider PR[2:0] bitsMin timeout RL[11:0]= \n0x000Max timeout RL[11:0]= \n0xFFFUnit\n/4 0 0.1 409.6\nms/8 1 0.2 819.2\n/16 2 0.4 1638.4\n/32 3 0.8 3276.8/64 4 1.6 6553.6\n/128 5 3.2 13107.2\n/256 6 or 7 6.4 26214.4\nTable 56. WWDG min/max timeout value at 48 MHz (PCLK) \nPrescaler WDGTB Min timeout value Max timeout value Unit\n1 0 0.0853 5.4613\nms2 1 0.1706 10.9226\n4 2 0.3413 21.8453\n8 3 0.6826 43.6906\nDS9773 Rev 5 73/93STM32F030x4/x6/x8/xC Electrical characteristics\n75          \nSPI characteristics\nUnless otherwise specified, the parameters given in Table  58 for SPI are derived from tests \nperformed under the ambient temperature, fPCLKx frequency and supply voltage conditions \nsummarized in Table  21: General operating conditions .\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics.\n          Table 57. I2C analog filter characteristics(1)\n1. Guaranteed by design, not tested in production.Symbol Parameter Min Max Unit\ntAFMaximum pulse width of spikes that \nare suppressed by the analog filter50(2)\n2. Spikes with widths below tAF(min) are filtered.260(3)\n3. Spikes with widths above tAF(max)  are not filteredns\nTable 58. SPI characteristics(1) \nSymbol Parameter Con ditions Min Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode - 18\nMHz\nSlave mode -  18\ntr(SCK)\ntf(SCK)SPI clock rise and fall \ntimeCapacitive load: C = 15 pF -  6 ns\ntsu(NSS) NSS setup time Slave mode 4Tpclk -\nnsth(NSS) NSS hold time Slave mode 2Tpclk + 10 -\ntw(SCKH)\ntw(SCKL)SCK high and low timeMaster mode, fPCLK  = 36 MHz, \npresc = 4 Tpclk/2 -2 Tpclk/2 + 1\ntsu(MI)\ntsu(SI)Data input setup timeMaster mode 4 -\nSlave mode 5 -\nth(MI)Data input hold timeMaster mode 4 -\nth(SI) Slave mode 5 -\nta(SO)(2)Data output access time Slave mode, fPCLK  = 20 MHz  0 3Tpclk\ntdis(SO)(3)Data output disable time Slave mode 0 18\ntv(SO) Data output valid time Slave mode (after enable edge) - 22.5\ntv(MO) Data output valid time Master mode (after enable edge) - 6\nth(SO)Data output hold timeSlave mode (after enable edge) 11.5 -\nth(MO) Master mode (after enable edge) 2 -\nDuCy(SCK)SPI slave input clock \nduty cycleSlave mode 25 75 %\n1. Data based on characterization re sults, not tested in production.\n2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.\n3. Min time is for the minimum time to invalidate the output and th e max time is for the maximum time to put the data in Hi-Z\nElectrical characteristics STM32F030x4/x6/x8/xC\n74/93 DS9773 Rev 5Figure 25. SPI timing diagram - slave mode and CPHA = 0\nFigure 26. SPI timing diagram - slave mode and CPHA = 1\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.SCK input\n(SI)\nMSB IN BIT1 IN LSB INBIT6 OUT MSB OUT LSB OUTNSS input\nMOSI\nINPUTMISO\nOUTPUT\n(SI)\nai14135bNSS input\ntSU(NSS) tc(SCK) th(NSS)SCK inputCPHA=1\nCPOL=0\nCPHA=1\nCPOL=1tw(SCKH)\ntw(SCKL)\nta(SO)tv(SO) th(SO)tr(SCK)\ntf(SCK)tdis(SO)\nMISO\nOUTPUT\nMOSI\nINPUTtsu(SI) th(SI)MSB OUT\nMSB INBIT6 OUT LSB OUT\nLSB IN BIT 1 IN\nDS9773 Rev 5 75/93STM32F030x4/x6/x8/xC Electrical characteristics\n75Figure 27. SPI timing diagram - master mode\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.\n          ai14136cSCK OutputCPHA=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nPackage information STM32F030x4/x6/x8/xC\n76/93 DS9773 Rev 57 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK\uf0e2 packages, depending on their level of  environmental compliance. ECOPACK\uf0e2 \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK\uf0e2 is an ST trademark.\n7.1 LQFP64 package information\nLQFP64 is 64-pin, 10 x 10  mm low-profile quad flat package.\nFigure 28. LQFP64 outline\n1. Drawing is not to scale.\n          Table 59. LQFP64 mechanical  data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.05715W_ME_V3A1A2ASEATING PLANE\nccc C\nbC\nc\nA1\nL\nL1K\nIDENTIFICATIONPIN 1D\nD1\nD3\ne1 16173233 48\n49\n64\nE3\nE1\nEGAUGE PLANE0.25 mm\nDS9773 Rev 5 77/93STM32F030x4/x6/x8/xC Package information\n89Figure 29. LQFP64 recommended footprint\n1. Dimensions are expr essed in millimeters.b 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -\nD3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -\nE3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 59. LQFP64 mechanical  data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n48\n32 49\n64 17\n1 161.20.333\n10.312.7\n10.30.5\n7.8\n12.7\nai14909c\nPackage information STM32F030x4/x6/x8/xC\n78/93 DS9773 Rev 5Device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 30. LQFP64 marking example (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST's Quality department must be contac ted prior to any decision to use these engineering \nsamples to run a qualification activity.MSv36475V1Product identification (1)\nPin 1 identifierRevision code\nDate codeSTM32F030\nRCT6\nY WWR\nDS9773 Rev 5 79/93STM32F030x4/x6/x8/xC Package information\n897.2 LQFP48 package information\nLQFP48 is a 48-pin, 7 x 7  mm low-profile quad flat package\nFigure 31. LQFP48 outline\n1. Drawing is not to scale.\n          Table 60. LQFP48 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - \nE 8.800 9.000 9.200 0.3465 0.3543 0.36225B_ME_V2PIN 1\nIDENTIFICATIONccc CC\nD30.25 mm\nGAUGE PLANE\nb\nA1A\nA2\nc\nA1\nL1LD\nD1\nE3\nE1\nE\ne12 1132425 36\n37\n48SEATING\nPLANE\nK\nPackage information STM32F030x4/x6/x8/xC\n80/93 DS9773 Rev 5Figure 32. LQFP48 recommended footprint\n1. Dimensions are expr essed in millimeters.E1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -L 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 60. LQFP48 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n9.70 5.807.30\n1224\n0.20\n7.30\n13736\n1.20\n5.80\n9.700.30251.200.50\nai14911d13 48\nDS9773 Rev 5 81/93STM32F030x4/x6/x8/xC Package information\n89Device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 33. LQFP48 marking example (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST's Quality department must be contac ted prior to any decision to use these engineering \nsamples to run a qualification activity.STM32F\nMSv36476V1030CCT6\nRYW WProduct identification(1)\nRevision codeDate code\nPin 1 identifier\nPackage information STM32F030x4/x6/x8/xC\n82/93 DS9773 Rev 57.3 LQFP32 package information\nLQFP32 is a 32-pin, 7 x 7  mm low-profile quad flat package\nFigure 34. LQFP32 outline\n1. Drawing is not to scale.\n          Table 61. LQFP32 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020  - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571D\nD1\nD3\nE3\nE1\nE\n1 891617 24\n25\n32\nA1\nL1LKA1A2A\ncbGAUGE PLANE0.25 mmSEATING\nPLANE\nC\nPIN 1\nIDENTIFICATIONccc C\n5V_ME_V2e\nDS9773 Rev 5 83/93STM32F030x4/x6/x8/xC Package information\n89Figure 35. LQFP32 recommended footprint\n1. Dimensions are expr essed in millimeters.b 0.300 0.370 0.450 0.0118 0.0146 0.0177\nc 0.090  - 0.200 0.0035  - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.600  -  - 0.2205  -\nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.600  -  - 0.2205  -\ne  - 0.800  -  - 0.0315  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.100 - - 0.0039\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 61. LQFP32 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n5V_FP_V21 891617 24\n25\n329.707.30\n7.30\n1.200.300.501.20\n6.10\n9.700.80\n6.10\nPackage information STM32F030x4/x6/x8/xC\n84/93 DS9773 Rev 5Device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 36. LQFP32 marking example (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST's Quality department must be contac ted prior to any decision to use these engineering \nsamples to run a qualification activity.STM32F\nMSv36477V1030K6T6\nRYW WProduct identification (1)\nRevision codeDate code\nPin 1 identification\nDS9773 Rev 5 85/93STM32F030x4/x6/x8/xC Package information\n897.4 TSSOP20 pac kage information\nTSSOP20 is a 20-lead thin shrink small outline, 6.5 x 4.4  mm, 0.65  mm pitch package.\nFigure 37. TSSO P20 outline\n1. Drawing is not to scale.\n          Table 62. TSSOP20 mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nc 0.090 - 0.200 0.0035 - 0.0079\nD 6.400 6.500 6.600 0.2520 0.2559 0.2598\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1 4.300 4.400 4.500 0.1693 0.1732 0.1772\ne - 0.650 - - 0.0256 -L 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -YA_ME_V3120\nCc\nLEE1D\nA2 Ak\ne b1011\nA1\nL1aaaSEATING\nPLANE\nCGAUGE PLANE0.25 mm\nPIN 1\nIDENTIFICATION\nPackage information STM32F030x4/x6/x8/xC\n86/93 DS9773 Rev 5          \nFigure 38. TSSOP20 footprint\n1. Dimensions are expr essed in millimeters.k 0° - 8° 0° - 8°\naaa - - 0.100 - - 0.0039\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 62. TSSOP20 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nYA_FP_V17.10 4.400.250.25\n6.25\n1.35\n0.400.651.35\n120 11\n10\nDS9773 Rev 5 87/93STM32F030x4/x6/x8/xC Package information\n89Device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 39. TSSOP20 marking example (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST's Quality department must be contac ted prior to any decision to use these engineering \nsamples to run a qualification activity.MSv36478V1Revision codeDate codeDevice identification (1)\nPin 1 identification32F030F4P6\nYW WR\nPackage information STM32F030x4/x6/x8/xC\n88/93 DS9773 Rev 57.5 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable  21: General operating conditions .\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ ((VDD - VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n          \n7.5.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (Still Air). Ava ilable from www.jedec.orgTable 63. Package thermal characteristics\nSymbol Parameter Value Unit\nΘJThermal resistance junction-ambient  \nLQFP64 - 10 mm x 10 mm44\n°C/WThermal resistance junction-ambient  \nLQFP48 - 7 mm x 7 mm55\nThermal resistance junction-ambient  \nLQFP32 - 7 mm x 7 mm56\nThermal resistance junction-ambient  \nTSSOP20 - 6.5 mm x 6.4 mm76\nDS9773 Rev 5 89/93STM32F030x4/x6/x8/xC Ordering information\n898 Ordering information\n          +\nFor a list of available options (memory, package, and so on) or for further information on any \naspect of this device, please contact your nearest ST sales office.Example : STM32 F 030 C 6 T 6 x\nDevice family\nSTM32 = Arm-based 32-bit microcontroller\nProduct type\nF = General-purpose\nSub-family\n030 = STM32F030xx\nPin count\nF = 20 pinsK = 32 pinsC = 48 pins\nR = 64 pins\nCode size\n4 = 16 Kbyte of Flash memory6 = 32 Kbyte of Flash memory\n8 = 64 Kbyte of Flash memory\nC = 256 Kbyte of Flash memory\nPackage\nP = TSSOP\nT = LQFP\nTemperature range\n6 = –40 to 85 °C\nOption\nxxx = programmed partsTR = tape and reel\nRevision history STM32F030x4/x6/x8/xC\n90/93 DS9773 Rev 59 Revision history\n          Table 64. Document revision history \nDate Revision Changes\n04-Jul-2013 1 Initial release.\n15-Jan-2015 2Extended the applicabilit y to STM32F030xC. \nUpdated:\n–Features  and Table  Device summary,\n– Section: Description,\n– Table: STM32F030x4/6/8/C family device features \nand peripheral counts,\n– Figure: Block diagram,\n– Section: Memories,–Section: General-purpose inputs/outputs (GPIOs),\n– Section: Universal synchronous/asynchronous \nreceiver transmitters (USART),\n– Table: STM32F030x4/6/8/C pin definitions,\n– Table: Alternate functions selected through \nGPIOA_AFR registers for port A,\n– Table: Alternate functions selected through \nGPIOB_AFR registers for port B\n– Table: Alternate functions selected through \nGPIOC_AFR registers for port C\n– Table: Alternate functions selected through \nGPIOD_AFR registers for port D,\n– Table: Alternate functions selected through \nGPIOF_AFR registers for port F,\n– Section: EMC characteristics,\n– Section: Part numbering.Added device marking examples:\n– Figure: LQFP64 marking example (package top view),\n– Figure: LQFP48 marking example (package top view),– Figure: LQFP32 marking example (package top view),\n– Figure: TSSOP20 marking example (package top \nview).\n23-Jan-2017 3Updated:\n–Table 2: STM32F030x4/x6/x8/xC family device \nfeatures and peripheral counts\n–Figure 1: Block diagram  and figure footnotes\n–Figure 2: Clock tree of STM32F030x4/x6/x8  and \nfigure footnotes\n–Section 3.11: Timers and watchdogs  - number of \ntimers, counts of complementary outputs in the table \nand the footnotes\nDS9773 Rev 5 91/93STM32F030x4/x6/x8/ xC Revision history\n9223-Jan-2017 3–Section 3.11.2: General-purpose timers (TIM3, \nTIM14..17)  - number of timers\n–Table 5: Timer feature comparison  - footnotes added\n–Table 7: STM32F030x4/x6/x8/xC I2C implementation  - \nFM+ and footnote\n–Figure 4  through Figure 7  - darker highlight on pins\n–Table 11: STM32F030x4/6/8/C pin definitions  - \ncorrections\n–Table 12: Alternate functions selected through \nGPIOA_AFR registers for port A  - note order\n–Table 14  through Table 16  - corrected footnotes\n–Figure 10: STM32F030x4/x6/x8/xC memory map  \nfootnote\n–Figure 13: Power supply scheme\n–Table 24: Embedded internal reference voltage : \nadded tSTART , changed VREFINT  and tS_vrefint values \nand notes\n–Table 25: Typical and maximum current consumption \nfrom VDD supply at VDD = 3.6 V  footnotes\n–Table 26: Typical and maximum current consumption \nfrom the VDDA supply  values for STM32F030xC and \nfootnotes\n–Table 34: LSE oscillator characteristics (fLSE = 32.768 \nkHz) LSEDRV[1:0] values removed (see ref. manual)\n–Table 50: ADC characteristics  - tSTAB defined relative \nto clock frequency; notes 3. and 4. added\n–Section 3.14: Universal synchronous/asynchronous \nreceiver/transmitter (USART)  - introduction and \nTable 8: STM32F0x0 USART implementation\n–Figure 10: STM32F030x4/x6/x8/xC memory map  \nfootnote\n–Table 43: ESD absolute maximum ratings  - C4 or C3 \nclass, depending on device variant; CDM values \nupdated to match the referenced standard. (CDM standard was updated in the previous release, without \nduly modifying the related values.)\n–Table 53: TS characteristics : removed the min. value \nfor t\nSTART and parameter name change\n–Figure 19  and Figure 20  improved\n–Section 7: Package information  name and structure \nchange\n–Section 8: Ordering information  renamed from Part \nnumberingTable 64. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F030x4/x6/x8/xC\n92/93 DS9773 Rev 515-Jan-2019 4–Figure 2  split in two figures\n– TIM15 complementary outputs count in Table 5\n– Periodic wakeup unit feature in Section 3.12: Real-\ntime clock (RTC)\n– Driver Enable for USART 6 in Table 8\n– Number of supported auto baud rate detection modes \ncorrected in Table 8\n– AF4 and AF5 for PB10 in Table 13\n– Notes in Table 14 , Table 15 , and Table 16\n– Extension of Table 16\n–VFESD  class in Table 41\n19-Nov-2021 5–Table 41: EMS characteristics  updated as all products \nconcerned by this document follow level/class 2B.Table 64. Document revision history (continued)\nDate Revision Changes\nDS9773 Rev 5 93/93STM32F030x4/x6/x8/xC\n93          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to \nwww.st.com/trademarks . All other \nproduct or service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2021 STMicroelectronics – All rights reserved\n"}]
!==============================================================================!
### Component Summary: STM32F030K6T6

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Digital I/O Supply Voltage (VDD): 2.4 V to 3.6 V
  - Analog Supply Voltage (VDDA): VDD to 3.6 V
- **Current Ratings**: 
  - Maximum current into VDD: 120 mA
  - Maximum current out of VSS: -120 mA
  - Output current per I/O pin: ±20 mA (with relaxed VOL/VOH)
- **Power Consumption**: 
  - Supply current in Run mode (48 MHz): 22.0 mA (typical)
  - Supply current in Sleep mode: 14 mA (typical)
  - Supply current in Stop mode: 19 µA (typical)
- **Operating Temperature Range**: 
  - Ambient: -40 °C to +85 °C
  - Junction: -40 °C to +105 °C
- **Package Type**: 
  - LQFP48 (7 x 7 mm)
- **Special Features**: 
  - Arm® Cortex®-M0 CPU, up to 48 MHz
  - Up to 32 Kbytes of Flash memory and 8 Kbytes of SRAM
  - Integrated 12-bit ADC with up to 16 channels
  - Multiple communication interfaces (USART, SPI, I2C)
  - Low power modes: Sleep, Stop, Standby
- **Moisture Sensitive Level**: 
  - MSL Level 3 (according to JEDEC J-STD-020E)

#### Description:
The **STM32F030K6T6** is a 32-bit microcontroller based on the Arm® Cortex®-M0 core, designed for low-power applications. It operates at a maximum frequency of 48 MHz and features a range of integrated peripherals, including timers, an ADC, and communication interfaces. The device is part of the STM32F0 series, which is known for its cost-effectiveness and versatility in various applications.

#### Typical Applications:
The STM32F030K6T6 microcontroller is suitable for a wide range of applications, including:
- **Consumer Electronics**: Handheld devices, audio/video receivers, and digital TVs.
- **Industrial Control**: Programmable Logic Controllers (PLCs), inverters, and HVAC systems.
- **Automotive**: Control systems for various automotive applications.
- **Home Automation**: Alarm systems, video intercoms, and smart home devices.
- **Medical Devices**: Portable medical equipment and monitoring systems.

This microcontroller's combination of performance, low power consumption, and extensive peripheral support makes it ideal for embedded systems requiring efficient processing and control capabilities.