

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/gto/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9e225bb090ddda21777dac22ba77b2c9  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=CUDAStencilKernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D "
Parsing file _cuobjdump_complete_output_6wZ1JA
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: CUDAStencilKernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalRowiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalRowiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalRowiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalRowiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalColiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalColiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalColiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalColiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9ToFlatIdxiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9ToFlatIdxiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9ToFlatIdxiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9ToFlatIdxiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalRowiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalRowiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalRowiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalRowiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalColiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalColiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalColiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalColiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ToFlatIdxiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: reconvergence points for _Z9ToFlatIdxiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ToFlatIdxiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ToFlatIdxiii'.
GPGPU-Sim PTX: allocating shared region for "sh_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (_1.ptx:142) @%p1 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:147) bra.uni $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_1.ptx:156) @!%p2 bra $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p3 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d8 (_1.ptx:199) @%p4 bra $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e0 (_1.ptx:200) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3f0 (_1.ptx:237) @%p5 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (_1.ptx:242) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x418 (_1.ptx:243) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:280) @%p7 bra $Lt_3_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x548 (_1.ptx:288) @%p8 bra $Lt_3_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x770 (_1.ptx:360) @%p9 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sh_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (_1.ptx:392) @%p1 bra $Lt_4_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (_1.ptx:397) bra.uni $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x818 (_1.ptx:406) @!%p2 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x930 (_1.ptx:444) @%p3 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (_1.ptx:449) @%p4 bra $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x958 (_1.ptx:450) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (_1.ptx:487) @%p5 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:492) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (_1.ptx:493) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xba0 (_1.ptx:530) @%p7 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbc0 (_1.ptx:538) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde8 (_1.ptx:610) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_LO2Hvd"
Running: cat _ptx_LO2Hvd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_RC2zUS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_RC2zUS --output-file  /dev/null 2> _ptx_LO2Hvdinfo"
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' : regs=17, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_LO2Hvd _ptx2_RC2zUS _ptx_LO2Hvdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcb0, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test

Performing stencil operation on host for later comparison with CUDA output
Depending on host capabilities, this may take a while.
Performing 1 warmup passes...
GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(54,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 91648 (ipc=183.3) sim_rate=4823 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:37:10 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(14,1,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 334688 (ipc=334.7) sim_rate=16734 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:37:11 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,1,0) tid=(0,95,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(53,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(46,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(20,1,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 668160 (ipc=445.4) sim_rate=31817 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:37:12 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(51,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(42,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(25,0,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 980320 (ipc=490.2) sim_rate=44560 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:37:13 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 1040032 (ipc=416.0) sim_rate=34667 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:37:21 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(62,0,0) tid=(0,95,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1188352 (ipc=339.5) sim_rate=38333 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:37:22 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(29,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1268352 (ipc=317.1) sim_rate=39636 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:37:23 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(29,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1438848 (ipc=287.8) sim_rate=43601 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:37:24 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,1,0) tid=(0,223,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(11,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1608768 (ipc=268.1) sim_rate=47316 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:37:25 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(19,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(5,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1801658 (ipc=257.4) sim_rate=51475 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:37:26 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(49,0,0) tid=(0,188,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1912121 (ipc=254.9) sim_rate=53114 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:37:27 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(11,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(44,0,0) tid=(0,168,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2079577 (ipc=244.7) sim_rate=56204 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:37:28 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(55,0,0) tid=(0,217,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2228931 (ipc=234.6) sim_rate=58656 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:37:29 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(43,0,0) tid=(0,168,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(58,0,0) tid=(0,47,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2360271 (ipc=224.8) sim_rate=60519 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:37:30 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,1,0) tid=(0,189,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2488232 (ipc=216.4) sim_rate=62205 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:37:31 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(26,0,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2623997 (ipc=209.9) sim_rate=63999 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:37:32 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(4,1,0) tid=(0,238,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(56,0,0) tid=(0,189,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(1,0,0) tid=(0,82,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 2827080 (ipc=209.4) sim_rate=67311 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:37:33 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,0,0) tid=(0,122,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(0,69,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(13,0,0) tid=(0,79,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3211381 (ipc=221.5) sim_rate=74683 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:37:34 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(22,0,0) tid=(0,132,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(6,0,0) tid=(0,143,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(20,0,0) tid=(0,104,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(12,0,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 3598759 (ipc=239.9) sim_rate=81789 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:37:35 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(1,0,0) tid=(0,133,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(21,0,0) tid=(0,147,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(14,0,0) tid=(0,105,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(29,0,0) tid=(0,80,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 3949262 (ipc=254.8) sim_rate=87761 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:37:36 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(13,0,0) tid=(0,132,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(10,0,0) tid=(0,114,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4166420 (ipc=260.4) sim_rate=90574 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:37:37 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(22,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(15,0,0) tid=(0,70,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16489,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16490,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16498,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16499,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4396034 (ipc=266.4) sim_rate=93532 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:37:38 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(19,0,0) tid=(0,83,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16548,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16549,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(27,1,0) tid=(0,24,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16758,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16759,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(32,0,0) tid=(0,99,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16836,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16837,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(28,0,0) tid=(0,94,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16940,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16941,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 4746027 (ipc=279.2) sim_rate=98875 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:37:39 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17025,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17026,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17042,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17043,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17102,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17103,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(33,0,0) tid=(0,164,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(33,1,0) tid=(0,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17300,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17301,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,1,0) tid=(0,142,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17465,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17466,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5083478 (ipc=290.5) sim_rate=103744 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:37:40 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(34,0,0) tid=(0,154,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(31,0,0) tid=(0,60,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17677,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17678,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17781,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17782,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17785,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17786,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(21,0,0) tid=(0,233,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(37,0,0) tid=(0,26,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5410949 (ipc=300.6) sim_rate=108218 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:37:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18004,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18005,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18006,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18007,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(34,0,0) tid=(0,20,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18136,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18137,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18234,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18235,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(41,0,0) tid=(0,230,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18300,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18301,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(27,1,0) tid=(0,152,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5729777 (ipc=309.7) sim_rate=112348 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:37:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18565,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18566,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18568,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18569,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(56,0,0) tid=(0,83,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(34,0,0) tid=(0,131,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18841,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18842,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18884,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18885,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18885,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18886,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(56,0,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6043502 (ipc=318.1) sim_rate=116221 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:37:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19077,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19078,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(40,0,0) tid=(0,84,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19184,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19185,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(51,1,0) tid=(0,197,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19272,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(19273,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(57,0,0) tid=(0,170,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19479,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19480,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6366635 (ipc=326.5) sim_rate=120125 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:37:44 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(60,0,0) tid=(0,27,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(39,0,0) tid=(0,174,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19681,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19682,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(43,1,0) tid=(0,102,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(48,0,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19988,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19989,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6725224 (ipc=336.3) sim_rate=124541 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:37:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20067,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20068,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(47,0,0) tid=(0,111,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(55,0,0) tid=(0,14,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20374,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20375,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(10,1,0) tid=(0,205,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20462,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20463,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7057369 (ipc=344.3) sim_rate=128315 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:37:46 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(50,0,0) tid=(0,204,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20545,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(20546,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20565,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20566,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20604,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20605,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(58,0,0) tid=(0,130,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20746,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20747,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20824,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(20825,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(44,1,0) tid=(0,149,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20934,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20983,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7332094 (ipc=349.1) sim_rate=130930 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:37:47 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21012,0), 5 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(8,1,0) tid=(0,13,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(8,1,0) tid=(0,124,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21352,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21389,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21437,0), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(55,0,0) tid=(0,73,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21475,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21489,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21492,0), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(55,0,0) tid=(0,208,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(0,1,0) tid=(0,219,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7836972 (ipc=356.2) sim_rate=137490 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:37:48 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(63,0,0) tid=(0,149,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22156,0), 5 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,1,0) tid=(0,9,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,1,0) tid=(0,29,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22482,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 8098597 (ipc=359.9) sim_rate=139630 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:37:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22561,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22600,0), 5 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(10,1,0) tid=(0,183,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22752,0), 4 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(44,1,0) tid=(0,144,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22902,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8348375 (ipc=363.0) sim_rate=141497 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:37:50 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(21,1,0) tid=(0,142,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23078,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23084,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23090,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23102,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23193,0), 3 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(15,1,0) tid=(0,153,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23389,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23450,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 8525118 (ipc=362.8) sim_rate=142085 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:37:51 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23560,0), 3 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(15,1,0) tid=(0,156,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23674,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23740,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23767,0), 4 CTAs running
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(17,1,0) tid=(0,110,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23870,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23955,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 8739532 (ipc=364.1) sim_rate=143271 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:37:52 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(39,1,0) tid=(0,119,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24161,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24232,0), 4 CTAs running
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(30,1,0) tid=(0,243,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24308,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24379,0), 3 CTAs running
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(24,1,0) tid=(0,252,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24454,0), 3 CTAs running
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(47,1,0) tid=(0,173,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24643,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24645,0), 3 CTAs running
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(14,1,0) tid=(0,207,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24919,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9235024 (ipc=369.4) sim_rate=148952 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:37:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25024,0), 3 CTAs running
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(48,1,0) tid=(0,81,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25063,0), 3 CTAs running
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(19,1,0) tid=(0,87,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25499,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 9429685 (ipc=369.8) sim_rate=149677 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:37:54 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(20,1,0) tid=(0,27,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25616,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25835,0), 2 CTAs running
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(19,1,0) tid=(0,80,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25980,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25992,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9571648 (ipc=368.1) sim_rate=149557 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:37:55 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26018,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26084,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26099,0), 3 CTAs running
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(19,1,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26408,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26472,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26662,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26814,0), 2 CTAs running
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(57,1,0) tid=(0,37,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9834282 (ipc=357.6) sim_rate=151296 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:37:56 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(27,1,0) tid=(0,239,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(36,1,0) tid=(0,33,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (28106,0), 3 CTAs running
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(34,1,0) tid=(0,91,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(44,1,0) tid=(0,45,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 10153462 (ipc=356.3) sim_rate=153840 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:37:57 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(31,1,0) tid=(0,225,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(36,1,0) tid=(0,92,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(28,1,0) tid=(0,177,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 10475383 (ipc=361.2) sim_rate=156349 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:37:58 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(28,1,0) tid=(0,252,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(31,1,0) tid=(0,243,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(30,1,0) tid=(0,185,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10814581 (ipc=366.6) sim_rate=159037 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:37:59 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(51,1,0) tid=(0,26,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29608,0), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(27,1,0) tid=(0,48,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(30,1,0) tid=(0,112,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30172,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30359,0), 1 CTAs running
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(29,1,0) tid=(0,208,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 11160856 (ipc=365.9) sim_rate=161751 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:38:00 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(56,1,0) tid=(0,104,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30855,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30887,0), 1 CTAs running
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(44,1,0) tid=(0,230,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 11346662 (ipc=366.0) sim_rate=162095 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:38:01 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31178,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31324,0), 2 CTAs running
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(30,1,0) tid=(0,218,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31494,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31547,0), 2 CTAs running
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(55,1,0) tid=(0,171,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(53,1,0) tid=(0,131,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31804,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31826,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31955,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 11718031 (ipc=366.2) sim_rate=165042 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:38:02 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(42,1,0) tid=(0,188,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32162,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32264,0), 2 CTAs running
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(59,1,0) tid=(0,173,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32324,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32338,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32521,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(46,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32654,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32764,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32820,0), 2 CTAs running
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(59,1,0) tid=(0,31,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32946,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (32962,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 12101376 (ipc=366.7) sim_rate=168074 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:38:03 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33028,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (33089,0), 1 CTAs running
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(54,1,0) tid=(0,63,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33194,0), 1 CTAs running
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(47,1,0) tid=(0,191,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (33563,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33716,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33731,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33830,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33954,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33975,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 12303744 (ipc=361.9) sim_rate=168544 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:38:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (34003,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (34069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34102,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34175,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34392,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34657,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 34658
gpu_sim_insn = 12312064
gpu_ipc =     355.2445
gpu_tot_sim_cycle = 34658
gpu_tot_sim_insn = 12312064
gpu_tot_ipc =     355.2445
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 55845
gpu_stall_icnt2sh    = 98158
gpu_total_sim_rate=168658

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 221824
	L1I_total_cache_misses = 2750
	L1I_total_cache_miss_rate = 0.0124
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8559
L1D_cache:
	L1D_cache_core[0]: Access = 2464, Miss = 2228, Miss_rate = 0.904, Pending_hits = 79, Reservation_fails = 13498
	L1D_cache_core[1]: Access = 2772, Miss = 2471, Miss_rate = 0.891, Pending_hits = 104, Reservation_fails = 12720
	L1D_cache_core[2]: Access = 2772, Miss = 2512, Miss_rate = 0.906, Pending_hits = 108, Reservation_fails = 13424
	L1D_cache_core[3]: Access = 2772, Miss = 2573, Miss_rate = 0.928, Pending_hits = 53, Reservation_fails = 13661
	L1D_cache_core[4]: Access = 2772, Miss = 2418, Miss_rate = 0.872, Pending_hits = 147, Reservation_fails = 13511
	L1D_cache_core[5]: Access = 2772, Miss = 2421, Miss_rate = 0.873, Pending_hits = 159, Reservation_fails = 12715
	L1D_cache_core[6]: Access = 2464, Miss = 2252, Miss_rate = 0.914, Pending_hits = 82, Reservation_fails = 13195
	L1D_cache_core[7]: Access = 2772, Miss = 2410, Miss_rate = 0.869, Pending_hits = 141, Reservation_fails = 13216
	L1D_cache_core[8]: Access = 2772, Miss = 2522, Miss_rate = 0.910, Pending_hits = 95, Reservation_fails = 13596
	L1D_cache_core[9]: Access = 2464, Miss = 2175, Miss_rate = 0.883, Pending_hits = 104, Reservation_fails = 14085
	L1D_cache_core[10]: Access = 2464, Miss = 2203, Miss_rate = 0.894, Pending_hits = 132, Reservation_fails = 11062
	L1D_cache_core[11]: Access = 2464, Miss = 2193, Miss_rate = 0.890, Pending_hits = 117, Reservation_fails = 12858
	L1D_cache_core[12]: Access = 2464, Miss = 2217, Miss_rate = 0.900, Pending_hits = 108, Reservation_fails = 12618
	L1D_cache_core[13]: Access = 2772, Miss = 2467, Miss_rate = 0.890, Pending_hits = 124, Reservation_fails = 14444
	L1D_cache_core[14]: Access = 2464, Miss = 2256, Miss_rate = 0.916, Pending_hits = 77, Reservation_fails = 14024
	L1D_total_cache_accesses = 39424
	L1D_total_cache_misses = 35318
	L1D_total_cache_miss_rate = 0.8959
	L1D_total_cache_pending_hits = 1630
	L1D_total_cache_reservation_fails = 198627
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 7424
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0647
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3127
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 143591
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6944
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 55036
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 219074
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2750
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8559
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 
gpgpu_n_tot_thrd_icount = 13258752
gpgpu_n_tot_w_icount = 414336
gpgpu_n_stall_shd_mem = 220186
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18934
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 330240
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 2689536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3127
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3127
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 217059
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:349138	W0_Idle:49932	W0_Scoreboard:186204	W1:25216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:384	W32:388736
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 151472 {8:18934,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {40:4096,72:4096,136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2575024 {136:18934,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 1028 
maxdqlatency = 0 
maxmflatency = 1376 
averagemflatency = 404 
max_icnt2mem_latency = 782 
max_icnt2sh_latency = 34657 
mrq_lat_table:11101 	770 	900 	1582 	3917 	5404 	5567 	2962 	429 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6824 	20056 	8365 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11256 	3660 	4532 	8001 	5585 	2421 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3236 	10489 	5094 	130 	0 	0 	0 	0 	0 	0 	1953 	13365 	1066 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	51 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        34        40        37        36        29        47        44        46        41        44        47        43        38        39        21 
dram[1]:        48        39        44        31        36        36        42        42        41        39        42        43        41        37        41        37 
dram[2]:        41        39        44        47        43        34        42        43        39        42        46        42        44        39        35        43 
dram[3]:        42        33        38        34        36        29        43        33        42        31        48        43        44        42        47        45 
dram[4]:        42        33        34        31        35        27        44        33        46        25        50        45        43        43        45        22 
dram[5]:        42        45        35        37        30        33        39        37        35        34        49        45        35        40        27        48 
maximum service time to same row:
dram[0]:      3172      2811      3856      4382      3306      3373      4094      2942      4161      3737      4497      3806      3930      4301      3963      3293 
dram[1]:      4086      2968      5493      4706      3650      3796      3593      4759      3572      2704      4047      3209      4060      3247      3170      2647 
dram[2]:      3801      3106      5569      4375      3233      3962      4069      5644      5293      5087      6987      6017      5168      5002      4115      5311 
dram[3]:      3017      3716      3620      2407      2832      3435      3131      2842      2447      3461      2978      3317      2584      3696      5668      4615 
dram[4]:      3919      3209      4269      4826      3206      3844      2725      3778      3602      3388      4031      4057      5416      3799      5646      3540 
dram[5]:      3749      4563      4556      4694      2969      3284      3475      2734      4116      2621      4031      3963      3920      3733      2417      6118 
average row accesses per activate:
dram[0]:  4.191176  3.692308  3.952941  4.569445  3.752688  4.093023  3.342342  3.201754  3.542857  3.330357  3.787879  4.333333  3.879121  3.836957  3.767123  3.720000 
dram[1]:  3.946667  4.013699  5.107692  4.000000  3.913043  4.045455  3.915789  3.611650  3.459460  3.908163  4.740741  4.290698  4.620253  4.456790  4.188406  3.481482 
dram[2]:  3.917808  3.875000  3.843374  4.320000  3.500000  3.844445  3.904255  3.379630  3.376147  3.643564  4.101124  3.700000  4.190476  3.977273  3.847222  4.196970 
dram[3]:  4.308824  3.933333  4.000000  3.638298  4.493671  3.595960  3.611650  3.926316  3.631068  3.745098  4.247191  4.043478  3.872340  4.345238  3.736842  3.612500 
dram[4]:  3.500000  3.530120  4.493333  3.659341  3.977528  3.400000  3.683168  3.621359  3.722772  3.752475  4.712500  4.920000  4.649351  4.301205  3.957143  3.876712 
dram[5]:  3.675325  4.042253  4.416667  4.025000  3.853933  4.107143  3.724490  3.610000  3.228070  3.717172  4.692307  4.102273  4.069767  3.988235  3.693333  3.693333 
average row locality = 32661/8381 = 3.897029
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       167       167       168       165       175       177       200       196       199       199       202       199       193       194       166       168 
dram[1]:       173       173       169       170       182       179       201       201       206       204       209       203       198       200       176       170 
dram[2]:       168       165       162       164       178       178       199       202       199       200       205       205       198       195       170       169 
dram[3]:       169       169       169       170       178       180       200       200       202       204       204       202       197       199       173       174 
dram[4]:       171       170       169       169       179       180       199       200       200       201       207       205       195       196       169       171 
dram[5]:       168       168       164       165       177       179       201       197       202       200       204       201       195       192       172       169 
total reads: 17831
bank skew: 209/162 = 1.29
chip skew: 3014/2935 = 1.03
number of total write accesses:
dram[0]:       118       121       168       164       174       175       171       169       173       174       173       165       160       159       109       111 
dram[1]:       123       120       163       162       178       177       171       171       178       179       175       166       167       161       113       112 
dram[2]:       118       114       157       160       172       168       168       163       169       168       160       165       154       155       107       108 
dram[3]:       124       126       167       172       177       176       172       173       172       178       174       170       167       166       111       115 
dram[4]:       123       123       168       164       175       177       173       173       176       178       170       164       163       161       108       112 
dram[5]:       115       119       154       157       166       166       164       164       166       168       162       160       155       147       105       108 
total reads: 14830
bank skew: 179/105 = 1.70
chip skew: 2540/2376 = 1.07
average mf latency per bank:
dram[0]:        452       431       389       409       414       406       419       436       409       397       408       435       422       421       468       471
dram[1]:        387       390       364       368       416       393       390       415       391       375       376       400       407       384       403       408
dram[2]:        521       532       477       484       486       520       526       525       494       483       506       501       525       528       582       571
dram[3]:        391       387       358       382       398       399       404       432       377       385       375       390       404       403       411       429
dram[4]:        465       457       417       437       479       457       451       483       426       437       420       440       456       462       470       504
dram[5]:        462       460       422       435       452       452       448       476       430       414       434       457       442       452       484       492
maximum mf latency per bank:
dram[0]:        890      1056       784      1187       951      1079       958      1103       973       995       954       938       981      1228      1319      1130
dram[1]:        949       916       898       909      1146      1191       905      1087       963       849       794       809       919      1166       740       791
dram[2]:        963      1015      1103      1144       911      1108       880      1203      1164       927      1075      1008       950      1063      1020      1022
dram[3]:       1007       964      1097       955      1059      1078      1135      1070       960      1148       869       920       924       860       825       793
dram[4]:       1150       879       929      1069      1376      1248      1177      1166      1163      1121       998       880      1078       877      1030       923
dram[5]:       1174       734      1137       977      1251      1041       994       923       964       847      1025      1017       917       871      1000       887

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45748 n_nop=33105 n_act=1439 n_pre=1423 n_req=5419 n_rd=5870 n_write=3911 bw_util=0.4276
n_activity=34899 dram_eff=0.5605
bk0: 334a 36671i bk1: 334a 36378i bk2: 336a 33687i bk3: 330a 34137i bk4: 350a 32909i bk5: 354a 33007i bk6: 400a 32830i bk7: 392a 32857i bk8: 398a 32965i bk9: 398a 33078i bk10: 404a 32417i bk11: 398a 32666i bk12: 386a 32818i bk13: 388a 32724i bk14: 332a 35805i bk15: 336a 35640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.98011
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45748 n_nop=33059 n_act=1360 n_pre=1344 n_req=5530 n_rd=6028 n_write=3957 bw_util=0.4365
n_activity=35090 dram_eff=0.5691
bk0: 346a 36073i bk1: 346a 36840i bk2: 338a 34202i bk3: 340a 33887i bk4: 364a 32652i bk5: 358a 32690i bk6: 402a 32839i bk7: 402a 31870i bk8: 412a 31890i bk9: 408a 32798i bk10: 418a 31823i bk11: 406a 32937i bk12: 396a 32693i bk13: 400a 32562i bk14: 352a 35257i bk15: 340a 35220i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.32758
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45748 n_nop=33139 n_act=1404 n_pre=1388 n_req=5363 n_rd=5914 n_write=3903 bw_util=0.4292
n_activity=33023 dram_eff=0.5946
bk0: 336a 36786i bk1: 330a 36757i bk2: 324a 33821i bk3: 328a 33864i bk4: 356a 32652i bk5: 356a 31885i bk6: 398a 32069i bk7: 404a 30668i bk8: 398a 32944i bk9: 400a 32562i bk10: 410a 32689i bk11: 410a 31531i bk12: 396a 31918i bk13: 390a 32506i bk14: 340a 35103i bk15: 338a 34785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.51867
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x801ec700, atomic=0 1 entries : 0x7f1ff92075c0 :  mf: uid=493814, sid01:w23, part=3, addr=0x801ec700, load , size=32, unknown  status = IN_PARTITION_DRAM (34655), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45748 n_nop=32935 n_act=1416 n_pre=1400 n_req=5530 n_rd=5980 n_write=4017 bw_util=0.437
n_activity=34800 dram_eff=0.5745
bk0: 338a 36524i bk1: 338a 35542i bk2: 338a 33449i bk3: 340a 32612i bk4: 356a 33240i bk5: 360a 32060i bk6: 400a 31867i bk7: 400a 31587i bk8: 404a 32922i bk9: 408a 31899i bk10: 408a 32743i bk11: 404a 32286i bk12: 394a 31569i bk13: 398a 32111i bk14: 346a 34806i bk15: 348a 34672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.36797
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45748 n_nop=33074 n_act=1391 n_pre=1375 n_req=5489 n_rd=5962 n_write=3946 bw_util=0.4332
n_activity=33858 dram_eff=0.5853
bk0: 342a 36174i bk1: 340a 35962i bk2: 338a 33946i bk3: 338a 32891i bk4: 358a 33196i bk5: 360a 31988i bk6: 398a 31822i bk7: 400a 31344i bk8: 400a 32972i bk9: 402a 32794i bk10: 414a 33239i bk11: 410a 32735i bk12: 390a 32496i bk13: 392a 31929i bk14: 338a 35363i bk15: 342a 35114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.62381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45748 n_nop=33280 n_act=1371 n_pre=1355 n_req=5330 n_rd=5908 n_write=3834 bw_util=0.4259
n_activity=34207 dram_eff=0.5696
bk0: 336a 36241i bk1: 336a 36712i bk2: 328a 34153i bk3: 330a 33732i bk4: 354a 33152i bk5: 358a 32776i bk6: 402a 33080i bk7: 394a 32369i bk8: 404a 33146i bk9: 400a 33347i bk10: 408a 33714i bk11: 402a 32922i bk12: 390a 32725i bk13: 384a 33645i bk14: 344a 35690i bk15: 338a 34893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=6.88789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2980, Miss = 1470, Miss_rate = 0.493, Pending_hits = 287, Reservation_fails = 118
L2_cache_bank[1]: Access = 2993, Miss = 1465, Miss_rate = 0.489, Pending_hits = 278, Reservation_fails = 24
L2_cache_bank[2]: Access = 2893, Miss = 1514, Miss_rate = 0.523, Pending_hits = 288, Reservation_fails = 265
L2_cache_bank[3]: Access = 2840, Miss = 1500, Miss_rate = 0.528, Pending_hits = 251, Reservation_fails = 180
L2_cache_bank[4]: Access = 3023, Miss = 1479, Miss_rate = 0.489, Pending_hits = 271, Reservation_fails = 362
L2_cache_bank[5]: Access = 2994, Miss = 1478, Miss_rate = 0.494, Pending_hits = 258, Reservation_fails = 348
L2_cache_bank[6]: Access = 2944, Miss = 1492, Miss_rate = 0.507, Pending_hits = 271, Reservation_fails = 141
L2_cache_bank[7]: Access = 2959, Miss = 1498, Miss_rate = 0.506, Pending_hits = 274, Reservation_fails = 190
L2_cache_bank[8]: Access = 3038, Miss = 1489, Miss_rate = 0.490, Pending_hits = 299, Reservation_fails = 198
L2_cache_bank[9]: Access = 3004, Miss = 1492, Miss_rate = 0.497, Pending_hits = 287, Reservation_fails = 606
L2_cache_bank[10]: Access = 2962, Miss = 1483, Miss_rate = 0.501, Pending_hits = 250, Reservation_fails = 242
L2_cache_bank[11]: Access = 2898, Miss = 1471, Miss_rate = 0.508, Pending_hits = 246, Reservation_fails = 311
L2_total_cache_accesses = 35528
L2_total_cache_misses = 17831
L2_total_cache_miss_rate = 0.5019
L2_total_cache_pending_hits = 3260
L2_total_cache_reservation_fails = 2985
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2002
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3211
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 243
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 153
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 648
L2_cache_data_port_util = 0.133
L2_cache_fill_port_util = 0.171

icnt_total_pkts_mem_to_simt=112074
icnt_total_pkts_simt_to_mem=80584
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.9262
	minimum = 6
	maximum = 587
Network latency average = 21.6478
	minimum = 6
	maximum = 540
Slowest packet = 13873
Flit latency average = 18.4763
	minimum = 6
	maximum = 492
Slowest flit = 40683
Fragmentation average = 0.135077
	minimum = 0
	maximum = 355
Injected packet rate average = 0.0759335
	minimum = 0.06316 (at node 9)
	maximum = 0.0876565 (at node 23)
Accepted packet rate average = 0.0759335
	minimum = 0.06316 (at node 9)
	maximum = 0.0876565 (at node 23)
Injected flit rate average = 0.205883
	minimum = 0.144411 (at node 9)
	maximum = 0.281003 (at node 19)
Accepted flit rate average= 0.205883
	minimum = 0.189971 (at node 18)
	maximum = 0.240204 (at node 3)
Injected packet length average = 2.71135
Accepted packet length average = 2.71135
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.9262 (1 samples)
	minimum = 6 (1 samples)
	maximum = 587 (1 samples)
Network latency average = 21.6478 (1 samples)
	minimum = 6 (1 samples)
	maximum = 540 (1 samples)
Flit latency average = 18.4763 (1 samples)
	minimum = 6 (1 samples)
	maximum = 492 (1 samples)
Fragmentation average = 0.135077 (1 samples)
	minimum = 0 (1 samples)
	maximum = 355 (1 samples)
Injected packet rate average = 0.0759335 (1 samples)
	minimum = 0.06316 (1 samples)
	maximum = 0.0876565 (1 samples)
Accepted packet rate average = 0.0759335 (1 samples)
	minimum = 0.06316 (1 samples)
	maximum = 0.0876565 (1 samples)
Injected flit rate average = 0.205883 (1 samples)
	minimum = 0.144411 (1 samples)
	maximum = 0.281003 (1 samples)
Accepted flit rate average = 0.205883 (1 samples)
	minimum = 0.189971 (1 samples)
	maximum = 0.240204 (1 samples)
Injected packet size average = 2.71135 (1 samples)
Accepted packet size average = 2.71135 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 13 sec (73 sec)
gpgpu_simulation_rate = 168658 (inst/sec)
gpgpu_simulation_rate = 474 (cycle/sec)
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34658)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34658)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34658)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34658)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34658)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34658)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34658)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(35,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(9,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(13,0,0) tid=(0,127,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(16,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 35158  inst.: 12711712 (ipc=799.3) sim_rate=169489 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:38:06 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(30,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(38,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(48,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(9,1,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 35658  inst.: 13136992 (ipc=824.9) sim_rate=172855 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:38:07 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(33,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(12,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(4,1,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 36158  inst.: 13386272 (ipc=716.1) sim_rate=173847 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:38:08 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(19,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(21,1,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 37158  inst.: 13595232 (ipc=513.3) sim_rate=174297 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:38:09 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(0,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(6,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 38158  inst.: 13783136 (ipc=420.3) sim_rate=174470 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:38:10 2016
GPGPU-Sim uArch: cycles simulated: 38658  inst.: 13868448 (ipc=389.1) sim_rate=173355 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:38:11 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(33,0,0) tid=(0,223,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(50,0,0) tid=(0,159,0)
GPGPU-Sim uArch: cycles simulated: 39658  inst.: 14072620 (ipc=352.1) sim_rate=173736 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:38:12 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(11,0,0) tid=(0,185,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(43,0,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 40158  inst.: 14185778 (ipc=340.7) sim_rate=172997 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:38:13 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(33,0,0) tid=(0,186,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(45,0,0) tid=(0,92,0)
GPGPU-Sim uArch: cycles simulated: 41158  inst.: 14402585 (ipc=321.6) sim_rate=173525 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:38:14 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(11,1,0) tid=(0,157,0)
GPGPU-Sim uArch: cycles simulated: 41658  inst.: 14495157 (ipc=311.9) sim_rate=172561 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:38:15 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(15,1,0) tid=(0,119,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(61,0,0) tid=(0,107,0)
GPGPU-Sim uArch: cycles simulated: 42658  inst.: 14682620 (ipc=296.3) sim_rate=172736 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:38:16 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(22,1,0) tid=(0,172,0)
GPGPU-Sim uArch: cycles simulated: 43658  inst.: 14821701 (ipc=278.8) sim_rate=172345 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:38:17 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(33,0,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 44158  inst.: 14890907 (ipc=271.5) sim_rate=171159 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:38:18 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(13,0,0) tid=(0,165,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(5,0,0) tid=(0,238,0)
GPGPU-Sim uArch: cycles simulated: 45158  inst.: 15105968 (ipc=266.1) sim_rate=171658 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:38:19 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(7,0,0) tid=(0,121,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(7,0,0) tid=(0,37,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(0,0,0) tid=(0,190,0)
GPGPU-Sim uArch: cycles simulated: 45658  inst.: 15372510 (ipc=278.2) sim_rate=172724 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:38:20 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,0,0) tid=(0,110,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1,0,0) tid=(0,106,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(27,0,0) tid=(0,131,0)
GPGPU-Sim uArch: cycles simulated: 46158  inst.: 15744825 (ipc=298.5) sim_rate=174942 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:38:21 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(15,1,0) tid=(0,50,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(0,0,0) tid=(0,173,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(17,0,0) tid=(0,77,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,0,0) tid=(0,48,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(10,0,0) tid=(0,226,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(17,0,0) tid=(0,146,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(29,0,0) tid=(0,252,0)
GPGPU-Sim uArch: cycles simulated: 47158  inst.: 16355640 (ipc=323.5) sim_rate=179732 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:38:22 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(23,0,0) tid=(0,239,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12702,34658), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12703,34658)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(16,0,0) tid=(0,154,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12885,34658), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12886,34658)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12957,34658), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12958,34658)
GPGPU-Sim uArch: cycles simulated: 47658  inst.: 16610410 (ipc=330.6) sim_rate=180547 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:38:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13037,34658), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13038,34658)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13043,34658), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13044,34658)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(40,0,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13080,34658), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13081,34658)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13181,34658), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13182,34658)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(28,1,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13274,34658), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13275,34658)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13276,34658), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13277,34658)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(17,0,0) tid=(0,189,0)
GPGPU-Sim uArch: cycles simulated: 48158  inst.: 16932096 (ipc=342.2) sim_rate=182065 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:38:24 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(34,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(44,0,0) tid=(0,147,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(32,0,0) tid=(0,243,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13979,34658), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13980,34658)
GPGPU-Sim uArch: cycles simulated: 48658  inst.: 17233420 (ipc=351.5) sim_rate=183334 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:38:25 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(40,0,0) tid=(0,91,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14079,34658), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14080,34658)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14081,34658), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14082,34658)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14122,34658), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14123,34658)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(31,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(39,0,0) tid=(0,212,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14449,34658), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14450,34658)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14553,34658), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14554,34658)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(44,0,0) tid=(0,72,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14569,34658), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14570,34658)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(23,0,0) tid=(0,243,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14726,34658), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14727,34658)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14731,34658), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14732,34658)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14821,34658), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14822,34658)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(36,0,0) tid=(0,129,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14944,34658), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14945,34658)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(55,0,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14996,34658), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14997,34658)
GPGPU-Sim uArch: cycles simulated: 49658  inst.: 17834137 (ipc=368.1) sim_rate=187727 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:38:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15109,34658), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15110,34658)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(35,0,0) tid=(0,155,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15216,34658), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15217,34658)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(30,0,0) tid=(0,231,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15289,34658), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15290,34658)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15392,34658), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15393,34658)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(55,0,0) tid=(0,118,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15462,34658), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15463,34658)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15464,34658), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15465,34658)
GPGPU-Sim uArch: cycles simulated: 50158  inst.: 18184200 (ipc=378.8) sim_rate=187465 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:38:28 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(43,0,0) tid=(0,163,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15591,34658), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15592,34658)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(48,0,0) tid=(0,10,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15759,34658), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15760,34658)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(56,0,0) tid=(0,20,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(50,1,0) tid=(0,85,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15988,34658), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15989,34658)
GPGPU-Sim uArch: cycles simulated: 50658  inst.: 18553717 (ipc=390.1) sim_rate=189323 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:38:29 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(52,1,0) tid=(0,146,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(52,0,0) tid=(0,254,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(47,0,0) tid=(0,54,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16417,34658), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(16418,34658)
GPGPU-Sim uArch: cycles simulated: 51158  inst.: 18884481 (ipc=398.3) sim_rate=190752 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:38:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16504,34658), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16505,34658)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1,1,0) tid=(0,25,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(52,0,0) tid=(0,80,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16739,34658), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(16740,34658)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16740,34658), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16741,34658)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16750,34658), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16751,34658)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(36,1,0) tid=(0,94,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(63,0,0) tid=(0,164,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17196,34658), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17197,34658)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(8,1,0) tid=(0,89,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17283,34658), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17284,34658)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(53,1,0) tid=(0,35,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17396,34658), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17397,34658)
GPGPU-Sim uArch: cycles simulated: 52158  inst.: 19483058 (ipc=409.8) sim_rate=194830 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:38:31 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17502,34658), 5 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(32,1,0) tid=(0,109,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17607,34658), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17613,34658), 5 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(45,0,0) tid=(0,39,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(59,1,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 52658  inst.: 19779771 (ipc=414.9) sim_rate=195839 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:38:32 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(9,1,0) tid=(0,144,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (18189,34658), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18210,34658), 5 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(56,0,0) tid=(0,18,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18411,34658), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18456,34658), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 53158  inst.: 19999194 (ipc=415.5) sim_rate=196070 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:38:33 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(52,0,0) tid=(0,175,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18547,34658), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18690,34658), 5 CTAs running
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(63,1,0) tid=(0,110,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18907,34658), 5 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(56,0,0) tid=(0,194,0)
GPGPU-Sim uArch: cycles simulated: 53658  inst.: 20240621 (ipc=417.3) sim_rate=196510 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:38:34 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19087,34658), 4 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(61,0,0) tid=(0,34,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19267,34658), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19328,34658), 5 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(50,0,0) tid=(0,135,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19385,34658), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19397,34658), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19560,34658), 5 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(56,1,0) tid=(0,80,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19684,34658), 5 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(26,1,0) tid=(0,156,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19852,34658), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 54658  inst.: 20688008 (ipc=418.8) sim_rate=198923 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:38:35 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(50,0,0) tid=(0,119,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(8,1,0) tid=(0,161,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (20286,34658), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20340,34658), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20371,34658), 4 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(25,1,0) tid=(0,53,0)
GPGPU-Sim uArch: cycles simulated: 55158  inst.: 20926776 (ipc=420.2) sim_rate=199302 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:38:36 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20510,34658), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20573,34658), 4 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(43,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20751,34658), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (20753,34658), 4 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,1,0) tid=(0,242,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20819,34658), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20894,34658), 4 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(24,1,0) tid=(0,197,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20974,34658), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 55658  inst.: 21220983 (ipc=424.2) sim_rate=200197 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:38:37 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21026,34658), 3 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(0,1,0) tid=(0,45,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21149,34658), 4 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,1,0) tid=(0,251,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21361,34658), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (21373,34658), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21395,34658), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21425,34658), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21493,34658), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(24,1,0) tid=(0,234,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(24,1,0) tid=(0,88,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21932,34658), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21946,34658), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 56658  inst.: 21659056 (ipc=424.9) sim_rate=202421 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:38:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22065,34658), 3 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(17,1,0) tid=(0,213,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22219,34658), 2 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(22,1,0) tid=(0,229,0)
GPGPU-Sim uArch: cycles simulated: 57158  inst.: 21838097 (ipc=423.4) sim_rate=202204 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:38:39 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22541,34658), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22652,34658), 3 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(20,1,0) tid=(0,97,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22881,34658), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22966,34658), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23028,34658), 2 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(54,1,0) tid=(0,244,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23129,34658), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23198,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23305,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23350,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23439,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23448,34658), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 58158  inst.: 22072438 (ipc=415.3) sim_rate=202499 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:38:40 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(59,1,0) tid=(0,145,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23569,34658), 2 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(26,1,0) tid=(0,48,0)
GPGPU-Sim uArch: cycles simulated: 59158  inst.: 22263167 (ipc=406.2) sim_rate=202392 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:38:41 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (24502,34658), 3 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(32,1,0) tid=(0,56,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(56,1,0) tid=(0,122,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(61,1,0) tid=(0,47,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(35,1,0) tid=(0,86,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25308,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25418,34658), 2 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(60,1,0) tid=(0,168,0)
GPGPU-Sim uArch: cycles simulated: 60158  inst.: 22730792 (ipc=408.6) sim_rate=204781 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:38:42 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(53,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(27,1,0) tid=(0,74,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(39,1,0) tid=(0,27,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(57,1,0) tid=(0,40,0)
GPGPU-Sim uArch: cycles simulated: 60658  inst.: 23111275 (ipc=415.4) sim_rate=206350 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:38:43 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(42,1,0) tid=(0,155,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(31,1,0) tid=(0,82,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(46,1,0) tid=(0,234,0)
GPGPU-Sim uArch: cycles simulated: 61158  inst.: 23414714 (ipc=419.0) sim_rate=207209 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:38:44 2016
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(27,1,0) tid=(0,62,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(36,1,0) tid=(0,215,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26989,34658), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 61658  inst.: 23632587 (ipc=419.3) sim_rate=207303 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:38:45 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27037,34658), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27054,34658), 2 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(53,1,0) tid=(0,206,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27233,34658), 1 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(53,1,0) tid=(0,238,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(51,1,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27816,34658), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27924,34658), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(46,1,0) tid=(0,120,0)
GPGPU-Sim uArch: cycles simulated: 62658  inst.: 23996372 (ipc=417.3) sim_rate=208664 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:38:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28055,34658), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28082,34658), 1 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(54,1,0) tid=(0,222,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28269,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28288,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28379,34658), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(48,1,0) tid=(0,245,0)
GPGPU-Sim uArch: cycles simulated: 63158  inst.: 24178412 (ipc=416.4) sim_rate=208434 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:38:47 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28525,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(50,1,0) tid=(0,96,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28842,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28844,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28931,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29063,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29071,34658), 1 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(63,1,0) tid=(0,63,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29130,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29140,34658), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29300,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29384,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29425,34658), 2 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(58,1,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 64158  inst.: 24474464 (ipc=412.3) sim_rate=209183 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:38:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29547,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29626,34658), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (29629,34658), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29753,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29787,34658), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29886,34658), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29945,34658), 1 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(58,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30084,34658), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30360,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30472,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30622,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30934,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31041,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31069,34658), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 6.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 31070
gpu_sim_insn = 12312064
gpu_ipc =     396.2686
gpu_tot_sim_cycle = 65728
gpu_tot_sim_insn = 24624128
gpu_tot_ipc =     374.6368
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 109228
gpu_stall_icnt2sh    = 182986
gpu_total_sim_rate=208679

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 443648
	L1I_total_cache_misses = 2750
	L1I_total_cache_miss_rate = 0.0062
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8559
L1D_cache:
	L1D_cache_core[0]: Access = 5236, Miss = 4632, Miss_rate = 0.885, Pending_hits = 288, Reservation_fails = 24193
	L1D_cache_core[1]: Access = 5544, Miss = 4898, Miss_rate = 0.883, Pending_hits = 281, Reservation_fails = 25295
	L1D_cache_core[2]: Access = 5236, Miss = 4634, Miss_rate = 0.885, Pending_hits = 274, Reservation_fails = 24068
	L1D_cache_core[3]: Access = 5236, Miss = 4684, Miss_rate = 0.895, Pending_hits = 268, Reservation_fails = 25751
	L1D_cache_core[4]: Access = 5544, Miss = 4779, Miss_rate = 0.862, Pending_hits = 376, Reservation_fails = 24880
	L1D_cache_core[5]: Access = 5544, Miss = 4780, Miss_rate = 0.862, Pending_hits = 379, Reservation_fails = 22554
	L1D_cache_core[6]: Access = 5236, Miss = 4644, Miss_rate = 0.887, Pending_hits = 295, Reservation_fails = 24902
	L1D_cache_core[7]: Access = 5236, Miss = 4535, Miss_rate = 0.866, Pending_hits = 328, Reservation_fails = 23450
	L1D_cache_core[8]: Access = 5544, Miss = 4902, Miss_rate = 0.884, Pending_hits = 269, Reservation_fails = 24385
	L1D_cache_core[9]: Access = 5236, Miss = 4535, Miss_rate = 0.866, Pending_hits = 342, Reservation_fails = 23246
	L1D_cache_core[10]: Access = 4928, Miss = 4324, Miss_rate = 0.877, Pending_hits = 330, Reservation_fails = 20440
	L1D_cache_core[11]: Access = 5236, Miss = 4579, Miss_rate = 0.875, Pending_hits = 323, Reservation_fails = 24011
	L1D_cache_core[12]: Access = 4928, Miss = 4345, Miss_rate = 0.882, Pending_hits = 279, Reservation_fails = 23670
	L1D_cache_core[13]: Access = 5236, Miss = 4601, Miss_rate = 0.879, Pending_hits = 319, Reservation_fails = 26048
	L1D_cache_core[14]: Access = 4928, Miss = 4422, Miss_rate = 0.897, Pending_hits = 209, Reservation_fails = 25223
	L1D_total_cache_accesses = 78848
	L1D_total_cache_misses = 69294
	L1D_total_cache_miss_rate = 0.8788
	L1D_total_cache_pending_hits = 4560
	L1D_total_cache_reservation_fails = 362116
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 14848
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0323
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3127
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 263026
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14368
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99090
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 440898
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2750
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8559
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1437, 1140, 1140, 1140, 1140, 1140, 1140, 1434, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 
gpgpu_n_tot_thrd_icount = 26517504
gpgpu_n_tot_w_icount = 828672
gpgpu_n_stall_shd_mem = 402107
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 36526
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 660480
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 5379072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 459264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3127
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3127
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 398980
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:625967	W0_Idle:75807	W0_Scoreboard:361422	W1:50432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:777472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 292208 {8:36526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {40:8192,72:8192,136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4967536 {136:36526,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 1028 
maxdqlatency = 0 
maxmflatency = 1386 
averagemflatency = 407 
max_icnt2mem_latency = 782 
max_icnt2sh_latency = 65727 
mrq_lat_table:21846 	1536 	1857 	3253 	7900 	11048 	11799 	6050 	944 	51 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13182 	38484 	17493 	150 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22795 	7695 	8856 	14882 	10855 	4334 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6805 	20007 	9524 	205 	0 	0 	0 	0 	0 	0 	1953 	13365 	17443 	7 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	96 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        44        36        40        41        36        29        47        44        46        41        44        49        43        38        43        43 
dram[1]:        48        45        44        40        47        36        42        45        41        39        48        43        45        42        49        46 
dram[2]:        41        40        44        47        43        38        42        43        39        42        46        42        44        39        47        43 
dram[3]:        44        43        38        36        36        45        43        33        42        40        48        46        44        45        47        45 
dram[4]:        42        36        34        31        44        28        44        35        46        26        50        45        43        43        50        54 
dram[5]:        46        45        35        37        30        33        42        38        35        34        49        45        35        40        47        48 
maximum service time to same row:
dram[0]:      3172      3173      3856      4382      3306      3373      4094      3317      4161      3737      4497      3806      3930      4301      3963      3293 
dram[1]:      4247      3213      5493      5720      4923      4356      5388      4759      4763      2946      4047      3209      4406      3247      4564      4357 
dram[2]:      3801      3106      5569      4375      3233      3962      4069      5644      5293      5087      6987      6017      5168      5002      4858      5311 
dram[3]:      3017      3716      3660      2735      4440      5776      3174      3522      2447      3461      2978      3317      2584      3696      5668      4615 
dram[4]:      3919      3889      4269      4826      5828      3869      3545      3778      3602      3388      4031      4057      5416      3799      5646      4531 
dram[5]:      3749      4563      4556      4694      2969      3284      3475      2734      4116      3302      4031      3963      3920      3733      4382      6118 
average row accesses per activate:
dram[0]:  4.191781  3.801242  3.835366  4.098039  3.830409  3.952381  3.564593  3.549763  3.495283  3.495283  3.855670  3.848958  3.587065  3.778947  4.093960  4.019355 
dram[1]:  4.138158  4.187920  4.475177  3.968750  3.965116  4.048780  4.032085  4.227778  3.556075  3.724138  4.325843  3.887179  4.248555  4.248555  4.503597  4.105263 
dram[2]:  4.125000  3.826087  4.133333  3.893750  3.734463  4.000000  3.973822  3.674757  3.404546  3.678049  3.778894  3.565421  4.043956  3.688442  4.351724  4.457143 
dram[3]:  4.209459  4.167785  3.931250  4.012739  4.370861  3.726257  3.658537  3.835897  3.309735  3.689655  3.841837  3.793970  4.153409  4.000000  4.224490  3.930380 
dram[4]:  4.103896  4.342466  4.176471  3.585227  4.261147  3.823864  3.984375  3.847716  3.456221  3.614286  4.318436  4.130435  4.010870  4.141243  4.755725  4.165563 
dram[5]:  3.873418  4.438849  4.059603  3.993590  3.839081  4.105590  3.803030  3.738693  3.502392  3.730000  4.148352  3.563107  3.885870  3.765625  4.198630  4.209459 
average row locality = 66285/16906 = 3.920797
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       323       328       335       331       345       350       395       395       396       398       396       393       386       383       329       332 
dram[1]:       335       334       333       334       359       351       395       400       403       404       407       401       390       390       337       331 
dram[2]:       337       329       329       330       354       354       398       401       399       403       402       410       395       392       340       338 
dram[3]:       333       330       333       334       346       352       394       394       396       396       398       399       389       388       333       336 
dram[4]:       336       338       337       335       351       356       401       400       398       401       409       405       393       389       335       336 
dram[5]:       328       329       324       328       354       349       398       394       392       396       401       391       380       387       334       330 
total reads: 35216
bank skew: 410/323 = 1.27
chip skew: 5920/5815 = 1.02
number of total write accesses:
dram[0]:       289       284       294       296       310       314       350       354       345       343       352       346       335       335       281       291 
dram[1]:       294       290       298       301       323       313       359       361       358       352       363       357       345       345       289       293 
dram[2]:       290       287       291       293       307       314       361       356       350       351       350       353       341       342       291       286 
dram[3]:       290       291       296       296       314       315       356       354       352       353       355       356       342       340       288       285 
dram[4]:       296       296       302       296       318       317       364       358       352       358       364       355       345       344       288       293 
dram[5]:       284       288       289       295       314       312       355       350       340       350       354       343       335       336       279       293 
total reads: 31069
bank skew: 364/279 = 1.30
chip skew: 5246/5117 = 1.03
average mf latency per bank:
dram[0]:        413       401       404       410       425       409       416       415       413       410       419       421       409       406       421       414
dram[1]:        414       412       431       437       445       433       440       447       441       423       431       443       437       427       436       421
dram[2]:        445       450       452       447       459       481       471       471       453       454       460       460       461       463       481       472
dram[3]:        377       375       378       398       401       407       407       420       385       394       390       379       392       388       389       389
dram[4]:        410       419       410       459       443       459       437       462       428       455       413       438       424       439       423       445
dram[5]:        419       401       412       416       426       426       419       427       433       413       416       426       422       419       429       428
maximum mf latency per bank:
dram[0]:        890      1056       858      1187      1070      1079      1141      1103       973       995       954      1062       981      1228      1319      1130
dram[1]:        949       916       898       909      1146      1191      1198      1087      1042      1290      1239      1171       919      1166       861       911
dram[2]:        963      1015      1103      1144      1309      1185      1045      1203      1164      1045      1075      1140      1072      1143      1020      1022
dram[3]:       1007       964      1097      1015      1059      1244      1135      1088       960      1148      1017       920      1071      1002       998       923
dram[4]:       1150       971       929      1069      1376      1248      1177      1166      1163      1175       998      1142      1078       877      1030       934
dram[5]:       1174       835      1137       977      1251      1041       994      1045       964      1094      1386      1108       917      1228      1037       918

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86760 n_nop=61150 n_act=2889 n_pre=2873 n_req=10934 n_rd=11630 n_write=8218 bw_util=0.4575
n_activity=69706 dram_eff=0.5695
bk0: 646a 64932i bk1: 656a 65517i bk2: 670a 62943i bk3: 662a 63175i bk4: 690a 61422i bk5: 700a 61597i bk6: 790a 59630i bk7: 790a 58007i bk8: 792a 59491i bk9: 796a 58923i bk10: 792a 58544i bk11: 786a 57916i bk12: 772a 59568i bk13: 766a 58941i bk14: 658a 62872i bk15: 664a 62040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.99949
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86760 n_nop=61220 n_act=2732 n_pre=2716 n_req=11145 n_rd=11808 n_write=8284 bw_util=0.4632
n_activity=68634 dram_eff=0.5855
bk0: 670a 65084i bk1: 668a 65545i bk2: 666a 64326i bk3: 668a 63102i bk4: 718a 61482i bk5: 702a 61885i bk6: 790a 58883i bk7: 800a 58516i bk8: 806a 59225i bk9: 808a 59304i bk10: 814a 57568i bk11: 802a 58646i bk12: 780a 60045i bk13: 780a 59264i bk14: 674a 62372i bk15: 662a 62459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.23407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86760 n_nop=60937 n_act=2868 n_pre=2852 n_req=11074 n_rd=11822 n_write=8281 bw_util=0.4634
n_activity=68454 dram_eff=0.5873
bk0: 674a 65548i bk1: 658a 65556i bk2: 658a 63093i bk3: 660a 64162i bk4: 708a 62137i bk5: 708a 60335i bk6: 796a 58411i bk7: 802a 56595i bk8: 798a 59723i bk9: 806a 59165i bk10: 804a 57986i bk11: 820a 57131i bk12: 790a 58788i bk13: 784a 58329i bk14: 680a 62235i bk15: 676a 61440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.17605
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86760 n_nop=61065 n_act=2831 n_pre=2815 n_req=11034 n_rd=11702 n_write=8347 bw_util=0.4622
n_activity=69511 dram_eff=0.5769
bk0: 666a 66614i bk1: 660a 65043i bk2: 666a 63690i bk3: 668a 63291i bk4: 692a 63181i bk5: 704a 61169i bk6: 788a 58439i bk7: 788a 57695i bk8: 792a 60093i bk9: 792a 59528i bk10: 796a 58985i bk11: 798a 58698i bk12: 778a 59587i bk13: 776a 59732i bk14: 666a 62650i bk15: 672a 63035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.83457
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x800f3e00, atomic=0 1 entries : 0x7f1ff96296a0 :  mf: uid=942214, sid06:w23, part=4, addr=0x800f3e00, load , size=32, unknown  status = IN_PARTITION_DRAM (65724), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86760 n_nop=61052 n_act=2784 n_pre=2768 n_req=11166 n_rd=11840 n_write=8316 bw_util=0.4646
n_activity=68839 dram_eff=0.5856
bk0: 672a 65363i bk1: 676a 65483i bk2: 674a 63814i bk3: 670a 62679i bk4: 702a 62799i bk5: 712a 60931i bk6: 802a 58528i bk7: 800a 58069i bk8: 796a 59371i bk9: 802a 59223i bk10: 818a 58751i bk11: 810a 57495i bk12: 786a 58955i bk13: 778a 57595i bk14: 670a 62738i bk15: 672a 62483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.11664
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=86760 n_nop=61351 n_act=2803 n_pre=2787 n_req=10932 n_rd=11630 n_write=8189 bw_util=0.4569
n_activity=69117 dram_eff=0.5735
bk0: 656a 65485i bk1: 658a 66476i bk2: 648a 64358i bk3: 656a 64070i bk4: 708a 63021i bk5: 698a 61559i bk6: 796a 60269i bk7: 788a 59008i bk8: 784a 60984i bk9: 792a 60626i bk10: 802a 60393i bk11: 782a 59243i bk12: 760a 60551i bk13: 774a 59585i bk14: 668a 63408i bk15: 660a 62696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.53878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5691, Miss = 2905, Miss_rate = 0.510, Pending_hits = 578, Reservation_fails = 182
L2_cache_bank[1]: Access = 5697, Miss = 2910, Miss_rate = 0.511, Pending_hits = 585, Reservation_fails = 49
L2_cache_bank[2]: Access = 5830, Miss = 2959, Miss_rate = 0.508, Pending_hits = 628, Reservation_fails = 345
L2_cache_bank[3]: Access = 5765, Miss = 2945, Miss_rate = 0.511, Pending_hits = 599, Reservation_fails = 244
L2_cache_bank[4]: Access = 5846, Miss = 2954, Miss_rate = 0.505, Pending_hits = 614, Reservation_fails = 376
L2_cache_bank[5]: Access = 5815, Miss = 2957, Miss_rate = 0.509, Pending_hits = 581, Reservation_fails = 387
L2_cache_bank[6]: Access = 5803, Miss = 2922, Miss_rate = 0.504, Pending_hits = 577, Reservation_fails = 186
L2_cache_bank[7]: Access = 5809, Miss = 2929, Miss_rate = 0.504, Pending_hits = 580, Reservation_fails = 275
L2_cache_bank[8]: Access = 5851, Miss = 2960, Miss_rate = 0.506, Pending_hits = 612, Reservation_fails = 532
L2_cache_bank[9]: Access = 5804, Miss = 2960, Miss_rate = 0.510, Pending_hits = 604, Reservation_fails = 776
L2_cache_bank[10]: Access = 5820, Miss = 2911, Miss_rate = 0.500, Pending_hits = 582, Reservation_fails = 261
L2_cache_bank[11]: Access = 5773, Miss = 2904, Miss_rate = 0.503, Pending_hits = 592, Reservation_fails = 331
L2_total_cache_accesses = 69504
L2_total_cache_misses = 35216
L2_total_cache_miss_rate = 0.5067
L2_total_cache_pending_hits = 7132
L2_total_cache_reservation_fails = 3944
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2709
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7883
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7061
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 495
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 153
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 29
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 648
L2_cache_data_port_util = 0.139
L2_cache_fill_port_util = 0.179

icnt_total_pkts_mem_to_simt=216418
icnt_total_pkts_simt_to_mem=159616
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 27.3406
	minimum = 6
	maximum = 396
Network latency average = 20.1005
	minimum = 6
	maximum = 384
Slowest packet = 133149
Flit latency average = 17.8167
	minimum = 6
	maximum = 380
Slowest flit = 362849
Fragmentation average = 0.139613
	minimum = 0
	maximum = 315
Injected packet rate average = 0.0810023
	minimum = 0.0679434 (at node 3)
	maximum = 0.0945285 (at node 17)
Accepted packet rate average = 0.0810023
	minimum = 0.0679434 (at node 3)
	maximum = 0.0945285 (at node 17)
Injected flit rate average = 0.218594
	minimum = 0.158577 (at node 3)
	maximum = 0.295494 (at node 17)
Accepted flit rate average= 0.218594
	minimum = 0.207885 (at node 3)
	maximum = 0.242259 (at node 1)
Injected packet length average = 2.69861
Accepted packet length average = 2.69861
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.6334 (2 samples)
	minimum = 6 (2 samples)
	maximum = 491.5 (2 samples)
Network latency average = 20.8742 (2 samples)
	minimum = 6 (2 samples)
	maximum = 462 (2 samples)
Flit latency average = 18.1465 (2 samples)
	minimum = 6 (2 samples)
	maximum = 436 (2 samples)
Fragmentation average = 0.137345 (2 samples)
	minimum = 0 (2 samples)
	maximum = 335 (2 samples)
Injected packet rate average = 0.0784679 (2 samples)
	minimum = 0.0655517 (2 samples)
	maximum = 0.0910925 (2 samples)
Accepted packet rate average = 0.0784679 (2 samples)
	minimum = 0.0655517 (2 samples)
	maximum = 0.0910925 (2 samples)
Injected flit rate average = 0.212238 (2 samples)
	minimum = 0.151494 (2 samples)
	maximum = 0.288248 (2 samples)
Accepted flit rate average = 0.212238 (2 samples)
	minimum = 0.198928 (2 samples)
	maximum = 0.241232 (2 samples)
Injected packet size average = 2.70478 (2 samples)
Accepted packet size average = 2.70478 (2 samples)
Hops average = 1 (2 samples)
