GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\gowin_pllvr\gowin_pllvr.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\num_of_ones.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\pattern_generator_top.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v'
WARN  (EX3012) : Empty statement in sequential block("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":116)
Analyzing Verilog file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing Verilog file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX2565) : Port 'RESET' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":89)
WARN  (EX2565) : Port 'RESET' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":140)
Compiling module 'Gowin_PLLVR'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\gowin_pllvr\gowin_pllvr.v":9)
Compiling module 'hdmi_tx'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":7)
WARN  (EX3780) : Using initial value of 'CTL' since it is never assigned("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":117)
Compiling module 'synchronous_encoder_serializer'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":1)
Compiling module 'num_of_ones'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\num_of_ones.v":1)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":100)
WARN  (EX1987) : Input port 'RESET' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":140)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":126)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":134)
WARN  (EX1987) : Input port 'RESET' is not connected on this instance("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\hdmi_tx.v":89)
Compiling module 'pattern_generator_top'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\pattern_generator_top.v":4)
Compiling module '**'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (EX2420) : Latch inferred for net '**'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("I:\External Programs\Gowin\Gowin_V1.9.8.03_Education\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "pattern_generator_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "num_of_ones" instantiated to "ones_in_pixel" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":26)
WARN  (NL0002) : The module "num_of_ones" instantiated to "ones_in_pixel" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":26)
WARN  (NL0002) : The module "num_of_ones" instantiated to "ones_in_pixel" is swept in optimizing("D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\synchronous_encoder_serializer.v":26)
[95%] Generate netlist file "D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx.vg" completed
[100%] Generate report file "D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx_syn.rpt.html" completed
GowinSynthesis finish
