/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [22:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_24z;
  reg [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [3:0] celloutsig_0_28z;
  wire [13:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_35z;
  wire [2:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  reg [2:0] celloutsig_0_41z;
  reg [11:0] celloutsig_0_42z;
  wire [3:0] celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_51z;
  wire [13:0] celloutsig_0_52z;
  wire [10:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_78z;
  wire [18:0] celloutsig_0_79z;
  wire [5:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  reg [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [24:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = { celloutsig_0_5z[5:4], celloutsig_0_32z, celloutsig_0_31z } + { celloutsig_0_5z[8:1], celloutsig_0_27z };
  assign celloutsig_0_52z = { celloutsig_0_4z[2:0], celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_49z } + { celloutsig_0_42z[11:2], celloutsig_0_28z };
  assign celloutsig_0_78z = { celloutsig_0_26z[5:4], celloutsig_0_4z } + { celloutsig_0_51z[8:5], celloutsig_0_39z };
  assign celloutsig_0_79z = { celloutsig_0_40z[8], celloutsig_0_9z, celloutsig_0_21z } + { celloutsig_0_52z[12:3], celloutsig_0_51z };
  assign celloutsig_1_2z = in_data[109:97] + { celloutsig_1_0z[13:2], celloutsig_1_1z };
  assign celloutsig_0_16z = { celloutsig_0_6z[10:7], celloutsig_0_9z } + { celloutsig_0_3z[3:2], celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_9z } + in_data[61:48];
  assign celloutsig_0_31z = { celloutsig_0_9z, celloutsig_0_30z } / { 1'h1, celloutsig_0_15z[4:0] };
  assign celloutsig_0_35z = celloutsig_0_4z / { 1'h1, celloutsig_0_5z[4:2], celloutsig_0_2z };
  assign celloutsig_0_39z = celloutsig_0_35z[3:1] / { 1'h1, celloutsig_0_26z[3:2] };
  assign celloutsig_0_4z = in_data[37:33] / { 1'h1, in_data[87:85], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, in_data[112:98] };
  assign celloutsig_1_9z = celloutsig_1_7z[21:15] / { 1'h1, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[4:0] / { 1'h1, celloutsig_0_9z[3:0] };
  assign celloutsig_0_12z = { celloutsig_0_5z[8:7], celloutsig_0_1z } / { 1'h1, celloutsig_0_9z };
  assign celloutsig_0_1z = in_data[63:60] / { 1'h1, celloutsig_0_0z[16:14] };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_11z[2], celloutsig_0_12z } / { 1'h1, celloutsig_0_8z[7:2] };
  assign celloutsig_0_32z = { celloutsig_0_29z[7:0], celloutsig_0_20z } == { celloutsig_0_31z[4:1], celloutsig_0_30z, celloutsig_0_7z };
  assign celloutsig_1_1z = celloutsig_1_0z[9:0] == in_data[111:102];
  assign celloutsig_1_4z = celloutsig_1_0z[14:0] == celloutsig_1_0z[16:2];
  assign celloutsig_0_2z = { celloutsig_0_0z[12:8], celloutsig_0_0z } == in_data[65:38];
  assign celloutsig_0_27z = { celloutsig_0_17z[1], celloutsig_0_21z } == in_data[45:32];
  assign celloutsig_0_30z = celloutsig_0_10z[2:0] == celloutsig_0_16z[5:3];
  assign celloutsig_0_3z = in_data[91:86] % { 1'h1, celloutsig_0_0z[13], celloutsig_0_1z };
  assign celloutsig_0_51z = { celloutsig_0_6z[6:0], celloutsig_0_32z, celloutsig_0_2z } % { 1'h1, celloutsig_0_40z[6:0], celloutsig_0_32z };
  assign celloutsig_1_3z = { celloutsig_1_2z[7:6], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[2:1], in_data[96] };
  assign celloutsig_1_6z = { celloutsig_1_2z[10:7], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z[5:1], in_data[96] };
  assign celloutsig_1_7z = in_data[139:115] % { 1'h1, celloutsig_1_5z[11:1], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_6z[2:0] % { 1'h1, celloutsig_1_5z[8:7] };
  assign celloutsig_1_10z = { celloutsig_1_6z[4:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[6], celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_12z[12:3], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_6z } % { 1'h1, celloutsig_1_2z[4:0], celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_24z = celloutsig_0_12z[4:1] % { 1'h1, celloutsig_0_1z[2:0] };
  assign celloutsig_0_6z = in_data[4] ? { in_data[30:23], celloutsig_0_3z } : celloutsig_0_0z[21:8];
  assign celloutsig_1_0z = in_data[119] ? in_data[151:135] : in_data[144:128];
  assign celloutsig_0_9z = celloutsig_0_3z[3] ? celloutsig_0_6z[13:9] : celloutsig_0_6z[9:5];
  assign celloutsig_1_11z = celloutsig_1_1z ? celloutsig_1_7z[13:7] : { celloutsig_1_2z[6:2], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_12z = celloutsig_1_2z[1] ? { celloutsig_1_7z[17:14], celloutsig_1_3z, celloutsig_1_10z } : celloutsig_1_7z[20:4];
  assign celloutsig_1_15z = celloutsig_1_13z[0] ? celloutsig_1_10z[7:3] : in_data[150:146];
  assign celloutsig_1_18z = in_data[180] ? { celloutsig_1_5z[10:4], celloutsig_1_4z, celloutsig_1_8z } : { celloutsig_1_12z[9:0], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[88:66] <<< in_data[45:23];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z } <<< in_data[66:56];
  assign celloutsig_0_49z = { celloutsig_0_12z[1], celloutsig_0_41z } <<< celloutsig_0_22z;
  assign celloutsig_0_7z = { celloutsig_0_5z[10:6], celloutsig_0_2z } <<< { celloutsig_0_0z[18], celloutsig_0_4z };
  assign celloutsig_0_8z = celloutsig_0_0z[13:4] <<< in_data[26:17];
  assign celloutsig_1_14z = celloutsig_1_11z[5:3] <<< celloutsig_1_12z[3:1];
  assign celloutsig_0_11z = { celloutsig_0_1z[3:2], celloutsig_0_2z } <<< celloutsig_0_8z[7:5];
  assign celloutsig_0_20z = celloutsig_0_15z[5:3] <<< celloutsig_0_16z[6:4];
  assign celloutsig_0_21z = { celloutsig_0_5z[10:7], celloutsig_0_16z } <<< { celloutsig_0_8z[3:0], celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_16z[8:6], celloutsig_0_2z } <<< celloutsig_0_6z[4:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_41z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_41z = celloutsig_0_8z[2:0];
  always_latch
    if (!clkin_data[32]) celloutsig_0_42z = 12'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_42z = { celloutsig_0_15z[5:0], celloutsig_0_26z };
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_13z = { celloutsig_1_7z[4:3], celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_17z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_17z = { celloutsig_0_9z[3], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_26z = 6'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_26z = celloutsig_0_3z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_28z = 4'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_28z = celloutsig_0_3z[4:1];
  assign { out_data[138:128], out_data[122:96], out_data[38:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
