// Seed: 3137458816
module module_0 (
    input tri id_0,
    input wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    output wand id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input tri1 id_8
);
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output wor id_4,
    output uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    output wand id_8,
    output tri0 id_9,
    input wor id_10
);
  assign id_6 = 1'b0;
  tri0 id_12 = id_2;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_5,
      id_6,
      id_12,
      id_5,
      id_7,
      id_12
  );
  assign modCall_1.type_0 = 0;
  uwire id_13;
  uwire id_14 = {id_13{1}};
endmodule
