<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C(15|20) (0x020B30DD)" sof_file="">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <global_info>
    <single attribute="active instance" value="0"/>
    <multi attribute="frame size" size="2" value="1827,1046"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="jtag widget size" size="2" value="424,161"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
  </global_info>
  <instance entity_name="sld_signaltap" is_auto_node="yes" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data vertical scroll position" value="6"/>
      <single attribute="data horizontal scroll position" value="2"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom offset numerator" value="65472"/>
      <single attribute="zoom offset denominator" value="1"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2018/06/15 23:32:00  #0">
      <clock name="auto_stp_external_clock_0" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="CLOCK_50" tap_mode="classic" type="input pin"/>
          <wire name="HEX0[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[6]" tap_mode="classic" type="output pin"/>
          <wire name="SW[7]" tap_mode="classic" type="input pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="CLOCK_50" tap_mode="classic" type="input pin"/>
          <wire name="HEX0[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[6]" tap_mode="classic" type="output pin"/>
          <wire name="SW[7]" tap_mode="classic" type="input pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="CLOCK_50" tap_mode="classic" type="input pin"/>
          <wire name="HEX0[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX0[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX1[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX2[6]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[0]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[1]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[2]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[3]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[4]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[5]" tap_mode="classic" type="output pin"/>
          <wire name="HEX3[6]" tap_mode="classic" type="output pin"/>
          <wire name="SW[7]" tap_mode="classic" type="input pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="HEX0[0]"/>
          <net is_signal_inverted="no" name="HEX0[1]"/>
          <net is_signal_inverted="no" name="HEX0[2]"/>
          <net is_signal_inverted="no" name="HEX0[3]"/>
          <net is_signal_inverted="no" name="HEX0[4]"/>
          <net is_signal_inverted="no" name="HEX0[5]"/>
          <net is_signal_inverted="no" name="HEX0[6]"/>
          <net is_signal_inverted="no" name="HEX1[0]"/>
          <net is_signal_inverted="no" name="HEX1[1]"/>
          <net is_signal_inverted="no" name="HEX1[2]"/>
          <net is_signal_inverted="no" name="HEX1[3]"/>
          <net is_signal_inverted="no" name="HEX1[4]"/>
          <net is_signal_inverted="no" name="HEX1[5]"/>
          <net is_signal_inverted="no" name="HEX1[6]"/>
          <net is_signal_inverted="no" name="HEX2[0]"/>
          <net is_signal_inverted="no" name="HEX2[1]"/>
          <net is_signal_inverted="no" name="HEX2[2]"/>
          <net is_signal_inverted="no" name="HEX2[3]"/>
          <net is_signal_inverted="no" name="HEX2[4]"/>
          <net is_signal_inverted="no" name="HEX2[5]"/>
          <net is_signal_inverted="no" name="HEX2[6]"/>
          <net is_signal_inverted="no" name="HEX3[0]"/>
          <net is_signal_inverted="no" name="HEX3[1]"/>
          <net is_signal_inverted="no" name="HEX3[2]"/>
          <net is_signal_inverted="no" name="HEX3[3]"/>
          <net is_signal_inverted="no" name="HEX3[4]"/>
          <net is_signal_inverted="no" name="HEX3[5]"/>
          <net is_signal_inverted="no" name="HEX3[6]"/>
          <net is_signal_inverted="no" name="SW[7]"/>
          <net is_signal_inverted="no" name="CLOCK_50"/>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="HEX0[0]"/>
          <net is_signal_inverted="no" name="HEX0[1]"/>
          <net is_signal_inverted="no" name="HEX0[2]"/>
          <net is_signal_inverted="no" name="HEX0[3]"/>
          <net is_signal_inverted="no" name="HEX0[4]"/>
          <net is_signal_inverted="no" name="HEX0[5]"/>
          <net is_signal_inverted="no" name="HEX0[6]"/>
          <net is_signal_inverted="no" name="HEX1[0]"/>
          <net is_signal_inverted="no" name="HEX1[1]"/>
          <net is_signal_inverted="no" name="HEX1[2]"/>
          <net is_signal_inverted="no" name="HEX1[3]"/>
          <net is_signal_inverted="no" name="HEX1[4]"/>
          <net is_signal_inverted="no" name="HEX1[5]"/>
          <net is_signal_inverted="no" name="HEX1[6]"/>
          <net is_signal_inverted="no" name="HEX2[0]"/>
          <net is_signal_inverted="no" name="HEX2[1]"/>
          <net is_signal_inverted="no" name="HEX2[2]"/>
          <net is_signal_inverted="no" name="HEX2[3]"/>
          <net is_signal_inverted="no" name="HEX2[4]"/>
          <net is_signal_inverted="no" name="HEX2[5]"/>
          <net is_signal_inverted="no" name="HEX2[6]"/>
          <net is_signal_inverted="no" name="HEX3[0]"/>
          <net is_signal_inverted="no" name="HEX3[1]"/>
          <net is_signal_inverted="no" name="HEX3[2]"/>
          <net is_signal_inverted="no" name="HEX3[3]"/>
          <net is_signal_inverted="no" name="HEX3[4]"/>
          <net is_signal_inverted="no" name="HEX3[5]"/>
          <net is_signal_inverted="no" name="HEX3[6]"/>
          <net is_signal_inverted="no" name="SW[7]"/>
          <net is_signal_inverted="no" name="CLOCK_50"/>
        </setup_view>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2018/06/15 23:35:20  #0" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="port" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'SW[7]' == either edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>000000000000000000000000000000
            <pwr_up_transitional>000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2018/06/15 23:35:20  #1"/>
          <extradata/>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
</session>
