;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME: SampleFreq.inc
;;   Version: 2.5, Updated on 2013/5/19 at 10:42:31
;;  Generated by PSoC Designer 5.4.2946
;;
;;  DESCRIPTION: Assembler declarations for the Counter24 user module interface
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************

include "m8c.inc"


;--------------------------------------------------
; Constants for SampleFreq API's.
;--------------------------------------------------

SampleFreq_CONTROL_REG_START_BIT:          equ 0x01    ; Control register start bit
SampleFreq_INT_REG:                        equ 0x0e1
SampleFreq_INT_MASK:                       equ 0x40


;--------------------------------------------------
; Constants for SampleFreq user defined values
;--------------------------------------------------

SampleFreq_PERIOD:                         equ 0x25f7
SampleFreq_COMPARE_VALUE:                  equ 0x12fc


;--------------------------------------------------
; Register Address Constants for SampleFreq
;--------------------------------------------------

SampleFreq_COUNTER_LSB_REG:            equ 0x30   ; DR0 Counter register
SampleFreq_COUNTER_ISB_REG:            equ 0x34
SampleFreq_COUNTER_MSB_REG:            equ 0x38
SampleFreq_PERIOD_LSB_REG:             equ 0x31   ; DR1 Period register
SampleFreq_PERIOD_ISB_REG:             equ 0x35
SampleFreq_PERIOD_MSB_REG:             equ 0x39
SampleFreq_COMPARE_LSB_REG:            equ 0x32   ; DR2 CompareValue register
SampleFreq_COMPARE_ISB_REG:            equ 0x36
SampleFreq_COMPARE_MSB_REG:            equ 0x3a
SampleFreq_CONTROL_LSB_REG:            equ 0x33   ; Control register
SampleFreq_CONTROL_ISB_REG:            equ 0x37
SampleFreq_CONTROL_MSB_REG:            equ 0x3b
SampleFreq_FUNC_LSB_REG:               equ 0x30   ; Function register
SampleFreq_FUNC_ISB_REG:               equ 0x34
SampleFreq_FUNC_MSB_REG:               equ 0x38
SampleFreq_INPUT_LSB_REG:              equ 0x31   ; Input register
SampleFreq_INPUT_ISB_REG:              equ 0x35
SampleFreq_INPUT_MSB_REG:              equ 0x39
SampleFreq_OUTPUT_LSB_REG:             equ 0x32   ; Output register
SampleFreq_OUTPUT_ISB_REG:             equ 0x36
SampleFreq_OUTPUT_MSB_REG:             equ 0x3a


;--------------------------------------------------
; SampleFreq Macro 'Functions'
;--------------------------------------------------

   macro SampleFreq_Start_M
   or    reg[SampleFreq_CONTROL_LSB_REG],  SampleFreq_CONTROL_REG_START_BIT
   endm

   macro SampleFreq_Stop_M
   and   reg[SampleFreq_CONTROL_LSB_REG], ~SampleFreq_CONTROL_REG_START_BIT
   endm

   macro SampleFreq_EnableInt_M
   M8C_EnableIntMask SampleFreq_INT_REG, SampleFreq_INT_MASK
   endm

   macro SampleFreq_DisableInt_M
   M8C_DisableIntMask SampleFreq_INT_REG, SampleFreq_INT_MASK
   endm


; end of file SampleFreq.inc
