# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/jeons/Desktop/src/check_expression.v
