Reading OpenROAD database at '/home/asic/workspace/mul_32/runs/RUN_2025-09-22_05-35-53/41-openroad-repairantennas/1-diodeinsertion/mul_32.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 200
[INFO] Setting input delay to: 200
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   mul_32
Die area:                 ( 0 0 ) ( 338180 348900 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     7800
Number of terminals:      131
Number of snets:          2
Number of nets:           6071

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 321.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 172304.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 16372.
[INFO DRT-0033] via shape region query size = 1815.
[INFO DRT-0033] met2 shape region query size = 1157.
[INFO DRT-0033] via2 shape region query size = 1452.
[INFO DRT-0033] met3 shape region query size = 1150.
[INFO DRT-0033] via3 shape region query size = 1452.
[INFO DRT-0033] met4 shape region query size = 393.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1285 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 315 unique inst patterns.
[INFO DRT-0084]   Complete 3506 groups.
#scanned instances     = 7800
#unique  instances     = 321
#stdCellGenAp          = 9448
#stdCellValidPlanarAp  = 58
#stdCellValidViaAp     = 7413
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 22314
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:05, elapsed time = 00:00:06, memory = 173.29 (MB), peak = 173.29 (MB)

[INFO DRT-0157] Number of guides:     41083

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 49 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 50 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 15429.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 11279.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 5488.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 228.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 62.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 20979 vertical wires in 1 frboxes and 11507 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1725 vertical wires in 1 frboxes and 3544 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 274.04 (MB), peak = 274.04 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 279.04 (MB), peak = 279.04 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 661.84 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 565.52 (MB).
    Completing 30% with 623 violations.
    elapsed time = 00:00:07, memory = 452.95 (MB).
    Completing 40% with 623 violations.
    elapsed time = 00:00:09, memory = 760.57 (MB).
    Completing 50% with 623 violations.
    elapsed time = 00:00:11, memory = 738.48 (MB).
    Completing 60% with 1261 violations.
    elapsed time = 00:00:14, memory = 803.23 (MB).
    Completing 70% with 1261 violations.
    elapsed time = 00:00:17, memory = 818.48 (MB).
    Completing 80% with 1891 violations.
    elapsed time = 00:00:20, memory = 759.07 (MB).
    Completing 90% with 1891 violations.
    elapsed time = 00:00:22, memory = 948.42 (MB).
    Completing 100% with 2582 violations.
    elapsed time = 00:00:25, memory = 785.00 (MB).
[INFO DRT-0199]   Number of violations = 2835.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0     12      0      0      0
Metal Spacing       74      0    579     57     20
Min Hole             0      0      2      1      0
Recheck              3      0    183     66      1
Short                0      0   1771     66      0
[INFO DRT-0267] cpu time = 00:02:36, elapsed time = 00:00:25, memory = 1120.37 (MB), peak = 1120.37 (MB)
Total wire length = 157442 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 76547 um.
Total wire length on LAYER met2 = 71753 um.
Total wire length on LAYER met3 = 5518 um.
Total wire length on LAYER met4 = 3623 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 44377.
Up-via summary (total 44377):

------------------------
 FR_MASTERSLICE        0
            li1    22344
           met1    21538
           met2      372
           met3      123
           met4        0
------------------------
                   44377


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2835 violations.
    elapsed time = 00:00:01, memory = 1253.87 (MB).
    Completing 20% with 2835 violations.
    elapsed time = 00:00:03, memory = 1233.20 (MB).
    Completing 30% with 2491 violations.
    elapsed time = 00:00:07, memory = 1360.05 (MB).
    Completing 40% with 2491 violations.
    elapsed time = 00:00:09, memory = 1369.93 (MB).
    Completing 50% with 2491 violations.
    elapsed time = 00:00:12, memory = 1230.25 (MB).
    Completing 60% with 2234 violations.
    elapsed time = 00:00:13, memory = 1380.37 (MB).
    Completing 70% with 2234 violations.
    elapsed time = 00:00:16, memory = 1347.37 (MB).
    Completing 80% with 1907 violations.
    elapsed time = 00:00:18, memory = 1310.39 (MB).
    Completing 90% with 1907 violations.
    elapsed time = 00:00:21, memory = 1294.45 (MB).
    Completing 100% with 1615 violations.
    elapsed time = 00:00:23, memory = 1260.31 (MB).
[INFO DRT-0199]   Number of violations = 1615.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          5      0      0      0
Metal Spacing        0    348     42      8
Recheck              0      4      0      0
Short                0   1190     18      0
[INFO DRT-0267] cpu time = 00:02:20, elapsed time = 00:00:23, memory = 1263.31 (MB), peak = 1382.62 (MB)
Total wire length = 156491 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75983 um.
Total wire length on LAYER met2 = 71334 um.
Total wire length on LAYER met3 = 5587 um.
Total wire length on LAYER met4 = 3585 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43987.
Up-via summary (total 43987):

------------------------
 FR_MASTERSLICE        0
            li1    22316
           met1    21175
           met2      380
           met3      116
           met4        0
------------------------
                   43987


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1615 violations.
    elapsed time = 00:00:00, memory = 1414.94 (MB).
    Completing 20% with 1615 violations.
    elapsed time = 00:00:03, memory = 1380.82 (MB).
    Completing 30% with 1517 violations.
    elapsed time = 00:00:06, memory = 1359.41 (MB).
    Completing 40% with 1517 violations.
    elapsed time = 00:00:09, memory = 1344.67 (MB).
    Completing 50% with 1517 violations.
    elapsed time = 00:00:13, memory = 1310.20 (MB).
    Completing 60% with 1428 violations.
    elapsed time = 00:00:15, memory = 1387.20 (MB).
    Completing 70% with 1428 violations.
    elapsed time = 00:00:17, memory = 1355.89 (MB).
    Completing 80% with 1385 violations.
    elapsed time = 00:00:21, memory = 1472.48 (MB).
    Completing 90% with 1385 violations.
    elapsed time = 00:00:23, memory = 1477.23 (MB).
    Completing 100% with 1323 violations.
    elapsed time = 00:00:26, memory = 1338.85 (MB).
[INFO DRT-0199]   Number of violations = 1323.
Viol/Layer        mcon   met1   met2
Cut Spacing          4      0      0
Metal Spacing        0    339     27
Short                0    932     21
[INFO DRT-0267] cpu time = 00:02:18, elapsed time = 00:00:28, memory = 1338.85 (MB), peak = 1477.23 (MB)
Total wire length = 156201 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 75808 um.
Total wire length on LAYER met2 = 71196 um.
Total wire length on LAYER met3 = 5596 um.
Total wire length on LAYER met4 = 3599 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 43853.
Up-via summary (total 43853):

------------------------
 FR_MASTERSLICE        0
            li1    22316
           met1    21036
           met2      382
           met3      119
           met4        0
------------------------
                   43853


[INFO DRT-0195] Start 3rd optimization iteration.
[INFO DRT-0199]   Number of violations = 108.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     32      4
Short                0     70      0
[INFO DRT-0267] cpu time = 00:01:32, elapsed time = 00:00:15, memory = 1391.81 (MB), peak = 1477.23 (MB)
Total wire length = 156041 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72780 um.
Total wire length on LAYER met2 = 71460 um.
Total wire length on LAYER met3 = 8231 um.
Total wire length on LAYER met4 = 3569 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 44631.
Up-via summary (total 44631):

------------------------
 FR_MASTERSLICE        0
            li1    22316
           met1    21351
           met2      847
           met3      117
           met4        0
------------------------
                   44631


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 108 violations.
    elapsed time = 00:00:00, memory = 1391.81 (MB).
    Completing 20% with 108 violations.
    elapsed time = 00:00:00, memory = 1391.81 (MB).
    Completing 30% with 102 violations.
    elapsed time = 00:00:00, memory = 1391.81 (MB).
    Completing 40% with 102 violations.
    elapsed time = 00:00:00, memory = 1391.81 (MB).
    Completing 50% with 102 violations.
    elapsed time = 00:00:01, memory = 1394.81 (MB).
    Completing 60% with 64 violations.
    elapsed time = 00:00:01, memory = 1394.81 (MB).
    Completing 70% with 64 violations.
    elapsed time = 00:00:01, memory = 1394.81 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:02, memory = 1394.81 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:02, memory = 1394.81 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 1394.75 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:03, memory = 1394.75 (MB), peak = 1477.23 (MB)
Total wire length = 156023 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72622 um.
Total wire length on LAYER met2 = 71477 um.
Total wire length on LAYER met3 = 8365 um.
Total wire length on LAYER met4 = 3558 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 44651.
Up-via summary (total 44651):

------------------------
 FR_MASTERSLICE        0
            li1    22316
           met1    21358
           met2      862
           met3      115
           met4        0
------------------------
                   44651


[INFO DRT-0198] Complete detail routing.
Total wire length = 156023 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 72622 um.
Total wire length on LAYER met2 = 71477 um.
Total wire length on LAYER met3 = 8365 um.
Total wire length on LAYER met4 = 3558 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 44651.
Up-via summary (total 44651):

------------------------
 FR_MASTERSLICE        0
            li1    22316
           met1    21358
           met2      862
           met3      115
           met4        0
------------------------
                   44651


[INFO DRT-0267] cpu time = 00:08:56, elapsed time = 00:01:36, memory = 1394.75 (MB), peak = 1477.23 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               240     900.86
  Tap cell                               1525    1908.08
  Antenna cell                             29      72.57
  Timing Repair Buffer                    635    3574.68
  Inverter                                 69     259.00
  Multi-Input combinational cell         5302   39969.58
  Total                                  7800   46684.77
Writing OpenROAD database to '/home/asic/workspace/mul_32/runs/RUN_2025-09-22_05-35-53/43-openroad-detailedrouting/mul_32.odb'…
Writing netlist to '/home/asic/workspace/mul_32/runs/RUN_2025-09-22_05-35-53/43-openroad-detailedrouting/mul_32.nl.v'…
Writing powered netlist to '/home/asic/workspace/mul_32/runs/RUN_2025-09-22_05-35-53/43-openroad-detailedrouting/mul_32.pnl.v'…
Writing layout to '/home/asic/workspace/mul_32/runs/RUN_2025-09-22_05-35-53/43-openroad-detailedrouting/mul_32.def'…
Writing timing constraints to '/home/asic/workspace/mul_32/runs/RUN_2025-09-22_05-35-53/43-openroad-detailedrouting/mul_32.sdc'…
