# Verilog-8Bit-Shiftreg
Shift register with asynchronous reset
