
CableTesterATAx0001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021dc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002298  08002298  00012298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080022d0  080022d0  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  080022d0  080022d0  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  080022d0  080022d0  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080022d0  080022d0  000122d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080022d4  080022d4  000122d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  080022d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000030  08002308  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000c8  08002308  000200c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000808a  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001479  00000000  00000000  000280e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008c0  00000000  00000000  00029560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000818  00000000  00000000  00029e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019df4  00000000  00000000  0002a638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000099ae  00000000  00000000  0004442c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a017b  00000000  00000000  0004ddda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000edf55  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f34  00000000  00000000  000edfa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000030 	.word	0x20000030
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002280 	.word	0x08002280

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000034 	.word	0x20000034
 8000100:	08002280 	.word	0x08002280

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000222:	f000 fbd9 	bl	80009d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000226:	f000 f9bf 	bl	80005a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022a:	f000 fa61 	bl	80006f0 <MX_GPIO_Init>
  MX_TIM3_Init();
 800022e:	f000 fa07 	bl	8000640 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Установить все линии в первоначальное положение
  HAL_GPIO_WritePin(STP_SR_LED_nCLR_GPIO_Port, STP_SR_LED_nCLR_Pin, GPIO_PIN_SET);
 8000232:	2390      	movs	r3, #144	; 0x90
 8000234:	05db      	lsls	r3, r3, #23
 8000236:	2201      	movs	r2, #1
 8000238:	2140      	movs	r1, #64	; 0x40
 800023a:	0018      	movs	r0, r3
 800023c:	f000 fe86 	bl	8000f4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STP_SR_LED_CLK_GPIO_Port, STP_SR_LED_CLK_Pin, GPIO_PIN_RESET);
 8000240:	2390      	movs	r3, #144	; 0x90
 8000242:	05db      	lsls	r3, r3, #23
 8000244:	2200      	movs	r2, #0
 8000246:	2180      	movs	r1, #128	; 0x80
 8000248:	0018      	movs	r0, r3
 800024a:	f000 fe7f 	bl	8000f4c <HAL_GPIO_WritePin>

  ClearLEDSR();
 800024e:	f000 fa87 	bl	8000760 <ClearLEDSR>

  // Запустить таймер
  if (m_USE_TIMER){

  HAL_TIM_Base_Start_IT(&htim3);
 8000252:	4bbb      	ldr	r3, [pc, #748]	; (8000540 <main+0x324>)
 8000254:	0018      	movs	r0, r3
 8000256:	f001 fc03 	bl	8001a60 <HAL_TIM_Base_Start_IT>
  }

                                                   /* TIME SETTINGS*/

  /*AHBPrescTable * APBPrescTable */
  g_frequency = HAL_RCC_GetPCLK1Freq();
 800025a:	f001 fb71 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 800025e:	0002      	movs	r2, r0
 8000260:	4bb8      	ldr	r3, [pc, #736]	; (8000544 <main+0x328>)
 8000262:	601a      	str	r2, [r3, #0]

  HAL_RCC_GetClockConfig(&sClokConfig, &pFLatency);
 8000264:	4ab8      	ldr	r2, [pc, #736]	; (8000548 <main+0x32c>)
 8000266:	4bb9      	ldr	r3, [pc, #740]	; (800054c <main+0x330>)
 8000268:	0011      	movs	r1, r2
 800026a:	0018      	movs	r0, r3
 800026c:	f001 fb7e 	bl	800196c <HAL_RCC_GetClockConfig>
  //u32Prescaler = sClokConfig.APB1CLKDivider;
  u32Prescaler = htim3.Init.Prescaler;
 8000270:	4bb3      	ldr	r3, [pc, #716]	; (8000540 <main+0x324>)
 8000272:	685a      	ldr	r2, [r3, #4]
 8000274:	4bb6      	ldr	r3, [pc, #728]	; (8000550 <main+0x334>)
 8000276:	601a      	str	r2, [r3, #0]
  g_u32TimePeriod = ((g_frequency * m_TIME_TRIGGERING_LED_MS) / ((u32Prescaler + 1) * 1000)) - 1;
 8000278:	4bb2      	ldr	r3, [pc, #712]	; (8000544 <main+0x328>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	2264      	movs	r2, #100	; 0x64
 800027e:	435a      	muls	r2, r3
 8000280:	0010      	movs	r0, r2
 8000282:	4bb3      	ldr	r3, [pc, #716]	; (8000550 <main+0x334>)
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	1c5a      	adds	r2, r3, #1
 8000288:	0013      	movs	r3, r2
 800028a:	015b      	lsls	r3, r3, #5
 800028c:	1a9b      	subs	r3, r3, r2
 800028e:	009b      	lsls	r3, r3, #2
 8000290:	189b      	adds	r3, r3, r2
 8000292:	00db      	lsls	r3, r3, #3
 8000294:	0019      	movs	r1, r3
 8000296:	f7ff ff35 	bl	8000104 <__udivsi3>
 800029a:	0003      	movs	r3, r0
 800029c:	3b01      	subs	r3, #1
 800029e:	001a      	movs	r2, r3
 80002a0:	4bac      	ldr	r3, [pc, #688]	; (8000554 <main+0x338>)
 80002a2:	601a      	str	r2, [r3, #0]
  __HAL_TIM_SET_AUTORELOAD(&htim3, g_u32TimePeriod);
 80002a4:	4bab      	ldr	r3, [pc, #684]	; (8000554 <main+0x338>)
 80002a6:	681a      	ldr	r2, [r3, #0]
 80002a8:	4ba5      	ldr	r3, [pc, #660]	; (8000540 <main+0x324>)
 80002aa:	681b      	ldr	r3, [r3, #0]
 80002ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80002ae:	4ba9      	ldr	r3, [pc, #676]	; (8000554 <main+0x338>)
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	001a      	movs	r2, r3
 80002b4:	4ba2      	ldr	r3, [pc, #648]	; (8000540 <main+0x324>)
 80002b6:	60da      	str	r2, [r3, #12]

    /* USER CODE BEGIN 3 */

	  //сформировали что отобразить

	  if (g_u8StepNumber == 0){
 80002b8:	4ba7      	ldr	r3, [pc, #668]	; (8000558 <main+0x33c>)
 80002ba:	781b      	ldrb	r3, [r3, #0]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d11f      	bne.n	8000300 <main+0xe4>

		  if (g_u8ActiveRawColor == m_GREEN_COLOR) {
 80002c0:	4ba6      	ldr	r3, [pc, #664]	; (800055c <main+0x340>)
 80002c2:	781b      	ldrb	r3, [r3, #0]
 80002c4:	2b01      	cmp	r3, #1
 80002c6:	d11b      	bne.n	8000300 <main+0xe4>
			  g_u8LEDCallGreenData = (m_LED_ON << g_au8GreenCalls[g_u8ActiveRaw]);
 80002c8:	4ba5      	ldr	r3, [pc, #660]	; (8000560 <main+0x344>)
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	001a      	movs	r2, r3
 80002ce:	4ba5      	ldr	r3, [pc, #660]	; (8000564 <main+0x348>)
 80002d0:	5c9b      	ldrb	r3, [r3, r2]
 80002d2:	001a      	movs	r2, r3
 80002d4:	2301      	movs	r3, #1
 80002d6:	4093      	lsls	r3, r2
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	4ba3      	ldr	r3, [pc, #652]	; (8000568 <main+0x34c>)
 80002dc:	701a      	strb	r2, [r3, #0]
			  g_u8LEDRespGreenData = (m_LED_ON << g_au8GreenResponses[g_u8ActiveRaw]);
 80002de:	4ba0      	ldr	r3, [pc, #640]	; (8000560 <main+0x344>)
 80002e0:	781b      	ldrb	r3, [r3, #0]
 80002e2:	001a      	movs	r2, r3
 80002e4:	4ba1      	ldr	r3, [pc, #644]	; (800056c <main+0x350>)
 80002e6:	5c9b      	ldrb	r3, [r3, r2]
 80002e8:	001a      	movs	r2, r3
 80002ea:	2301      	movs	r3, #1
 80002ec:	4093      	lsls	r3, r2
 80002ee:	b2da      	uxtb	r2, r3
 80002f0:	4b9f      	ldr	r3, [pc, #636]	; (8000570 <main+0x354>)
 80002f2:	701a      	strb	r2, [r3, #0]
			  g_u8LEDCallRedData = m_LED_OFF;
 80002f4:	4b9f      	ldr	r3, [pc, #636]	; (8000574 <main+0x358>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	701a      	strb	r2, [r3, #0]
			  g_u8LEDRespRedData = m_LED_OFF;
 80002fa:	4b9f      	ldr	r3, [pc, #636]	; (8000578 <main+0x35c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	701a      	strb	r2, [r3, #0]
//			  g_u8LEDCallGreenData = m_LED_OFF;
//			  g_u8LEDRespGreenData = m_LED_OFF;
//		  }
	  }

	  if (g_u8StepNumber != 0) {
 8000300:	4b95      	ldr	r3, [pc, #596]	; (8000558 <main+0x33c>)
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d040      	beq.n	800038a <main+0x16e>

		  g_u8BinaryGreen = g_u8BinaryGreen | (m_SR_DATA_bm << g_au8GreenCalls[m_NUMBER_OF_LINES - g_u8StepNumber]); /*для того, чтобы осталось перемигиваться раскомментить*/
 8000308:	4b93      	ldr	r3, [pc, #588]	; (8000558 <main+0x33c>)
 800030a:	781b      	ldrb	r3, [r3, #0]
 800030c:	001a      	movs	r2, r3
 800030e:	2308      	movs	r3, #8
 8000310:	1a9b      	subs	r3, r3, r2
 8000312:	4a94      	ldr	r2, [pc, #592]	; (8000564 <main+0x348>)
 8000314:	5cd3      	ldrb	r3, [r2, r3]
 8000316:	001a      	movs	r2, r3
 8000318:	2301      	movs	r3, #1
 800031a:	4093      	lsls	r3, r2
 800031c:	b25a      	sxtb	r2, r3
 800031e:	4b97      	ldr	r3, [pc, #604]	; (800057c <main+0x360>)
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	b25b      	sxtb	r3, r3
 8000324:	4313      	orrs	r3, r2
 8000326:	b25b      	sxtb	r3, r3
 8000328:	b2da      	uxtb	r2, r3
 800032a:	4b94      	ldr	r3, [pc, #592]	; (800057c <main+0x360>)
 800032c:	701a      	strb	r2, [r3, #0]

	//	  g_u8BinaryRed = g_u8BinaryRed | (m_SR_DATA_bm << g_au8RedCalls[m_NUMBER_OF_LINES - g_u8StepNumber]);

		  if (g_u8ActiveRawColor == m_GREEN_COLOR) {
 800032e:	4b8b      	ldr	r3, [pc, #556]	; (800055c <main+0x340>)
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d129      	bne.n	800038a <main+0x16e>

			  g_u8LEDCallGreenData = (m_LED_ON << g_au8GreenCalls[g_u8ActiveRaw]) | (g_u8BinaryGreen);
 8000336:	4b8a      	ldr	r3, [pc, #552]	; (8000560 <main+0x344>)
 8000338:	781b      	ldrb	r3, [r3, #0]
 800033a:	001a      	movs	r2, r3
 800033c:	4b89      	ldr	r3, [pc, #548]	; (8000564 <main+0x348>)
 800033e:	5c9b      	ldrb	r3, [r3, r2]
 8000340:	001a      	movs	r2, r3
 8000342:	2301      	movs	r3, #1
 8000344:	4093      	lsls	r3, r2
 8000346:	b25a      	sxtb	r2, r3
 8000348:	4b8c      	ldr	r3, [pc, #560]	; (800057c <main+0x360>)
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	b25b      	sxtb	r3, r3
 800034e:	4313      	orrs	r3, r2
 8000350:	b25b      	sxtb	r3, r3
 8000352:	b2da      	uxtb	r2, r3
 8000354:	4b84      	ldr	r3, [pc, #528]	; (8000568 <main+0x34c>)
 8000356:	701a      	strb	r2, [r3, #0]
			  g_u8LEDRespGreenData = (m_LED_ON << g_au8GreenResponses[g_u8ActiveRaw]) | (g_u8BinaryGreen);
 8000358:	4b81      	ldr	r3, [pc, #516]	; (8000560 <main+0x344>)
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	001a      	movs	r2, r3
 800035e:	4b83      	ldr	r3, [pc, #524]	; (800056c <main+0x350>)
 8000360:	5c9b      	ldrb	r3, [r3, r2]
 8000362:	001a      	movs	r2, r3
 8000364:	2301      	movs	r3, #1
 8000366:	4093      	lsls	r3, r2
 8000368:	b25a      	sxtb	r2, r3
 800036a:	4b84      	ldr	r3, [pc, #528]	; (800057c <main+0x360>)
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	b25b      	sxtb	r3, r3
 8000370:	4313      	orrs	r3, r2
 8000372:	b25b      	sxtb	r3, r3
 8000374:	b2da      	uxtb	r2, r3
 8000376:	4b7e      	ldr	r3, [pc, #504]	; (8000570 <main+0x354>)
 8000378:	701a      	strb	r2, [r3, #0]
			  g_u8LEDCallRedData = m_LED_OFF | (g_u8BinaryRed);
 800037a:	4b81      	ldr	r3, [pc, #516]	; (8000580 <main+0x364>)
 800037c:	781a      	ldrb	r2, [r3, #0]
 800037e:	4b7d      	ldr	r3, [pc, #500]	; (8000574 <main+0x358>)
 8000380:	701a      	strb	r2, [r3, #0]
			  g_u8LEDRespRedData = m_LED_OFF | (g_u8BinaryRed);
 8000382:	4b7f      	ldr	r3, [pc, #508]	; (8000580 <main+0x364>)
 8000384:	781a      	ldrb	r2, [r3, #0]
 8000386:	4b7c      	ldr	r3, [pc, #496]	; (8000578 <main+0x35c>)
 8000388:	701a      	strb	r2, [r3, #0]
//			  g_u8LEDCallGreenData = m_LED_OFF | (g_u8BinaryGreen);
//			  g_u8LEDRespGreenData = m_LED_OFF | (g_u8BinaryGreen);
//   	      }
      }

	  if (g_u8ActiveRawColor == m_YELLOW_COLOR) {
 800038a:	4b74      	ldr	r3, [pc, #464]	; (800055c <main+0x340>)
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	2b00      	cmp	r3, #0
 8000390:	d12b      	bne.n	80003ea <main+0x1ce>

			 g_u8LEDCallGreenData = m_LED_ON << g_au8GreenCalls[g_u8ActiveRaw];
 8000392:	4b73      	ldr	r3, [pc, #460]	; (8000560 <main+0x344>)
 8000394:	781b      	ldrb	r3, [r3, #0]
 8000396:	001a      	movs	r2, r3
 8000398:	4b72      	ldr	r3, [pc, #456]	; (8000564 <main+0x348>)
 800039a:	5c9b      	ldrb	r3, [r3, r2]
 800039c:	001a      	movs	r2, r3
 800039e:	2301      	movs	r3, #1
 80003a0:	4093      	lsls	r3, r2
 80003a2:	b2da      	uxtb	r2, r3
 80003a4:	4b70      	ldr	r3, [pc, #448]	; (8000568 <main+0x34c>)
 80003a6:	701a      	strb	r2, [r3, #0]
			 g_u8LEDRespGreenData = m_LED_ON << g_au8GreenResponses[g_u8ActiveRaw];
 80003a8:	4b6d      	ldr	r3, [pc, #436]	; (8000560 <main+0x344>)
 80003aa:	781b      	ldrb	r3, [r3, #0]
 80003ac:	001a      	movs	r2, r3
 80003ae:	4b6f      	ldr	r3, [pc, #444]	; (800056c <main+0x350>)
 80003b0:	5c9b      	ldrb	r3, [r3, r2]
 80003b2:	001a      	movs	r2, r3
 80003b4:	2301      	movs	r3, #1
 80003b6:	4093      	lsls	r3, r2
 80003b8:	b2da      	uxtb	r2, r3
 80003ba:	4b6d      	ldr	r3, [pc, #436]	; (8000570 <main+0x354>)
 80003bc:	701a      	strb	r2, [r3, #0]
			 g_u8LEDCallRedData = m_LED_ON << g_au8RedCalls[g_u8ActiveRaw];
 80003be:	4b68      	ldr	r3, [pc, #416]	; (8000560 <main+0x344>)
 80003c0:	781b      	ldrb	r3, [r3, #0]
 80003c2:	001a      	movs	r2, r3
 80003c4:	4b6f      	ldr	r3, [pc, #444]	; (8000584 <main+0x368>)
 80003c6:	5c9b      	ldrb	r3, [r3, r2]
 80003c8:	001a      	movs	r2, r3
 80003ca:	2301      	movs	r3, #1
 80003cc:	4093      	lsls	r3, r2
 80003ce:	b2da      	uxtb	r2, r3
 80003d0:	4b68      	ldr	r3, [pc, #416]	; (8000574 <main+0x358>)
 80003d2:	701a      	strb	r2, [r3, #0]
			 g_u8LEDRespRedData = m_LED_ON << g_au8RedResponses[g_u8ActiveRaw];
 80003d4:	4b62      	ldr	r3, [pc, #392]	; (8000560 <main+0x344>)
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	001a      	movs	r2, r3
 80003da:	4b6b      	ldr	r3, [pc, #428]	; (8000588 <main+0x36c>)
 80003dc:	5c9b      	ldrb	r3, [r3, r2]
 80003de:	001a      	movs	r2, r3
 80003e0:	2301      	movs	r3, #1
 80003e2:	4093      	lsls	r3, r2
 80003e4:	b2da      	uxtb	r2, r3
 80003e6:	4b64      	ldr	r3, [pc, #400]	; (8000578 <main+0x35c>)
 80003e8:	701a      	strb	r2, [r3, #0]
	  }

	  //отобразили

	  if (g_u8NeedToDisplayLEDData) {
 80003ea:	4b68      	ldr	r3, [pc, #416]	; (800058c <main+0x370>)
 80003ec:	781b      	ldrb	r3, [r3, #0]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d031      	beq.n	8000456 <main+0x23a>
		  ClearLEDSR();
 80003f2:	f000 f9b5 	bl	8000760 <ClearLEDSR>
		  LoadLEDSR();
 80003f6:	f000 f9c7 	bl	8000788 <LoadLEDSR>


		  if (m_USE_TIMER) {
			  g_u8NeedToDisplayLEDData = 0;
 80003fa:	4b64      	ldr	r3, [pc, #400]	; (800058c <main+0x370>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	701a      	strb	r2, [r3, #0]

	//	  g_u8ActiveRawColor++;

	//	  if (g_u8ActiveRawColor == m_NUMBER_OF_COLORS) {
	//		  g_u8ActiveRawColor = 1;
			  g_u8ActiveRaw++;
 8000400:	4b57      	ldr	r3, [pc, #348]	; (8000560 <main+0x344>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	3301      	adds	r3, #1
 8000406:	b2da      	uxtb	r2, r3
 8000408:	4b55      	ldr	r3, [pc, #340]	; (8000560 <main+0x344>)
 800040a:	701a      	strb	r2, [r3, #0]
	//	  }
		  if (g_u8ActiveRaw + g_u8StepNumber == m_NUMBER_OF_LINES) {
 800040c:	4b54      	ldr	r3, [pc, #336]	; (8000560 <main+0x344>)
 800040e:	781b      	ldrb	r3, [r3, #0]
 8000410:	001a      	movs	r2, r3
 8000412:	4b51      	ldr	r3, [pc, #324]	; (8000558 <main+0x33c>)
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	18d3      	adds	r3, r2, r3
 8000418:	2b08      	cmp	r3, #8
 800041a:	d11c      	bne.n	8000456 <main+0x23a>
			  g_u8ActiveRaw = 0;
 800041c:	4b50      	ldr	r3, [pc, #320]	; (8000560 <main+0x344>)
 800041e:	2200      	movs	r2, #0
 8000420:	701a      	strb	r2, [r3, #0]
			  g_u8StepNumber++;
 8000422:	4b4d      	ldr	r3, [pc, #308]	; (8000558 <main+0x33c>)
 8000424:	781b      	ldrb	r3, [r3, #0]
 8000426:	3301      	adds	r3, #1
 8000428:	b2da      	uxtb	r2, r3
 800042a:	4b4b      	ldr	r3, [pc, #300]	; (8000558 <main+0x33c>)
 800042c:	701a      	strb	r2, [r3, #0]
			  if (g_u8StepNumber == m_NUMBER_OF_LINES) {
 800042e:	4b4a      	ldr	r3, [pc, #296]	; (8000558 <main+0x33c>)
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b08      	cmp	r3, #8
 8000434:	d108      	bne.n	8000448 <main+0x22c>
				  //break;
				  g_u8StepNumber = 0;
 8000436:	4b48      	ldr	r3, [pc, #288]	; (8000558 <main+0x33c>)
 8000438:	2200      	movs	r2, #0
 800043a:	701a      	strb	r2, [r3, #0]
				  g_u8BinaryGreen = 0b00000000;
 800043c:	4b4f      	ldr	r3, [pc, #316]	; (800057c <main+0x360>)
 800043e:	2200      	movs	r2, #0
 8000440:	701a      	strb	r2, [r3, #0]
				  g_u8BinaryRed = 0b00000000;
 8000442:	4b4f      	ldr	r3, [pc, #316]	; (8000580 <main+0x364>)
 8000444:	2200      	movs	r2, #0
 8000446:	701a      	strb	r2, [r3, #0]
			  }
			//	  g_u8AllLinesUnicolor++;
			  if (g_u8AllLinesUnicolor == m_NUMBER_OF_COLORS) {
 8000448:	4b51      	ldr	r3, [pc, #324]	; (8000590 <main+0x374>)
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	2b03      	cmp	r3, #3
 800044e:	d102      	bne.n	8000456 <main+0x23a>
				  g_u8AllLinesUnicolor = 0;
 8000450:	4b4f      	ldr	r3, [pc, #316]	; (8000590 <main+0x374>)
 8000452:	2200      	movs	r2, #0
 8000454:	701a      	strb	r2, [r3, #0]
			  }
			  //  g_u8DisplayAllLinesUnicolor = 1;
		  }
	  }

	  if (g_u8AllLinesUnicolor == m_GREEN_COLOR) {
 8000456:	4b4e      	ldr	r3, [pc, #312]	; (8000590 <main+0x374>)
 8000458:	781b      	ldrb	r3, [r3, #0]
 800045a:	2b01      	cmp	r3, #1
 800045c:	d10b      	bne.n	8000476 <main+0x25a>

		  g_u8AllLEDCallGreenData = m_LED_ON;
 800045e:	4b4d      	ldr	r3, [pc, #308]	; (8000594 <main+0x378>)
 8000460:	2201      	movs	r2, #1
 8000462:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDRespGreenData = m_LED_ON;
 8000464:	4b4c      	ldr	r3, [pc, #304]	; (8000598 <main+0x37c>)
 8000466:	2201      	movs	r2, #1
 8000468:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDCallRedData = m_LED_OFF;
 800046a:	4b4c      	ldr	r3, [pc, #304]	; (800059c <main+0x380>)
 800046c:	2200      	movs	r2, #0
 800046e:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDRespRedData = m_LED_OFF;
 8000470:	4b4b      	ldr	r3, [pc, #300]	; (80005a0 <main+0x384>)
 8000472:	2200      	movs	r2, #0
 8000474:	701a      	strb	r2, [r3, #0]
	  }

	  if (g_u8AllLinesUnicolor == m_RED_COLOR) {
 8000476:	4b46      	ldr	r3, [pc, #280]	; (8000590 <main+0x374>)
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	2b02      	cmp	r3, #2
 800047c:	d10b      	bne.n	8000496 <main+0x27a>

		  g_u8AllLEDCallGreenData = m_LED_OFF;
 800047e:	4b45      	ldr	r3, [pc, #276]	; (8000594 <main+0x378>)
 8000480:	2200      	movs	r2, #0
 8000482:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDRespGreenData = m_LED_OFF;
 8000484:	4b44      	ldr	r3, [pc, #272]	; (8000598 <main+0x37c>)
 8000486:	2200      	movs	r2, #0
 8000488:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDCallRedData = m_LED_ON;
 800048a:	4b44      	ldr	r3, [pc, #272]	; (800059c <main+0x380>)
 800048c:	2201      	movs	r2, #1
 800048e:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDRespRedData = m_LED_ON;
 8000490:	4b43      	ldr	r3, [pc, #268]	; (80005a0 <main+0x384>)
 8000492:	2201      	movs	r2, #1
 8000494:	701a      	strb	r2, [r3, #0]
	  }

	  if (g_u8AllLinesUnicolor == m_YELLOW_COLOR) {
 8000496:	4b3e      	ldr	r3, [pc, #248]	; (8000590 <main+0x374>)
 8000498:	781b      	ldrb	r3, [r3, #0]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d10b      	bne.n	80004b6 <main+0x29a>

		  g_u8AllLEDCallGreenData = m_LED_ON;            //так горит жёлтый, в зависимости от того, что OFF будет другой цвет - цикл?? условие7??? чтобы по порядку с прерыванием
 800049e:	4b3d      	ldr	r3, [pc, #244]	; (8000594 <main+0x378>)
 80004a0:	2201      	movs	r2, #1
 80004a2:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDRespGreenData = m_LED_ON;
 80004a4:	4b3c      	ldr	r3, [pc, #240]	; (8000598 <main+0x37c>)
 80004a6:	2201      	movs	r2, #1
 80004a8:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDCallRedData = m_LED_ON;
 80004aa:	4b3c      	ldr	r3, [pc, #240]	; (800059c <main+0x380>)
 80004ac:	2201      	movs	r2, #1
 80004ae:	701a      	strb	r2, [r3, #0]
		  g_u8AllLEDRespRedData = m_LED_ON;
 80004b0:	4b3b      	ldr	r3, [pc, #236]	; (80005a0 <main+0x384>)
 80004b2:	2201      	movs	r2, #1
 80004b4:	701a      	strb	r2, [r3, #0]
	  }


	  if (g_u8DisplayAllLinesUnicolor) {
 80004b6:	4b3b      	ldr	r3, [pc, #236]	; (80005a4 <main+0x388>)
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d100      	bne.n	80004c0 <main+0x2a4>
 80004be:	e6fb      	b.n	80002b8 <main+0x9c>

	      HAL_GPIO_WritePin(LED_CALL_GREEN_SR_DATA_GPIO_Port, LED_CALL_GREEN_SR_DATA_Pin, g_u8AllLEDCallGreenData);
 80004c0:	4b34      	ldr	r3, [pc, #208]	; (8000594 <main+0x378>)
 80004c2:	781a      	ldrb	r2, [r3, #0]
 80004c4:	2390      	movs	r3, #144	; 0x90
 80004c6:	05db      	lsls	r3, r3, #23
 80004c8:	2120      	movs	r1, #32
 80004ca:	0018      	movs	r0, r3
 80004cc:	f000 fd3e 	bl	8000f4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED_RESP_GREEN_SR_DATA_GPIO_Port, LED_RESP_GREEN_SR_DATA_Pin, g_u8AllLEDRespGreenData);
 80004d0:	4b31      	ldr	r3, [pc, #196]	; (8000598 <main+0x37c>)
 80004d2:	781a      	ldrb	r2, [r3, #0]
 80004d4:	2390      	movs	r3, #144	; 0x90
 80004d6:	05db      	lsls	r3, r3, #23
 80004d8:	2108      	movs	r1, #8
 80004da:	0018      	movs	r0, r3
 80004dc:	f000 fd36 	bl	8000f4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED_CALL_RED_SR_DATA_GPIO_Port, LED_CALL_RED_SR_DATA_Pin, g_u8AllLEDCallRedData);
 80004e0:	4b2e      	ldr	r3, [pc, #184]	; (800059c <main+0x380>)
 80004e2:	781a      	ldrb	r2, [r3, #0]
 80004e4:	2390      	movs	r3, #144	; 0x90
 80004e6:	05db      	lsls	r3, r3, #23
 80004e8:	2110      	movs	r1, #16
 80004ea:	0018      	movs	r0, r3
 80004ec:	f000 fd2e 	bl	8000f4c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(LED_RESP_RED_SR_DATA_GPIO_Port, LED_RESP_RED_SR_DATA_Pin, g_u8AllLEDRespRedData);
 80004f0:	4b2b      	ldr	r3, [pc, #172]	; (80005a0 <main+0x384>)
 80004f2:	781a      	ldrb	r2, [r3, #0]
 80004f4:	2390      	movs	r3, #144	; 0x90
 80004f6:	05db      	lsls	r3, r3, #23
 80004f8:	2104      	movs	r1, #4
 80004fa:	0018      	movs	r0, r3
 80004fc:	f000 fd26 	bl	8000f4c <HAL_GPIO_WritePin>
		  for (uint8_t n = 0; n < m_NUMBER_OF_LINES; n++) {
 8000500:	1dfb      	adds	r3, r7, #7
 8000502:	2200      	movs	r2, #0
 8000504:	701a      	strb	r2, [r3, #0]
 8000506:	e012      	b.n	800052e <main+0x312>
			  HAL_GPIO_WritePin(STP_SR_LED_CLK_GPIO_Port, STP_SR_LED_CLK_Pin, GPIO_PIN_SET);
 8000508:	2390      	movs	r3, #144	; 0x90
 800050a:	05db      	lsls	r3, r3, #23
 800050c:	2201      	movs	r2, #1
 800050e:	2180      	movs	r1, #128	; 0x80
 8000510:	0018      	movs	r0, r3
 8000512:	f000 fd1b 	bl	8000f4c <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(STP_SR_LED_CLK_GPIO_Port, STP_SR_LED_CLK_Pin, GPIO_PIN_RESET);
 8000516:	2390      	movs	r3, #144	; 0x90
 8000518:	05db      	lsls	r3, r3, #23
 800051a:	2200      	movs	r2, #0
 800051c:	2180      	movs	r1, #128	; 0x80
 800051e:	0018      	movs	r0, r3
 8000520:	f000 fd14 	bl	8000f4c <HAL_GPIO_WritePin>
		  for (uint8_t n = 0; n < m_NUMBER_OF_LINES; n++) {
 8000524:	1dfb      	adds	r3, r7, #7
 8000526:	781a      	ldrb	r2, [r3, #0]
 8000528:	1dfb      	adds	r3, r7, #7
 800052a:	3201      	adds	r2, #1
 800052c:	701a      	strb	r2, [r3, #0]
 800052e:	1dfb      	adds	r3, r7, #7
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b07      	cmp	r3, #7
 8000534:	d9e8      	bls.n	8000508 <main+0x2ec>
		  }
		  g_u8DisplayAllLinesUnicolor = 0;
 8000536:	4b1b      	ldr	r3, [pc, #108]	; (80005a4 <main+0x388>)
 8000538:	2200      	movs	r2, #0
 800053a:	701a      	strb	r2, [r3, #0]
	  if (g_u8StepNumber == 0){
 800053c:	e6bc      	b.n	80002b8 <main+0x9c>
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	2000004c 	.word	0x2000004c
 8000544:	200000c0 	.word	0x200000c0
 8000548:	200000b8 	.word	0x200000b8
 800054c:	200000a8 	.word	0x200000a8
 8000550:	200000bc 	.word	0x200000bc
 8000554:	200000a4 	.word	0x200000a4
 8000558:	2000009d 	.word	0x2000009d
 800055c:	20000000 	.word	0x20000000
 8000560:	2000009c 	.word	0x2000009c
 8000564:	20000004 	.word	0x20000004
 8000568:	20000094 	.word	0x20000094
 800056c:	2000000c 	.word	0x2000000c
 8000570:	20000095 	.word	0x20000095
 8000574:	20000096 	.word	0x20000096
 8000578:	20000097 	.word	0x20000097
 800057c:	2000009f 	.word	0x2000009f
 8000580:	200000a0 	.word	0x200000a0
 8000584:	20000014 	.word	0x20000014
 8000588:	2000001c 	.word	0x2000001c
 800058c:	20000002 	.word	0x20000002
 8000590:	20000001 	.word	0x20000001
 8000594:	20000098 	.word	0x20000098
 8000598:	20000099 	.word	0x20000099
 800059c:	2000009a 	.word	0x2000009a
 80005a0:	2000009b 	.word	0x2000009b
 80005a4:	2000009e 	.word	0x2000009e

080005a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005a8:	b590      	push	{r4, r7, lr}
 80005aa:	b093      	sub	sp, #76	; 0x4c
 80005ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ae:	2414      	movs	r4, #20
 80005b0:	193b      	adds	r3, r7, r4
 80005b2:	0018      	movs	r0, r3
 80005b4:	2334      	movs	r3, #52	; 0x34
 80005b6:	001a      	movs	r2, r3
 80005b8:	2100      	movs	r1, #0
 80005ba:	f001 fe59 	bl	8002270 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	0018      	movs	r0, r3
 80005c2:	2310      	movs	r3, #16
 80005c4:	001a      	movs	r2, r3
 80005c6:	2100      	movs	r1, #0
 80005c8:	f001 fe52 	bl	8002270 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005cc:	0021      	movs	r1, r4
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2202      	movs	r2, #2
 80005d2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2201      	movs	r2, #1
 80005d8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2210      	movs	r2, #16
 80005de:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2202      	movs	r2, #2
 80005e4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	2280      	movs	r2, #128	; 0x80
 80005ea:	0212      	lsls	r2, r2, #8
 80005ec:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	2280      	movs	r2, #128	; 0x80
 80005f2:	0312      	lsls	r2, r2, #12
 80005f4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2200      	movs	r2, #0
 80005fa:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005fc:	187b      	adds	r3, r7, r1
 80005fe:	0018      	movs	r0, r3
 8000600:	f000 fcc2 	bl	8000f88 <HAL_RCC_OscConfig>
 8000604:	1e03      	subs	r3, r0, #0
 8000606:	d001      	beq.n	800060c <SystemClock_Config+0x64>
  {
    Error_Handler();
 8000608:	f000 f942 	bl	8000890 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2207      	movs	r2, #7
 8000610:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	2202      	movs	r2, #2
 8000616:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000618:	1d3b      	adds	r3, r7, #4
 800061a:	2280      	movs	r2, #128	; 0x80
 800061c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	2200      	movs	r2, #0
 8000622:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	2101      	movs	r1, #1
 8000628:	0018      	movs	r0, r3
 800062a:	f001 f833 	bl	8001694 <HAL_RCC_ClockConfig>
 800062e:	1e03      	subs	r3, r0, #0
 8000630:	d001      	beq.n	8000636 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000632:	f000 f92d 	bl	8000890 <Error_Handler>
  }
}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	46bd      	mov	sp, r7
 800063a:	b013      	add	sp, #76	; 0x4c
 800063c:	bd90      	pop	{r4, r7, pc}
	...

08000640 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000646:	2308      	movs	r3, #8
 8000648:	18fb      	adds	r3, r7, r3
 800064a:	0018      	movs	r0, r3
 800064c:	2310      	movs	r3, #16
 800064e:	001a      	movs	r2, r3
 8000650:	2100      	movs	r1, #0
 8000652:	f001 fe0d 	bl	8002270 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000656:	003b      	movs	r3, r7
 8000658:	0018      	movs	r0, r3
 800065a:	2308      	movs	r3, #8
 800065c:	001a      	movs	r2, r3
 800065e:	2100      	movs	r1, #0
 8000660:	f001 fe06 	bl	8002270 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <MX_TIM3_Init+0xa0>)
 8000666:	4a1f      	ldr	r2, [pc, #124]	; (80006e4 <MX_TIM3_Init+0xa4>)
 8000668:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15999;
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <MX_TIM3_Init+0xa0>)
 800066c:	4a1e      	ldr	r2, [pc, #120]	; (80006e8 <MX_TIM3_Init+0xa8>)
 800066e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <MX_TIM3_Init+0xa0>)
 8000672:	2200      	movs	r2, #0
 8000674:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64999;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <MX_TIM3_Init+0xa0>)
 8000678:	4a1c      	ldr	r2, [pc, #112]	; (80006ec <MX_TIM3_Init+0xac>)
 800067a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <MX_TIM3_Init+0xa0>)
 800067e:	2200      	movs	r2, #0
 8000680:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <MX_TIM3_Init+0xa0>)
 8000684:	2200      	movs	r2, #0
 8000686:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <MX_TIM3_Init+0xa0>)
 800068a:	0018      	movs	r0, r3
 800068c:	f001 f998 	bl	80019c0 <HAL_TIM_Base_Init>
 8000690:	1e03      	subs	r3, r0, #0
 8000692:	d001      	beq.n	8000698 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000694:	f000 f8fc 	bl	8000890 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000698:	2108      	movs	r1, #8
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2280      	movs	r2, #128	; 0x80
 800069e:	0152      	lsls	r2, r2, #5
 80006a0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80006a2:	187a      	adds	r2, r7, r1
 80006a4:	4b0e      	ldr	r3, [pc, #56]	; (80006e0 <MX_TIM3_Init+0xa0>)
 80006a6:	0011      	movs	r1, r2
 80006a8:	0018      	movs	r0, r3
 80006aa:	f001 fb41 	bl	8001d30 <HAL_TIM_ConfigClockSource>
 80006ae:	1e03      	subs	r3, r0, #0
 80006b0:	d001      	beq.n	80006b6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80006b2:	f000 f8ed 	bl	8000890 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006b6:	003b      	movs	r3, r7
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006bc:	003b      	movs	r3, r7
 80006be:	2200      	movs	r2, #0
 80006c0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80006c2:	003a      	movs	r2, r7
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <MX_TIM3_Init+0xa0>)
 80006c6:	0011      	movs	r1, r2
 80006c8:	0018      	movs	r0, r3
 80006ca:	f001 fd3f 	bl	800214c <HAL_TIMEx_MasterConfigSynchronization>
 80006ce:	1e03      	subs	r3, r0, #0
 80006d0:	d001      	beq.n	80006d6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80006d2:	f000 f8dd 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	b006      	add	sp, #24
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	2000004c 	.word	0x2000004c
 80006e4:	40000400 	.word	0x40000400
 80006e8:	00003e7f 	.word	0x00003e7f
 80006ec:	0000fde7 	.word	0x0000fde7

080006f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	0018      	movs	r0, r3
 80006fa:	2314      	movs	r3, #20
 80006fc:	001a      	movs	r2, r3
 80006fe:	2100      	movs	r1, #0
 8000700:	f001 fdb6 	bl	8002270 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000704:	4b15      	ldr	r3, [pc, #84]	; (800075c <MX_GPIO_Init+0x6c>)
 8000706:	695a      	ldr	r2, [r3, #20]
 8000708:	4b14      	ldr	r3, [pc, #80]	; (800075c <MX_GPIO_Init+0x6c>)
 800070a:	2180      	movs	r1, #128	; 0x80
 800070c:	0289      	lsls	r1, r1, #10
 800070e:	430a      	orrs	r2, r1
 8000710:	615a      	str	r2, [r3, #20]
 8000712:	4b12      	ldr	r3, [pc, #72]	; (800075c <MX_GPIO_Init+0x6c>)
 8000714:	695a      	ldr	r2, [r3, #20]
 8000716:	2380      	movs	r3, #128	; 0x80
 8000718:	029b      	lsls	r3, r3, #10
 800071a:	4013      	ands	r3, r2
 800071c:	603b      	str	r3, [r7, #0]
 800071e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RESP_RED_SR_DATA_Pin|LED_RESP_GREEN_SR_DATA_Pin|LED_CALL_RED_SR_DATA_Pin|LED_CALL_GREEN_SR_DATA_Pin
 8000720:	2390      	movs	r3, #144	; 0x90
 8000722:	05db      	lsls	r3, r3, #23
 8000724:	2200      	movs	r2, #0
 8000726:	21fc      	movs	r1, #252	; 0xfc
 8000728:	0018      	movs	r0, r3
 800072a:	f000 fc0f 	bl	8000f4c <HAL_GPIO_WritePin>
                          |STP_SR_LED_nCLR_Pin|STP_SR_LED_CLK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_RESP_RED_SR_DATA_Pin LED_RESP_GREEN_SR_DATA_Pin LED_CALL_RED_SR_DATA_Pin LED_CALL_GREEN_SR_DATA_Pin
                           STP_SR_LED_nCLR_Pin STP_SR_LED_CLK_Pin */
  GPIO_InitStruct.Pin = LED_RESP_RED_SR_DATA_Pin|LED_RESP_GREEN_SR_DATA_Pin|LED_CALL_RED_SR_DATA_Pin|LED_CALL_GREEN_SR_DATA_Pin
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	22fc      	movs	r2, #252	; 0xfc
 8000732:	601a      	str	r2, [r3, #0]
                          |STP_SR_LED_nCLR_Pin|STP_SR_LED_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	2201      	movs	r2, #1
 8000738:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	2201      	movs	r2, #1
 8000744:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000746:	1d3a      	adds	r2, r7, #4
 8000748:	2390      	movs	r3, #144	; 0x90
 800074a:	05db      	lsls	r3, r3, #23
 800074c:	0011      	movs	r1, r2
 800074e:	0018      	movs	r0, r3
 8000750:	f000 fa84 	bl	8000c5c <HAL_GPIO_Init>

}
 8000754:	46c0      	nop			; (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	b006      	add	sp, #24
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40021000 	.word	0x40021000

08000760 <ClearLEDSR>:

/* USER CODE BEGIN 4 */

void ClearLEDSR(void) {
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(STP_SR_LED_nCLR_GPIO_Port, STP_SR_LED_nCLR_Pin, GPIO_PIN_RESET);
 8000764:	2390      	movs	r3, #144	; 0x90
 8000766:	05db      	lsls	r3, r3, #23
 8000768:	2200      	movs	r2, #0
 800076a:	2140      	movs	r1, #64	; 0x40
 800076c:	0018      	movs	r0, r3
 800076e:	f000 fbed 	bl	8000f4c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(STP_SR_LED_nCLR_GPIO_Port, STP_SR_LED_nCLR_Pin, GPIO_PIN_SET);
 8000772:	2390      	movs	r3, #144	; 0x90
 8000774:	05db      	lsls	r3, r3, #23
 8000776:	2201      	movs	r2, #1
 8000778:	2140      	movs	r1, #64	; 0x40
 800077a:	0018      	movs	r0, r3
 800077c:	f000 fbe6 	bl	8000f4c <HAL_GPIO_WritePin>
}
 8000780:	46c0      	nop			; (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <LoadLEDSR>:

void LoadLEDSR(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0

	for (uint8_t i = 0; i < m_NUMBER_OF_LINES; i++) {
 800078e:	1dfb      	adds	r3, r7, #7
 8000790:	2200      	movs	r2, #0
 8000792:	701a      	strb	r2, [r3, #0]
 8000794:	e056      	b.n	8000844 <LoadLEDSR+0xbc>
        HAL_GPIO_WritePin(LED_CALL_GREEN_SR_DATA_GPIO_Port, LED_CALL_GREEN_SR_DATA_Pin, (g_u8LEDCallGreenData & m_SR_DATA_bm));
 8000796:	4b30      	ldr	r3, [pc, #192]	; (8000858 <LoadLEDSR+0xd0>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	2201      	movs	r2, #1
 800079c:	4013      	ands	r3, r2
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	2390      	movs	r3, #144	; 0x90
 80007a2:	05db      	lsls	r3, r3, #23
 80007a4:	2120      	movs	r1, #32
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 fbd0 	bl	8000f4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RESP_GREEN_SR_DATA_GPIO_Port, LED_RESP_GREEN_SR_DATA_Pin, (g_u8LEDRespGreenData & m_SR_DATA_bm));
 80007ac:	4b2b      	ldr	r3, [pc, #172]	; (800085c <LoadLEDSR+0xd4>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	2201      	movs	r2, #1
 80007b2:	4013      	ands	r3, r2
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	2390      	movs	r3, #144	; 0x90
 80007b8:	05db      	lsls	r3, r3, #23
 80007ba:	2108      	movs	r1, #8
 80007bc:	0018      	movs	r0, r3
 80007be:	f000 fbc5 	bl	8000f4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_CALL_RED_SR_DATA_GPIO_Port, LED_CALL_RED_SR_DATA_Pin, (g_u8LEDCallRedData & m_SR_DATA_bm));
 80007c2:	4b27      	ldr	r3, [pc, #156]	; (8000860 <LoadLEDSR+0xd8>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	2201      	movs	r2, #1
 80007c8:	4013      	ands	r3, r2
 80007ca:	b2da      	uxtb	r2, r3
 80007cc:	2390      	movs	r3, #144	; 0x90
 80007ce:	05db      	lsls	r3, r3, #23
 80007d0:	2110      	movs	r1, #16
 80007d2:	0018      	movs	r0, r3
 80007d4:	f000 fbba 	bl	8000f4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RESP_RED_SR_DATA_GPIO_Port, LED_RESP_RED_SR_DATA_Pin, (g_u8LEDRespRedData & m_SR_DATA_bm));
 80007d8:	4b22      	ldr	r3, [pc, #136]	; (8000864 <LoadLEDSR+0xdc>)
 80007da:	781b      	ldrb	r3, [r3, #0]
 80007dc:	2201      	movs	r2, #1
 80007de:	4013      	ands	r3, r2
 80007e0:	b2da      	uxtb	r2, r3
 80007e2:	2390      	movs	r3, #144	; 0x90
 80007e4:	05db      	lsls	r3, r3, #23
 80007e6:	2104      	movs	r1, #4
 80007e8:	0018      	movs	r0, r3
 80007ea:	f000 fbaf 	bl	8000f4c <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(STP_SR_LED_CLK_GPIO_Port, STP_SR_LED_CLK_Pin, GPIO_PIN_SET);
 80007ee:	2390      	movs	r3, #144	; 0x90
 80007f0:	05db      	lsls	r3, r3, #23
 80007f2:	2201      	movs	r2, #1
 80007f4:	2180      	movs	r1, #128	; 0x80
 80007f6:	0018      	movs	r0, r3
 80007f8:	f000 fba8 	bl	8000f4c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(STP_SR_LED_CLK_GPIO_Port, STP_SR_LED_CLK_Pin, GPIO_PIN_RESET);
 80007fc:	2390      	movs	r3, #144	; 0x90
 80007fe:	05db      	lsls	r3, r3, #23
 8000800:	2200      	movs	r2, #0
 8000802:	2180      	movs	r1, #128	; 0x80
 8000804:	0018      	movs	r0, r3
 8000806:	f000 fba1 	bl	8000f4c <HAL_GPIO_WritePin>

		g_u8LEDCallGreenData = g_u8LEDCallGreenData >> 1;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <LoadLEDSR+0xd0>)
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	085b      	lsrs	r3, r3, #1
 8000810:	b2da      	uxtb	r2, r3
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <LoadLEDSR+0xd0>)
 8000814:	701a      	strb	r2, [r3, #0]
		g_u8LEDRespGreenData = g_u8LEDRespGreenData >> 1;
 8000816:	4b11      	ldr	r3, [pc, #68]	; (800085c <LoadLEDSR+0xd4>)
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	085b      	lsrs	r3, r3, #1
 800081c:	b2da      	uxtb	r2, r3
 800081e:	4b0f      	ldr	r3, [pc, #60]	; (800085c <LoadLEDSR+0xd4>)
 8000820:	701a      	strb	r2, [r3, #0]
		g_u8LEDCallRedData = g_u8LEDCallRedData >> 1;
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <LoadLEDSR+0xd8>)
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	085b      	lsrs	r3, r3, #1
 8000828:	b2da      	uxtb	r2, r3
 800082a:	4b0d      	ldr	r3, [pc, #52]	; (8000860 <LoadLEDSR+0xd8>)
 800082c:	701a      	strb	r2, [r3, #0]
		g_u8LEDRespRedData = g_u8LEDRespRedData >> 1;
 800082e:	4b0d      	ldr	r3, [pc, #52]	; (8000864 <LoadLEDSR+0xdc>)
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	085b      	lsrs	r3, r3, #1
 8000834:	b2da      	uxtb	r2, r3
 8000836:	4b0b      	ldr	r3, [pc, #44]	; (8000864 <LoadLEDSR+0xdc>)
 8000838:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < m_NUMBER_OF_LINES; i++) {
 800083a:	1dfb      	adds	r3, r7, #7
 800083c:	781a      	ldrb	r2, [r3, #0]
 800083e:	1dfb      	adds	r3, r7, #7
 8000840:	3201      	adds	r2, #1
 8000842:	701a      	strb	r2, [r3, #0]
 8000844:	1dfb      	adds	r3, r7, #7
 8000846:	781b      	ldrb	r3, [r3, #0]
 8000848:	2b07      	cmp	r3, #7
 800084a:	d9a4      	bls.n	8000796 <LoadLEDSR+0xe>
	}
}
 800084c:	46c0      	nop			; (mov r8, r8)
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	46bd      	mov	sp, r7
 8000852:	b002      	add	sp, #8
 8000854:	bd80      	pop	{r7, pc}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	20000094 	.word	0x20000094
 800085c:	20000095 	.word	0x20000095
 8000860:	20000096 	.word	0x20000096
 8000864:	20000097 	.word	0x20000097

08000868 <HAL_TIM_PeriodElapsedCallback>:
//	if (ActiveRawColor == m_NUMBER_OF_COLORS){
//		ActiveRawColor = 0;
//	}
//}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]

	if (htim == &htim3)
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	4b05      	ldr	r3, [pc, #20]	; (8000888 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000874:	429a      	cmp	r2, r3
 8000876:	d102      	bne.n	800087e <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		g_u8NeedToDisplayLEDData = 1;
 8000878:	4b04      	ldr	r3, [pc, #16]	; (800088c <HAL_TIM_PeriodElapsedCallback+0x24>)
 800087a:	2201      	movs	r2, #1
 800087c:	701a      	strb	r2, [r3, #0]

	}
}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b002      	add	sp, #8
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	2000004c 	.word	0x2000004c
 800088c:	20000002 	.word	0x20000002

08000890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000894:	b672      	cpsid	i
}
 8000896:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000898:	e7fe      	b.n	8000898 <Error_Handler+0x8>
	...

0800089c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008a2:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <HAL_MspInit+0x44>)
 80008a4:	699a      	ldr	r2, [r3, #24]
 80008a6:	4b0e      	ldr	r3, [pc, #56]	; (80008e0 <HAL_MspInit+0x44>)
 80008a8:	2101      	movs	r1, #1
 80008aa:	430a      	orrs	r2, r1
 80008ac:	619a      	str	r2, [r3, #24]
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <HAL_MspInit+0x44>)
 80008b0:	699b      	ldr	r3, [r3, #24]
 80008b2:	2201      	movs	r2, #1
 80008b4:	4013      	ands	r3, r2
 80008b6:	607b      	str	r3, [r7, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ba:	4b09      	ldr	r3, [pc, #36]	; (80008e0 <HAL_MspInit+0x44>)
 80008bc:	69da      	ldr	r2, [r3, #28]
 80008be:	4b08      	ldr	r3, [pc, #32]	; (80008e0 <HAL_MspInit+0x44>)
 80008c0:	2180      	movs	r1, #128	; 0x80
 80008c2:	0549      	lsls	r1, r1, #21
 80008c4:	430a      	orrs	r2, r1
 80008c6:	61da      	str	r2, [r3, #28]
 80008c8:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <HAL_MspInit+0x44>)
 80008ca:	69da      	ldr	r2, [r3, #28]
 80008cc:	2380      	movs	r3, #128	; 0x80
 80008ce:	055b      	lsls	r3, r3, #21
 80008d0:	4013      	ands	r3, r2
 80008d2:	603b      	str	r3, [r7, #0]
 80008d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	46bd      	mov	sp, r7
 80008da:	b002      	add	sp, #8
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	46c0      	nop			; (mov r8, r8)
 80008e0:	40021000 	.word	0x40021000

080008e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b084      	sub	sp, #16
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	4a0d      	ldr	r2, [pc, #52]	; (8000928 <HAL_TIM_Base_MspInit+0x44>)
 80008f2:	4293      	cmp	r3, r2
 80008f4:	d113      	bne.n	800091e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80008f6:	4b0d      	ldr	r3, [pc, #52]	; (800092c <HAL_TIM_Base_MspInit+0x48>)
 80008f8:	69da      	ldr	r2, [r3, #28]
 80008fa:	4b0c      	ldr	r3, [pc, #48]	; (800092c <HAL_TIM_Base_MspInit+0x48>)
 80008fc:	2102      	movs	r1, #2
 80008fe:	430a      	orrs	r2, r1
 8000900:	61da      	str	r2, [r3, #28]
 8000902:	4b0a      	ldr	r3, [pc, #40]	; (800092c <HAL_TIM_Base_MspInit+0x48>)
 8000904:	69db      	ldr	r3, [r3, #28]
 8000906:	2202      	movs	r2, #2
 8000908:	4013      	ands	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800090e:	2200      	movs	r2, #0
 8000910:	2100      	movs	r1, #0
 8000912:	2010      	movs	r0, #16
 8000914:	f000 f970 	bl	8000bf8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000918:	2010      	movs	r0, #16
 800091a:	f000 f982 	bl	8000c22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	46bd      	mov	sp, r7
 8000922:	b004      	add	sp, #16
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	40000400 	.word	0x40000400
 800092c:	40021000 	.word	0x40021000

08000930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000934:	e7fe      	b.n	8000934 <NMI_Handler+0x4>

08000936 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800093a:	e7fe      	b.n	800093a <HardFault_Handler+0x4>

0800093c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000940:	46c0      	nop			; (mov r8, r8)
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}

08000946 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000946:	b580      	push	{r7, lr}
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}

08000950 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000954:	f000 f888 	bl	8000a68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000958:	46c0      	nop			; (mov r8, r8)
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
	...

08000960 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000964:	4b03      	ldr	r3, [pc, #12]	; (8000974 <TIM3_IRQHandler+0x14>)
 8000966:	0018      	movs	r0, r3
 8000968:	f001 f8cc 	bl	8001b04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800096c:	46c0      	nop			; (mov r8, r8)
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	46c0      	nop			; (mov r8, r8)
 8000974:	2000004c 	.word	0x2000004c

08000978 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800097c:	46c0      	nop			; (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
	...

08000984 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000984:	480d      	ldr	r0, [pc, #52]	; (80009bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000986:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000988:	f7ff fff6 	bl	8000978 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800098c:	480c      	ldr	r0, [pc, #48]	; (80009c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800098e:	490d      	ldr	r1, [pc, #52]	; (80009c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000990:	4a0d      	ldr	r2, [pc, #52]	; (80009c8 <LoopForever+0xe>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000994:	e002      	b.n	800099c <LoopCopyDataInit>

08000996 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000996:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000998:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800099a:	3304      	adds	r3, #4

0800099c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800099c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a0:	d3f9      	bcc.n	8000996 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009a2:	4a0a      	ldr	r2, [pc, #40]	; (80009cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80009a4:	4c0a      	ldr	r4, [pc, #40]	; (80009d0 <LoopForever+0x16>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a8:	e001      	b.n	80009ae <LoopFillZerobss>

080009aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ac:	3204      	adds	r2, #4

080009ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b0:	d3fb      	bcc.n	80009aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009b2:	f001 fc39 	bl	8002228 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009b6:	f7ff fc31 	bl	800021c <main>

080009ba <LoopForever>:

LoopForever:
    b LoopForever
 80009ba:	e7fe      	b.n	80009ba <LoopForever>
  ldr   r0, =_estack
 80009bc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80009c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c4:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80009c8:	080022d8 	.word	0x080022d8
  ldr r2, =_sbss
 80009cc:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80009d0:	200000c8 	.word	0x200000c8

080009d4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009d4:	e7fe      	b.n	80009d4 <ADC1_COMP_IRQHandler>
	...

080009d8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009dc:	4b07      	ldr	r3, [pc, #28]	; (80009fc <HAL_Init+0x24>)
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	4b06      	ldr	r3, [pc, #24]	; (80009fc <HAL_Init+0x24>)
 80009e2:	2110      	movs	r1, #16
 80009e4:	430a      	orrs	r2, r1
 80009e6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80009e8:	2003      	movs	r0, #3
 80009ea:	f000 f809 	bl	8000a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009ee:	f7ff ff55 	bl	800089c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009f2:	2300      	movs	r3, #0
}
 80009f4:	0018      	movs	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	46c0      	nop			; (mov r8, r8)
 80009fc:	40022000 	.word	0x40022000

08000a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a00:	b590      	push	{r4, r7, lr}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a08:	4b14      	ldr	r3, [pc, #80]	; (8000a5c <HAL_InitTick+0x5c>)
 8000a0a:	681c      	ldr	r4, [r3, #0]
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <HAL_InitTick+0x60>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	0019      	movs	r1, r3
 8000a12:	23fa      	movs	r3, #250	; 0xfa
 8000a14:	0098      	lsls	r0, r3, #2
 8000a16:	f7ff fb75 	bl	8000104 <__udivsi3>
 8000a1a:	0003      	movs	r3, r0
 8000a1c:	0019      	movs	r1, r3
 8000a1e:	0020      	movs	r0, r4
 8000a20:	f7ff fb70 	bl	8000104 <__udivsi3>
 8000a24:	0003      	movs	r3, r0
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 f90b 	bl	8000c42 <HAL_SYSTICK_Config>
 8000a2c:	1e03      	subs	r3, r0, #0
 8000a2e:	d001      	beq.n	8000a34 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a30:	2301      	movs	r3, #1
 8000a32:	e00f      	b.n	8000a54 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2b03      	cmp	r3, #3
 8000a38:	d80b      	bhi.n	8000a52 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a3a:	6879      	ldr	r1, [r7, #4]
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	425b      	negs	r3, r3
 8000a40:	2200      	movs	r2, #0
 8000a42:	0018      	movs	r0, r3
 8000a44:	f000 f8d8 	bl	8000bf8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a48:	4b06      	ldr	r3, [pc, #24]	; (8000a64 <HAL_InitTick+0x64>)
 8000a4a:	687a      	ldr	r2, [r7, #4]
 8000a4c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	e000      	b.n	8000a54 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a52:	2301      	movs	r3, #1
}
 8000a54:	0018      	movs	r0, r3
 8000a56:	46bd      	mov	sp, r7
 8000a58:	b003      	add	sp, #12
 8000a5a:	bd90      	pop	{r4, r7, pc}
 8000a5c:	20000024 	.word	0x20000024
 8000a60:	2000002c 	.word	0x2000002c
 8000a64:	20000028 	.word	0x20000028

08000a68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a6c:	4b05      	ldr	r3, [pc, #20]	; (8000a84 <HAL_IncTick+0x1c>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	001a      	movs	r2, r3
 8000a72:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <HAL_IncTick+0x20>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	18d2      	adds	r2, r2, r3
 8000a78:	4b03      	ldr	r3, [pc, #12]	; (8000a88 <HAL_IncTick+0x20>)
 8000a7a:	601a      	str	r2, [r3, #0]
}
 8000a7c:	46c0      	nop			; (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	2000002c 	.word	0x2000002c
 8000a88:	200000c4 	.word	0x200000c4

08000a8c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a90:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <HAL_GetTick+0x10>)
 8000a92:	681b      	ldr	r3, [r3, #0]
}
 8000a94:	0018      	movs	r0, r3
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	200000c4 	.word	0x200000c4

08000aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	0002      	movs	r2, r0
 8000aa8:	1dfb      	adds	r3, r7, #7
 8000aaa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000aac:	1dfb      	adds	r3, r7, #7
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	2b7f      	cmp	r3, #127	; 0x7f
 8000ab2:	d809      	bhi.n	8000ac8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab4:	1dfb      	adds	r3, r7, #7
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	001a      	movs	r2, r3
 8000aba:	231f      	movs	r3, #31
 8000abc:	401a      	ands	r2, r3
 8000abe:	4b04      	ldr	r3, [pc, #16]	; (8000ad0 <__NVIC_EnableIRQ+0x30>)
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	4091      	lsls	r1, r2
 8000ac4:	000a      	movs	r2, r1
 8000ac6:	601a      	str	r2, [r3, #0]
  }
}
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b002      	add	sp, #8
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	e000e100 	.word	0xe000e100

08000ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	0002      	movs	r2, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	1dfb      	adds	r3, r7, #7
 8000ae0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ae2:	1dfb      	adds	r3, r7, #7
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ae8:	d828      	bhi.n	8000b3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aea:	4a2f      	ldr	r2, [pc, #188]	; (8000ba8 <__NVIC_SetPriority+0xd4>)
 8000aec:	1dfb      	adds	r3, r7, #7
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b25b      	sxtb	r3, r3
 8000af2:	089b      	lsrs	r3, r3, #2
 8000af4:	33c0      	adds	r3, #192	; 0xc0
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	589b      	ldr	r3, [r3, r2]
 8000afa:	1dfa      	adds	r2, r7, #7
 8000afc:	7812      	ldrb	r2, [r2, #0]
 8000afe:	0011      	movs	r1, r2
 8000b00:	2203      	movs	r2, #3
 8000b02:	400a      	ands	r2, r1
 8000b04:	00d2      	lsls	r2, r2, #3
 8000b06:	21ff      	movs	r1, #255	; 0xff
 8000b08:	4091      	lsls	r1, r2
 8000b0a:	000a      	movs	r2, r1
 8000b0c:	43d2      	mvns	r2, r2
 8000b0e:	401a      	ands	r2, r3
 8000b10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	019b      	lsls	r3, r3, #6
 8000b16:	22ff      	movs	r2, #255	; 0xff
 8000b18:	401a      	ands	r2, r3
 8000b1a:	1dfb      	adds	r3, r7, #7
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	0018      	movs	r0, r3
 8000b20:	2303      	movs	r3, #3
 8000b22:	4003      	ands	r3, r0
 8000b24:	00db      	lsls	r3, r3, #3
 8000b26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b28:	481f      	ldr	r0, [pc, #124]	; (8000ba8 <__NVIC_SetPriority+0xd4>)
 8000b2a:	1dfb      	adds	r3, r7, #7
 8000b2c:	781b      	ldrb	r3, [r3, #0]
 8000b2e:	b25b      	sxtb	r3, r3
 8000b30:	089b      	lsrs	r3, r3, #2
 8000b32:	430a      	orrs	r2, r1
 8000b34:	33c0      	adds	r3, #192	; 0xc0
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b3a:	e031      	b.n	8000ba0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b3c:	4a1b      	ldr	r2, [pc, #108]	; (8000bac <__NVIC_SetPriority+0xd8>)
 8000b3e:	1dfb      	adds	r3, r7, #7
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	0019      	movs	r1, r3
 8000b44:	230f      	movs	r3, #15
 8000b46:	400b      	ands	r3, r1
 8000b48:	3b08      	subs	r3, #8
 8000b4a:	089b      	lsrs	r3, r3, #2
 8000b4c:	3306      	adds	r3, #6
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	18d3      	adds	r3, r2, r3
 8000b52:	3304      	adds	r3, #4
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	1dfa      	adds	r2, r7, #7
 8000b58:	7812      	ldrb	r2, [r2, #0]
 8000b5a:	0011      	movs	r1, r2
 8000b5c:	2203      	movs	r2, #3
 8000b5e:	400a      	ands	r2, r1
 8000b60:	00d2      	lsls	r2, r2, #3
 8000b62:	21ff      	movs	r1, #255	; 0xff
 8000b64:	4091      	lsls	r1, r2
 8000b66:	000a      	movs	r2, r1
 8000b68:	43d2      	mvns	r2, r2
 8000b6a:	401a      	ands	r2, r3
 8000b6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	019b      	lsls	r3, r3, #6
 8000b72:	22ff      	movs	r2, #255	; 0xff
 8000b74:	401a      	ands	r2, r3
 8000b76:	1dfb      	adds	r3, r7, #7
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	2303      	movs	r3, #3
 8000b7e:	4003      	ands	r3, r0
 8000b80:	00db      	lsls	r3, r3, #3
 8000b82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b84:	4809      	ldr	r0, [pc, #36]	; (8000bac <__NVIC_SetPriority+0xd8>)
 8000b86:	1dfb      	adds	r3, r7, #7
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	001c      	movs	r4, r3
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	4023      	ands	r3, r4
 8000b90:	3b08      	subs	r3, #8
 8000b92:	089b      	lsrs	r3, r3, #2
 8000b94:	430a      	orrs	r2, r1
 8000b96:	3306      	adds	r3, #6
 8000b98:	009b      	lsls	r3, r3, #2
 8000b9a:	18c3      	adds	r3, r0, r3
 8000b9c:	3304      	adds	r3, #4
 8000b9e:	601a      	str	r2, [r3, #0]
}
 8000ba0:	46c0      	nop			; (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	b003      	add	sp, #12
 8000ba6:	bd90      	pop	{r4, r7, pc}
 8000ba8:	e000e100 	.word	0xe000e100
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	1e5a      	subs	r2, r3, #1
 8000bbc:	2380      	movs	r3, #128	; 0x80
 8000bbe:	045b      	lsls	r3, r3, #17
 8000bc0:	429a      	cmp	r2, r3
 8000bc2:	d301      	bcc.n	8000bc8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bc4:	2301      	movs	r3, #1
 8000bc6:	e010      	b.n	8000bea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bc8:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <SysTick_Config+0x44>)
 8000bca:	687a      	ldr	r2, [r7, #4]
 8000bcc:	3a01      	subs	r2, #1
 8000bce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	425b      	negs	r3, r3
 8000bd4:	2103      	movs	r1, #3
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f7ff ff7c 	bl	8000ad4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <SysTick_Config+0x44>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000be2:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <SysTick_Config+0x44>)
 8000be4:	2207      	movs	r2, #7
 8000be6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000be8:	2300      	movs	r3, #0
}
 8000bea:	0018      	movs	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b002      	add	sp, #8
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	e000e010 	.word	0xe000e010

08000bf8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	60b9      	str	r1, [r7, #8]
 8000c00:	607a      	str	r2, [r7, #4]
 8000c02:	210f      	movs	r1, #15
 8000c04:	187b      	adds	r3, r7, r1
 8000c06:	1c02      	adds	r2, r0, #0
 8000c08:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c0a:	68ba      	ldr	r2, [r7, #8]
 8000c0c:	187b      	adds	r3, r7, r1
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	b25b      	sxtb	r3, r3
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff ff5d 	bl	8000ad4 <__NVIC_SetPriority>
}
 8000c1a:	46c0      	nop			; (mov r8, r8)
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	b004      	add	sp, #16
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	0002      	movs	r2, r0
 8000c2a:	1dfb      	adds	r3, r7, #7
 8000c2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c2e:	1dfb      	adds	r3, r7, #7
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	b25b      	sxtb	r3, r3
 8000c34:	0018      	movs	r0, r3
 8000c36:	f7ff ff33 	bl	8000aa0 <__NVIC_EnableIRQ>
}
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	b002      	add	sp, #8
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f7ff ffaf 	bl	8000bb0 <SysTick_Config>
 8000c52:	0003      	movs	r3, r0
}
 8000c54:	0018      	movs	r0, r3
 8000c56:	46bd      	mov	sp, r7
 8000c58:	b002      	add	sp, #8
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
 8000c64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c66:	2300      	movs	r3, #0
 8000c68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c6a:	e155      	b.n	8000f18 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2101      	movs	r1, #1
 8000c72:	697a      	ldr	r2, [r7, #20]
 8000c74:	4091      	lsls	r1, r2
 8000c76:	000a      	movs	r2, r1
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d100      	bne.n	8000c84 <HAL_GPIO_Init+0x28>
 8000c82:	e146      	b.n	8000f12 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	2203      	movs	r2, #3
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d005      	beq.n	8000c9c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	2203      	movs	r2, #3
 8000c96:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c98:	2b02      	cmp	r3, #2
 8000c9a:	d130      	bne.n	8000cfe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	689b      	ldr	r3, [r3, #8]
 8000ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	005b      	lsls	r3, r3, #1
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	409a      	lsls	r2, r3
 8000caa:	0013      	movs	r3, r2
 8000cac:	43da      	mvns	r2, r3
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	68da      	ldr	r2, [r3, #12]
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	409a      	lsls	r2, r3
 8000cbe:	0013      	movs	r3, r2
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	4313      	orrs	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	409a      	lsls	r2, r3
 8000cd8:	0013      	movs	r3, r2
 8000cda:	43da      	mvns	r2, r3
 8000cdc:	693b      	ldr	r3, [r7, #16]
 8000cde:	4013      	ands	r3, r2
 8000ce0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	091b      	lsrs	r3, r3, #4
 8000ce8:	2201      	movs	r2, #1
 8000cea:	401a      	ands	r2, r3
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	409a      	lsls	r2, r3
 8000cf0:	0013      	movs	r3, r2
 8000cf2:	693a      	ldr	r2, [r7, #16]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	2203      	movs	r2, #3
 8000d04:	4013      	ands	r3, r2
 8000d06:	2b03      	cmp	r3, #3
 8000d08:	d017      	beq.n	8000d3a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	68db      	ldr	r3, [r3, #12]
 8000d0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	005b      	lsls	r3, r3, #1
 8000d14:	2203      	movs	r2, #3
 8000d16:	409a      	lsls	r2, r3
 8000d18:	0013      	movs	r3, r2
 8000d1a:	43da      	mvns	r2, r3
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	4013      	ands	r3, r2
 8000d20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	689a      	ldr	r2, [r3, #8]
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	005b      	lsls	r3, r3, #1
 8000d2a:	409a      	lsls	r2, r3
 8000d2c:	0013      	movs	r3, r2
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	2203      	movs	r2, #3
 8000d40:	4013      	ands	r3, r2
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d123      	bne.n	8000d8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	08da      	lsrs	r2, r3, #3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	3208      	adds	r2, #8
 8000d4e:	0092      	lsls	r2, r2, #2
 8000d50:	58d3      	ldr	r3, [r2, r3]
 8000d52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	2207      	movs	r2, #7
 8000d58:	4013      	ands	r3, r2
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	220f      	movs	r2, #15
 8000d5e:	409a      	lsls	r2, r3
 8000d60:	0013      	movs	r3, r2
 8000d62:	43da      	mvns	r2, r3
 8000d64:	693b      	ldr	r3, [r7, #16]
 8000d66:	4013      	ands	r3, r2
 8000d68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	691a      	ldr	r2, [r3, #16]
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	2107      	movs	r1, #7
 8000d72:	400b      	ands	r3, r1
 8000d74:	009b      	lsls	r3, r3, #2
 8000d76:	409a      	lsls	r2, r3
 8000d78:	0013      	movs	r3, r2
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	08da      	lsrs	r2, r3, #3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3208      	adds	r2, #8
 8000d88:	0092      	lsls	r2, r2, #2
 8000d8a:	6939      	ldr	r1, [r7, #16]
 8000d8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	2203      	movs	r2, #3
 8000d9a:	409a      	lsls	r2, r3
 8000d9c:	0013      	movs	r3, r2
 8000d9e:	43da      	mvns	r2, r3
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	4013      	ands	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	2203      	movs	r2, #3
 8000dac:	401a      	ands	r2, r3
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	409a      	lsls	r2, r3
 8000db4:	0013      	movs	r3, r2
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	4313      	orrs	r3, r2
 8000dba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	693a      	ldr	r2, [r7, #16]
 8000dc0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685a      	ldr	r2, [r3, #4]
 8000dc6:	23c0      	movs	r3, #192	; 0xc0
 8000dc8:	029b      	lsls	r3, r3, #10
 8000dca:	4013      	ands	r3, r2
 8000dcc:	d100      	bne.n	8000dd0 <HAL_GPIO_Init+0x174>
 8000dce:	e0a0      	b.n	8000f12 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd0:	4b57      	ldr	r3, [pc, #348]	; (8000f30 <HAL_GPIO_Init+0x2d4>)
 8000dd2:	699a      	ldr	r2, [r3, #24]
 8000dd4:	4b56      	ldr	r3, [pc, #344]	; (8000f30 <HAL_GPIO_Init+0x2d4>)
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	430a      	orrs	r2, r1
 8000dda:	619a      	str	r2, [r3, #24]
 8000ddc:	4b54      	ldr	r3, [pc, #336]	; (8000f30 <HAL_GPIO_Init+0x2d4>)
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	2201      	movs	r2, #1
 8000de2:	4013      	ands	r3, r2
 8000de4:	60bb      	str	r3, [r7, #8]
 8000de6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000de8:	4a52      	ldr	r2, [pc, #328]	; (8000f34 <HAL_GPIO_Init+0x2d8>)
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	089b      	lsrs	r3, r3, #2
 8000dee:	3302      	adds	r3, #2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	589b      	ldr	r3, [r3, r2]
 8000df4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	2203      	movs	r2, #3
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	220f      	movs	r2, #15
 8000e00:	409a      	lsls	r2, r3
 8000e02:	0013      	movs	r3, r2
 8000e04:	43da      	mvns	r2, r3
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	2390      	movs	r3, #144	; 0x90
 8000e10:	05db      	lsls	r3, r3, #23
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d019      	beq.n	8000e4a <HAL_GPIO_Init+0x1ee>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a47      	ldr	r2, [pc, #284]	; (8000f38 <HAL_GPIO_Init+0x2dc>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d013      	beq.n	8000e46 <HAL_GPIO_Init+0x1ea>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a46      	ldr	r2, [pc, #280]	; (8000f3c <HAL_GPIO_Init+0x2e0>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d00d      	beq.n	8000e42 <HAL_GPIO_Init+0x1e6>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4a45      	ldr	r2, [pc, #276]	; (8000f40 <HAL_GPIO_Init+0x2e4>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d007      	beq.n	8000e3e <HAL_GPIO_Init+0x1e2>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4a44      	ldr	r2, [pc, #272]	; (8000f44 <HAL_GPIO_Init+0x2e8>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d101      	bne.n	8000e3a <HAL_GPIO_Init+0x1de>
 8000e36:	2304      	movs	r3, #4
 8000e38:	e008      	b.n	8000e4c <HAL_GPIO_Init+0x1f0>
 8000e3a:	2305      	movs	r3, #5
 8000e3c:	e006      	b.n	8000e4c <HAL_GPIO_Init+0x1f0>
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e004      	b.n	8000e4c <HAL_GPIO_Init+0x1f0>
 8000e42:	2302      	movs	r3, #2
 8000e44:	e002      	b.n	8000e4c <HAL_GPIO_Init+0x1f0>
 8000e46:	2301      	movs	r3, #1
 8000e48:	e000      	b.n	8000e4c <HAL_GPIO_Init+0x1f0>
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	697a      	ldr	r2, [r7, #20]
 8000e4e:	2103      	movs	r1, #3
 8000e50:	400a      	ands	r2, r1
 8000e52:	0092      	lsls	r2, r2, #2
 8000e54:	4093      	lsls	r3, r2
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e5c:	4935      	ldr	r1, [pc, #212]	; (8000f34 <HAL_GPIO_Init+0x2d8>)
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	089b      	lsrs	r3, r3, #2
 8000e62:	3302      	adds	r3, #2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e6a:	4b37      	ldr	r3, [pc, #220]	; (8000f48 <HAL_GPIO_Init+0x2ec>)
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	43da      	mvns	r2, r3
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	4013      	ands	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685a      	ldr	r2, [r3, #4]
 8000e7e:	2380      	movs	r3, #128	; 0x80
 8000e80:	035b      	lsls	r3, r3, #13
 8000e82:	4013      	ands	r3, r2
 8000e84:	d003      	beq.n	8000e8e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e8e:	4b2e      	ldr	r3, [pc, #184]	; (8000f48 <HAL_GPIO_Init+0x2ec>)
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e94:	4b2c      	ldr	r3, [pc, #176]	; (8000f48 <HAL_GPIO_Init+0x2ec>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	43da      	mvns	r2, r3
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685a      	ldr	r2, [r3, #4]
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	039b      	lsls	r3, r3, #14
 8000eac:	4013      	ands	r3, r2
 8000eae:	d003      	beq.n	8000eb8 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000eb8:	4b23      	ldr	r3, [pc, #140]	; (8000f48 <HAL_GPIO_Init+0x2ec>)
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000ebe:	4b22      	ldr	r3, [pc, #136]	; (8000f48 <HAL_GPIO_Init+0x2ec>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	43da      	mvns	r2, r3
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	4013      	ands	r3, r2
 8000ecc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685a      	ldr	r2, [r3, #4]
 8000ed2:	2380      	movs	r3, #128	; 0x80
 8000ed4:	029b      	lsls	r3, r3, #10
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	d003      	beq.n	8000ee2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ee2:	4b19      	ldr	r3, [pc, #100]	; (8000f48 <HAL_GPIO_Init+0x2ec>)
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000ee8:	4b17      	ldr	r3, [pc, #92]	; (8000f48 <HAL_GPIO_Init+0x2ec>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	43da      	mvns	r2, r3
 8000ef2:	693b      	ldr	r3, [r7, #16]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685a      	ldr	r2, [r3, #4]
 8000efc:	2380      	movs	r3, #128	; 0x80
 8000efe:	025b      	lsls	r3, r3, #9
 8000f00:	4013      	ands	r3, r2
 8000f02:	d003      	beq.n	8000f0c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f0c:	4b0e      	ldr	r3, [pc, #56]	; (8000f48 <HAL_GPIO_Init+0x2ec>)
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	3301      	adds	r3, #1
 8000f16:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	40da      	lsrs	r2, r3
 8000f20:	1e13      	subs	r3, r2, #0
 8000f22:	d000      	beq.n	8000f26 <HAL_GPIO_Init+0x2ca>
 8000f24:	e6a2      	b.n	8000c6c <HAL_GPIO_Init+0x10>
  } 
}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	46c0      	nop			; (mov r8, r8)
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	b006      	add	sp, #24
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40021000 	.word	0x40021000
 8000f34:	40010000 	.word	0x40010000
 8000f38:	48000400 	.word	0x48000400
 8000f3c:	48000800 	.word	0x48000800
 8000f40:	48000c00 	.word	0x48000c00
 8000f44:	48001000 	.word	0x48001000
 8000f48:	40010400 	.word	0x40010400

08000f4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	0008      	movs	r0, r1
 8000f56:	0011      	movs	r1, r2
 8000f58:	1cbb      	adds	r3, r7, #2
 8000f5a:	1c02      	adds	r2, r0, #0
 8000f5c:	801a      	strh	r2, [r3, #0]
 8000f5e:	1c7b      	adds	r3, r7, #1
 8000f60:	1c0a      	adds	r2, r1, #0
 8000f62:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f64:	1c7b      	adds	r3, r7, #1
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d004      	beq.n	8000f76 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f6c:	1cbb      	adds	r3, r7, #2
 8000f6e:	881a      	ldrh	r2, [r3, #0]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f74:	e003      	b.n	8000f7e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f76:	1cbb      	adds	r3, r7, #2
 8000f78:	881a      	ldrh	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f7e:	46c0      	nop			; (mov r8, r8)
 8000f80:	46bd      	mov	sp, r7
 8000f82:	b002      	add	sp, #8
 8000f84:	bd80      	pop	{r7, pc}
	...

08000f88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d102      	bne.n	8000f9c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	f000 fb76 	bl	8001688 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	d100      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x20>
 8000fa6:	e08e      	b.n	80010c6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000fa8:	4bc5      	ldr	r3, [pc, #788]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	220c      	movs	r2, #12
 8000fae:	4013      	ands	r3, r2
 8000fb0:	2b04      	cmp	r3, #4
 8000fb2:	d00e      	beq.n	8000fd2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fb4:	4bc2      	ldr	r3, [pc, #776]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	220c      	movs	r2, #12
 8000fba:	4013      	ands	r3, r2
 8000fbc:	2b08      	cmp	r3, #8
 8000fbe:	d117      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x68>
 8000fc0:	4bbf      	ldr	r3, [pc, #764]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8000fc2:	685a      	ldr	r2, [r3, #4]
 8000fc4:	23c0      	movs	r3, #192	; 0xc0
 8000fc6:	025b      	lsls	r3, r3, #9
 8000fc8:	401a      	ands	r2, r3
 8000fca:	2380      	movs	r3, #128	; 0x80
 8000fcc:	025b      	lsls	r3, r3, #9
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d10e      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fd2:	4bbb      	ldr	r3, [pc, #748]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	2380      	movs	r3, #128	; 0x80
 8000fd8:	029b      	lsls	r3, r3, #10
 8000fda:	4013      	ands	r3, r2
 8000fdc:	d100      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x58>
 8000fde:	e071      	b.n	80010c4 <HAL_RCC_OscConfig+0x13c>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d000      	beq.n	8000fea <HAL_RCC_OscConfig+0x62>
 8000fe8:	e06c      	b.n	80010c4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	f000 fb4c 	bl	8001688 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d107      	bne.n	8001008 <HAL_RCC_OscConfig+0x80>
 8000ff8:	4bb1      	ldr	r3, [pc, #708]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4bb0      	ldr	r3, [pc, #704]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8000ffe:	2180      	movs	r1, #128	; 0x80
 8001000:	0249      	lsls	r1, r1, #9
 8001002:	430a      	orrs	r2, r1
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	e02f      	b.n	8001068 <HAL_RCC_OscConfig+0xe0>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d10c      	bne.n	800102a <HAL_RCC_OscConfig+0xa2>
 8001010:	4bab      	ldr	r3, [pc, #684]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	4baa      	ldr	r3, [pc, #680]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001016:	49ab      	ldr	r1, [pc, #684]	; (80012c4 <HAL_RCC_OscConfig+0x33c>)
 8001018:	400a      	ands	r2, r1
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	4ba8      	ldr	r3, [pc, #672]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4ba7      	ldr	r3, [pc, #668]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001022:	49a9      	ldr	r1, [pc, #676]	; (80012c8 <HAL_RCC_OscConfig+0x340>)
 8001024:	400a      	ands	r2, r1
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	e01e      	b.n	8001068 <HAL_RCC_OscConfig+0xe0>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	2b05      	cmp	r3, #5
 8001030:	d10e      	bne.n	8001050 <HAL_RCC_OscConfig+0xc8>
 8001032:	4ba3      	ldr	r3, [pc, #652]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	4ba2      	ldr	r3, [pc, #648]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001038:	2180      	movs	r1, #128	; 0x80
 800103a:	02c9      	lsls	r1, r1, #11
 800103c:	430a      	orrs	r2, r1
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	4b9f      	ldr	r3, [pc, #636]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	4b9e      	ldr	r3, [pc, #632]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001046:	2180      	movs	r1, #128	; 0x80
 8001048:	0249      	lsls	r1, r1, #9
 800104a:	430a      	orrs	r2, r1
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	e00b      	b.n	8001068 <HAL_RCC_OscConfig+0xe0>
 8001050:	4b9b      	ldr	r3, [pc, #620]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b9a      	ldr	r3, [pc, #616]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001056:	499b      	ldr	r1, [pc, #620]	; (80012c4 <HAL_RCC_OscConfig+0x33c>)
 8001058:	400a      	ands	r2, r1
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	4b98      	ldr	r3, [pc, #608]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4b97      	ldr	r3, [pc, #604]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001062:	4999      	ldr	r1, [pc, #612]	; (80012c8 <HAL_RCC_OscConfig+0x340>)
 8001064:	400a      	ands	r2, r1
 8001066:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d014      	beq.n	800109a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001070:	f7ff fd0c 	bl	8000a8c <HAL_GetTick>
 8001074:	0003      	movs	r3, r0
 8001076:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001078:	e008      	b.n	800108c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800107a:	f7ff fd07 	bl	8000a8c <HAL_GetTick>
 800107e:	0002      	movs	r2, r0
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	2b64      	cmp	r3, #100	; 0x64
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e2fd      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800108c:	4b8c      	ldr	r3, [pc, #560]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	2380      	movs	r3, #128	; 0x80
 8001092:	029b      	lsls	r3, r3, #10
 8001094:	4013      	ands	r3, r2
 8001096:	d0f0      	beq.n	800107a <HAL_RCC_OscConfig+0xf2>
 8001098:	e015      	b.n	80010c6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800109a:	f7ff fcf7 	bl	8000a8c <HAL_GetTick>
 800109e:	0003      	movs	r3, r0
 80010a0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a2:	e008      	b.n	80010b6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010a4:	f7ff fcf2 	bl	8000a8c <HAL_GetTick>
 80010a8:	0002      	movs	r2, r0
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	2b64      	cmp	r3, #100	; 0x64
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e2e8      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010b6:	4b82      	ldr	r3, [pc, #520]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	2380      	movs	r3, #128	; 0x80
 80010bc:	029b      	lsls	r3, r3, #10
 80010be:	4013      	ands	r3, r2
 80010c0:	d1f0      	bne.n	80010a4 <HAL_RCC_OscConfig+0x11c>
 80010c2:	e000      	b.n	80010c6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2202      	movs	r2, #2
 80010cc:	4013      	ands	r3, r2
 80010ce:	d100      	bne.n	80010d2 <HAL_RCC_OscConfig+0x14a>
 80010d0:	e06c      	b.n	80011ac <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010d2:	4b7b      	ldr	r3, [pc, #492]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	220c      	movs	r2, #12
 80010d8:	4013      	ands	r3, r2
 80010da:	d00e      	beq.n	80010fa <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010dc:	4b78      	ldr	r3, [pc, #480]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	220c      	movs	r2, #12
 80010e2:	4013      	ands	r3, r2
 80010e4:	2b08      	cmp	r3, #8
 80010e6:	d11f      	bne.n	8001128 <HAL_RCC_OscConfig+0x1a0>
 80010e8:	4b75      	ldr	r3, [pc, #468]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80010ea:	685a      	ldr	r2, [r3, #4]
 80010ec:	23c0      	movs	r3, #192	; 0xc0
 80010ee:	025b      	lsls	r3, r3, #9
 80010f0:	401a      	ands	r2, r3
 80010f2:	2380      	movs	r3, #128	; 0x80
 80010f4:	021b      	lsls	r3, r3, #8
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d116      	bne.n	8001128 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010fa:	4b71      	ldr	r3, [pc, #452]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2202      	movs	r2, #2
 8001100:	4013      	ands	r3, r2
 8001102:	d005      	beq.n	8001110 <HAL_RCC_OscConfig+0x188>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	2b01      	cmp	r3, #1
 800110a:	d001      	beq.n	8001110 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e2bb      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001110:	4b6b      	ldr	r3, [pc, #428]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	22f8      	movs	r2, #248	; 0xf8
 8001116:	4393      	bics	r3, r2
 8001118:	0019      	movs	r1, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	00da      	lsls	r2, r3, #3
 8001120:	4b67      	ldr	r3, [pc, #412]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001122:	430a      	orrs	r2, r1
 8001124:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001126:	e041      	b.n	80011ac <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d024      	beq.n	800117a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001130:	4b63      	ldr	r3, [pc, #396]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	4b62      	ldr	r3, [pc, #392]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001136:	2101      	movs	r1, #1
 8001138:	430a      	orrs	r2, r1
 800113a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800113c:	f7ff fca6 	bl	8000a8c <HAL_GetTick>
 8001140:	0003      	movs	r3, r0
 8001142:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001144:	e008      	b.n	8001158 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001146:	f7ff fca1 	bl	8000a8c <HAL_GetTick>
 800114a:	0002      	movs	r2, r0
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	2b02      	cmp	r3, #2
 8001152:	d901      	bls.n	8001158 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001154:	2303      	movs	r3, #3
 8001156:	e297      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001158:	4b59      	ldr	r3, [pc, #356]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2202      	movs	r2, #2
 800115e:	4013      	ands	r3, r2
 8001160:	d0f1      	beq.n	8001146 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001162:	4b57      	ldr	r3, [pc, #348]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	22f8      	movs	r2, #248	; 0xf8
 8001168:	4393      	bics	r3, r2
 800116a:	0019      	movs	r1, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	691b      	ldr	r3, [r3, #16]
 8001170:	00da      	lsls	r2, r3, #3
 8001172:	4b53      	ldr	r3, [pc, #332]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001174:	430a      	orrs	r2, r1
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	e018      	b.n	80011ac <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800117a:	4b51      	ldr	r3, [pc, #324]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	4b50      	ldr	r3, [pc, #320]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001180:	2101      	movs	r1, #1
 8001182:	438a      	bics	r2, r1
 8001184:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001186:	f7ff fc81 	bl	8000a8c <HAL_GetTick>
 800118a:	0003      	movs	r3, r0
 800118c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001190:	f7ff fc7c 	bl	8000a8c <HAL_GetTick>
 8001194:	0002      	movs	r2, r0
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e272      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011a2:	4b47      	ldr	r3, [pc, #284]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2202      	movs	r2, #2
 80011a8:	4013      	ands	r3, r2
 80011aa:	d1f1      	bne.n	8001190 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	2208      	movs	r2, #8
 80011b2:	4013      	ands	r3, r2
 80011b4:	d036      	beq.n	8001224 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	69db      	ldr	r3, [r3, #28]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d019      	beq.n	80011f2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011be:	4b40      	ldr	r3, [pc, #256]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80011c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011c2:	4b3f      	ldr	r3, [pc, #252]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80011c4:	2101      	movs	r1, #1
 80011c6:	430a      	orrs	r2, r1
 80011c8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ca:	f7ff fc5f 	bl	8000a8c <HAL_GetTick>
 80011ce:	0003      	movs	r3, r0
 80011d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011d4:	f7ff fc5a 	bl	8000a8c <HAL_GetTick>
 80011d8:	0002      	movs	r2, r0
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b02      	cmp	r3, #2
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e250      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011e6:	4b36      	ldr	r3, [pc, #216]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80011e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ea:	2202      	movs	r2, #2
 80011ec:	4013      	ands	r3, r2
 80011ee:	d0f1      	beq.n	80011d4 <HAL_RCC_OscConfig+0x24c>
 80011f0:	e018      	b.n	8001224 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011f2:	4b33      	ldr	r3, [pc, #204]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80011f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011f6:	4b32      	ldr	r3, [pc, #200]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80011f8:	2101      	movs	r1, #1
 80011fa:	438a      	bics	r2, r1
 80011fc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011fe:	f7ff fc45 	bl	8000a8c <HAL_GetTick>
 8001202:	0003      	movs	r3, r0
 8001204:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001206:	e008      	b.n	800121a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001208:	f7ff fc40 	bl	8000a8c <HAL_GetTick>
 800120c:	0002      	movs	r2, r0
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	2b02      	cmp	r3, #2
 8001214:	d901      	bls.n	800121a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001216:	2303      	movs	r3, #3
 8001218:	e236      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800121a:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 800121c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121e:	2202      	movs	r2, #2
 8001220:	4013      	ands	r3, r2
 8001222:	d1f1      	bne.n	8001208 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2204      	movs	r2, #4
 800122a:	4013      	ands	r3, r2
 800122c:	d100      	bne.n	8001230 <HAL_RCC_OscConfig+0x2a8>
 800122e:	e0b5      	b.n	800139c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001230:	201f      	movs	r0, #31
 8001232:	183b      	adds	r3, r7, r0
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001238:	4b21      	ldr	r3, [pc, #132]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 800123a:	69da      	ldr	r2, [r3, #28]
 800123c:	2380      	movs	r3, #128	; 0x80
 800123e:	055b      	lsls	r3, r3, #21
 8001240:	4013      	ands	r3, r2
 8001242:	d110      	bne.n	8001266 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001244:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001246:	69da      	ldr	r2, [r3, #28]
 8001248:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 800124a:	2180      	movs	r1, #128	; 0x80
 800124c:	0549      	lsls	r1, r1, #21
 800124e:	430a      	orrs	r2, r1
 8001250:	61da      	str	r2, [r3, #28]
 8001252:	4b1b      	ldr	r3, [pc, #108]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 8001254:	69da      	ldr	r2, [r3, #28]
 8001256:	2380      	movs	r3, #128	; 0x80
 8001258:	055b      	lsls	r3, r3, #21
 800125a:	4013      	ands	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001260:	183b      	adds	r3, r7, r0
 8001262:	2201      	movs	r2, #1
 8001264:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001266:	4b19      	ldr	r3, [pc, #100]	; (80012cc <HAL_RCC_OscConfig+0x344>)
 8001268:	681a      	ldr	r2, [r3, #0]
 800126a:	2380      	movs	r3, #128	; 0x80
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	4013      	ands	r3, r2
 8001270:	d11a      	bne.n	80012a8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001272:	4b16      	ldr	r3, [pc, #88]	; (80012cc <HAL_RCC_OscConfig+0x344>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	4b15      	ldr	r3, [pc, #84]	; (80012cc <HAL_RCC_OscConfig+0x344>)
 8001278:	2180      	movs	r1, #128	; 0x80
 800127a:	0049      	lsls	r1, r1, #1
 800127c:	430a      	orrs	r2, r1
 800127e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001280:	f7ff fc04 	bl	8000a8c <HAL_GetTick>
 8001284:	0003      	movs	r3, r0
 8001286:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001288:	e008      	b.n	800129c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800128a:	f7ff fbff 	bl	8000a8c <HAL_GetTick>
 800128e:	0002      	movs	r2, r0
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	2b64      	cmp	r3, #100	; 0x64
 8001296:	d901      	bls.n	800129c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001298:	2303      	movs	r3, #3
 800129a:	e1f5      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800129c:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <HAL_RCC_OscConfig+0x344>)
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	2380      	movs	r3, #128	; 0x80
 80012a2:	005b      	lsls	r3, r3, #1
 80012a4:	4013      	ands	r3, r2
 80012a6:	d0f0      	beq.n	800128a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	2b01      	cmp	r3, #1
 80012ae:	d10f      	bne.n	80012d0 <HAL_RCC_OscConfig+0x348>
 80012b0:	4b03      	ldr	r3, [pc, #12]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80012b2:	6a1a      	ldr	r2, [r3, #32]
 80012b4:	4b02      	ldr	r3, [pc, #8]	; (80012c0 <HAL_RCC_OscConfig+0x338>)
 80012b6:	2101      	movs	r1, #1
 80012b8:	430a      	orrs	r2, r1
 80012ba:	621a      	str	r2, [r3, #32]
 80012bc:	e036      	b.n	800132c <HAL_RCC_OscConfig+0x3a4>
 80012be:	46c0      	nop			; (mov r8, r8)
 80012c0:	40021000 	.word	0x40021000
 80012c4:	fffeffff 	.word	0xfffeffff
 80012c8:	fffbffff 	.word	0xfffbffff
 80012cc:	40007000 	.word	0x40007000
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d10c      	bne.n	80012f2 <HAL_RCC_OscConfig+0x36a>
 80012d8:	4bca      	ldr	r3, [pc, #808]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80012da:	6a1a      	ldr	r2, [r3, #32]
 80012dc:	4bc9      	ldr	r3, [pc, #804]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80012de:	2101      	movs	r1, #1
 80012e0:	438a      	bics	r2, r1
 80012e2:	621a      	str	r2, [r3, #32]
 80012e4:	4bc7      	ldr	r3, [pc, #796]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80012e6:	6a1a      	ldr	r2, [r3, #32]
 80012e8:	4bc6      	ldr	r3, [pc, #792]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80012ea:	2104      	movs	r1, #4
 80012ec:	438a      	bics	r2, r1
 80012ee:	621a      	str	r2, [r3, #32]
 80012f0:	e01c      	b.n	800132c <HAL_RCC_OscConfig+0x3a4>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	2b05      	cmp	r3, #5
 80012f8:	d10c      	bne.n	8001314 <HAL_RCC_OscConfig+0x38c>
 80012fa:	4bc2      	ldr	r3, [pc, #776]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80012fc:	6a1a      	ldr	r2, [r3, #32]
 80012fe:	4bc1      	ldr	r3, [pc, #772]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001300:	2104      	movs	r1, #4
 8001302:	430a      	orrs	r2, r1
 8001304:	621a      	str	r2, [r3, #32]
 8001306:	4bbf      	ldr	r3, [pc, #764]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001308:	6a1a      	ldr	r2, [r3, #32]
 800130a:	4bbe      	ldr	r3, [pc, #760]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800130c:	2101      	movs	r1, #1
 800130e:	430a      	orrs	r2, r1
 8001310:	621a      	str	r2, [r3, #32]
 8001312:	e00b      	b.n	800132c <HAL_RCC_OscConfig+0x3a4>
 8001314:	4bbb      	ldr	r3, [pc, #748]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001316:	6a1a      	ldr	r2, [r3, #32]
 8001318:	4bba      	ldr	r3, [pc, #744]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800131a:	2101      	movs	r1, #1
 800131c:	438a      	bics	r2, r1
 800131e:	621a      	str	r2, [r3, #32]
 8001320:	4bb8      	ldr	r3, [pc, #736]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001322:	6a1a      	ldr	r2, [r3, #32]
 8001324:	4bb7      	ldr	r3, [pc, #732]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001326:	2104      	movs	r1, #4
 8001328:	438a      	bics	r2, r1
 800132a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d014      	beq.n	800135e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001334:	f7ff fbaa 	bl	8000a8c <HAL_GetTick>
 8001338:	0003      	movs	r3, r0
 800133a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800133c:	e009      	b.n	8001352 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800133e:	f7ff fba5 	bl	8000a8c <HAL_GetTick>
 8001342:	0002      	movs	r2, r0
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	4aaf      	ldr	r2, [pc, #700]	; (8001608 <HAL_RCC_OscConfig+0x680>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e19a      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001352:	4bac      	ldr	r3, [pc, #688]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001354:	6a1b      	ldr	r3, [r3, #32]
 8001356:	2202      	movs	r2, #2
 8001358:	4013      	ands	r3, r2
 800135a:	d0f0      	beq.n	800133e <HAL_RCC_OscConfig+0x3b6>
 800135c:	e013      	b.n	8001386 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135e:	f7ff fb95 	bl	8000a8c <HAL_GetTick>
 8001362:	0003      	movs	r3, r0
 8001364:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001366:	e009      	b.n	800137c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001368:	f7ff fb90 	bl	8000a8c <HAL_GetTick>
 800136c:	0002      	movs	r2, r0
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	1ad3      	subs	r3, r2, r3
 8001372:	4aa5      	ldr	r2, [pc, #660]	; (8001608 <HAL_RCC_OscConfig+0x680>)
 8001374:	4293      	cmp	r3, r2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e185      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800137c:	4ba1      	ldr	r3, [pc, #644]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800137e:	6a1b      	ldr	r3, [r3, #32]
 8001380:	2202      	movs	r2, #2
 8001382:	4013      	ands	r3, r2
 8001384:	d1f0      	bne.n	8001368 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001386:	231f      	movs	r3, #31
 8001388:	18fb      	adds	r3, r7, r3
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b01      	cmp	r3, #1
 800138e:	d105      	bne.n	800139c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001390:	4b9c      	ldr	r3, [pc, #624]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001392:	69da      	ldr	r2, [r3, #28]
 8001394:	4b9b      	ldr	r3, [pc, #620]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001396:	499d      	ldr	r1, [pc, #628]	; (800160c <HAL_RCC_OscConfig+0x684>)
 8001398:	400a      	ands	r2, r1
 800139a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2210      	movs	r2, #16
 80013a2:	4013      	ands	r3, r2
 80013a4:	d063      	beq.n	800146e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d12a      	bne.n	8001404 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80013ae:	4b95      	ldr	r3, [pc, #596]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80013b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013b2:	4b94      	ldr	r3, [pc, #592]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80013b4:	2104      	movs	r1, #4
 80013b6:	430a      	orrs	r2, r1
 80013b8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80013ba:	4b92      	ldr	r3, [pc, #584]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80013bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013be:	4b91      	ldr	r3, [pc, #580]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80013c0:	2101      	movs	r1, #1
 80013c2:	430a      	orrs	r2, r1
 80013c4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013c6:	f7ff fb61 	bl	8000a8c <HAL_GetTick>
 80013ca:	0003      	movs	r3, r0
 80013cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013ce:	e008      	b.n	80013e2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013d0:	f7ff fb5c 	bl	8000a8c <HAL_GetTick>
 80013d4:	0002      	movs	r2, r0
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e152      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013e2:	4b88      	ldr	r3, [pc, #544]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80013e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013e6:	2202      	movs	r2, #2
 80013e8:	4013      	ands	r3, r2
 80013ea:	d0f1      	beq.n	80013d0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013ec:	4b85      	ldr	r3, [pc, #532]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80013ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013f0:	22f8      	movs	r2, #248	; 0xf8
 80013f2:	4393      	bics	r3, r2
 80013f4:	0019      	movs	r1, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	699b      	ldr	r3, [r3, #24]
 80013fa:	00da      	lsls	r2, r3, #3
 80013fc:	4b81      	ldr	r3, [pc, #516]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80013fe:	430a      	orrs	r2, r1
 8001400:	635a      	str	r2, [r3, #52]	; 0x34
 8001402:	e034      	b.n	800146e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	695b      	ldr	r3, [r3, #20]
 8001408:	3305      	adds	r3, #5
 800140a:	d111      	bne.n	8001430 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800140c:	4b7d      	ldr	r3, [pc, #500]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800140e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001410:	4b7c      	ldr	r3, [pc, #496]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001412:	2104      	movs	r1, #4
 8001414:	438a      	bics	r2, r1
 8001416:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001418:	4b7a      	ldr	r3, [pc, #488]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800141a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800141c:	22f8      	movs	r2, #248	; 0xf8
 800141e:	4393      	bics	r3, r2
 8001420:	0019      	movs	r1, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	699b      	ldr	r3, [r3, #24]
 8001426:	00da      	lsls	r2, r3, #3
 8001428:	4b76      	ldr	r3, [pc, #472]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800142a:	430a      	orrs	r2, r1
 800142c:	635a      	str	r2, [r3, #52]	; 0x34
 800142e:	e01e      	b.n	800146e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001430:	4b74      	ldr	r3, [pc, #464]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001432:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001434:	4b73      	ldr	r3, [pc, #460]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001436:	2104      	movs	r1, #4
 8001438:	430a      	orrs	r2, r1
 800143a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800143c:	4b71      	ldr	r3, [pc, #452]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800143e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001440:	4b70      	ldr	r3, [pc, #448]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001442:	2101      	movs	r1, #1
 8001444:	438a      	bics	r2, r1
 8001446:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001448:	f7ff fb20 	bl	8000a8c <HAL_GetTick>
 800144c:	0003      	movs	r3, r0
 800144e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001450:	e008      	b.n	8001464 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001452:	f7ff fb1b 	bl	8000a8c <HAL_GetTick>
 8001456:	0002      	movs	r2, r0
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b02      	cmp	r3, #2
 800145e:	d901      	bls.n	8001464 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001460:	2303      	movs	r3, #3
 8001462:	e111      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001464:	4b67      	ldr	r3, [pc, #412]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001468:	2202      	movs	r2, #2
 800146a:	4013      	ands	r3, r2
 800146c:	d1f1      	bne.n	8001452 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2220      	movs	r2, #32
 8001474:	4013      	ands	r3, r2
 8001476:	d05c      	beq.n	8001532 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001478:	4b62      	ldr	r3, [pc, #392]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	220c      	movs	r2, #12
 800147e:	4013      	ands	r3, r2
 8001480:	2b0c      	cmp	r3, #12
 8001482:	d00e      	beq.n	80014a2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001484:	4b5f      	ldr	r3, [pc, #380]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	220c      	movs	r2, #12
 800148a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800148c:	2b08      	cmp	r3, #8
 800148e:	d114      	bne.n	80014ba <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001490:	4b5c      	ldr	r3, [pc, #368]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	23c0      	movs	r3, #192	; 0xc0
 8001496:	025b      	lsls	r3, r3, #9
 8001498:	401a      	ands	r2, r3
 800149a:	23c0      	movs	r3, #192	; 0xc0
 800149c:	025b      	lsls	r3, r3, #9
 800149e:	429a      	cmp	r2, r3
 80014a0:	d10b      	bne.n	80014ba <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80014a2:	4b58      	ldr	r3, [pc, #352]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80014a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014a6:	2380      	movs	r3, #128	; 0x80
 80014a8:	029b      	lsls	r3, r3, #10
 80014aa:	4013      	ands	r3, r2
 80014ac:	d040      	beq.n	8001530 <HAL_RCC_OscConfig+0x5a8>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6a1b      	ldr	r3, [r3, #32]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d03c      	beq.n	8001530 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e0e6      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6a1b      	ldr	r3, [r3, #32]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d01b      	beq.n	80014fa <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80014c2:	4b50      	ldr	r3, [pc, #320]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80014c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014c6:	4b4f      	ldr	r3, [pc, #316]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80014c8:	2180      	movs	r1, #128	; 0x80
 80014ca:	0249      	lsls	r1, r1, #9
 80014cc:	430a      	orrs	r2, r1
 80014ce:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d0:	f7ff fadc 	bl	8000a8c <HAL_GetTick>
 80014d4:	0003      	movs	r3, r0
 80014d6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80014d8:	e008      	b.n	80014ec <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014da:	f7ff fad7 	bl	8000a8c <HAL_GetTick>
 80014de:	0002      	movs	r2, r0
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e0cd      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80014ec:	4b45      	ldr	r3, [pc, #276]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80014ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014f0:	2380      	movs	r3, #128	; 0x80
 80014f2:	029b      	lsls	r3, r3, #10
 80014f4:	4013      	ands	r3, r2
 80014f6:	d0f0      	beq.n	80014da <HAL_RCC_OscConfig+0x552>
 80014f8:	e01b      	b.n	8001532 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80014fa:	4b42      	ldr	r3, [pc, #264]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80014fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014fe:	4b41      	ldr	r3, [pc, #260]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001500:	4943      	ldr	r1, [pc, #268]	; (8001610 <HAL_RCC_OscConfig+0x688>)
 8001502:	400a      	ands	r2, r1
 8001504:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001506:	f7ff fac1 	bl	8000a8c <HAL_GetTick>
 800150a:	0003      	movs	r3, r0
 800150c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001510:	f7ff fabc 	bl	8000a8c <HAL_GetTick>
 8001514:	0002      	movs	r2, r0
 8001516:	69bb      	ldr	r3, [r7, #24]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b02      	cmp	r3, #2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e0b2      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001522:	4b38      	ldr	r3, [pc, #224]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001524:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001526:	2380      	movs	r3, #128	; 0x80
 8001528:	029b      	lsls	r3, r3, #10
 800152a:	4013      	ands	r3, r2
 800152c:	d1f0      	bne.n	8001510 <HAL_RCC_OscConfig+0x588>
 800152e:	e000      	b.n	8001532 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001530:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001536:	2b00      	cmp	r3, #0
 8001538:	d100      	bne.n	800153c <HAL_RCC_OscConfig+0x5b4>
 800153a:	e0a4      	b.n	8001686 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800153c:	4b31      	ldr	r3, [pc, #196]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	220c      	movs	r2, #12
 8001542:	4013      	ands	r3, r2
 8001544:	2b08      	cmp	r3, #8
 8001546:	d100      	bne.n	800154a <HAL_RCC_OscConfig+0x5c2>
 8001548:	e078      	b.n	800163c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154e:	2b02      	cmp	r3, #2
 8001550:	d14c      	bne.n	80015ec <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001552:	4b2c      	ldr	r3, [pc, #176]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	4b2b      	ldr	r3, [pc, #172]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001558:	492e      	ldr	r1, [pc, #184]	; (8001614 <HAL_RCC_OscConfig+0x68c>)
 800155a:	400a      	ands	r2, r1
 800155c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800155e:	f7ff fa95 	bl	8000a8c <HAL_GetTick>
 8001562:	0003      	movs	r3, r0
 8001564:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001568:	f7ff fa90 	bl	8000a8c <HAL_GetTick>
 800156c:	0002      	movs	r2, r0
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e086      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800157a:	4b22      	ldr	r3, [pc, #136]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	2380      	movs	r3, #128	; 0x80
 8001580:	049b      	lsls	r3, r3, #18
 8001582:	4013      	ands	r3, r2
 8001584:	d1f0      	bne.n	8001568 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001586:	4b1f      	ldr	r3, [pc, #124]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158a:	220f      	movs	r2, #15
 800158c:	4393      	bics	r3, r2
 800158e:	0019      	movs	r1, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001594:	4b1b      	ldr	r3, [pc, #108]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 8001596:	430a      	orrs	r2, r1
 8001598:	62da      	str	r2, [r3, #44]	; 0x2c
 800159a:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	4a1e      	ldr	r2, [pc, #120]	; (8001618 <HAL_RCC_OscConfig+0x690>)
 80015a0:	4013      	ands	r3, r2
 80015a2:	0019      	movs	r1, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ac:	431a      	orrs	r2, r3
 80015ae:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80015b0:	430a      	orrs	r2, r1
 80015b2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015b4:	4b13      	ldr	r3, [pc, #76]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b12      	ldr	r3, [pc, #72]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80015ba:	2180      	movs	r1, #128	; 0x80
 80015bc:	0449      	lsls	r1, r1, #17
 80015be:	430a      	orrs	r2, r1
 80015c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c2:	f7ff fa63 	bl	8000a8c <HAL_GetTick>
 80015c6:	0003      	movs	r3, r0
 80015c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff fa5e 	bl	8000a8c <HAL_GetTick>
 80015d0:	0002      	movs	r2, r0
 80015d2:	69bb      	ldr	r3, [r7, #24]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e054      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015de:	4b09      	ldr	r3, [pc, #36]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	2380      	movs	r3, #128	; 0x80
 80015e4:	049b      	lsls	r3, r3, #18
 80015e6:	4013      	ands	r3, r2
 80015e8:	d0f0      	beq.n	80015cc <HAL_RCC_OscConfig+0x644>
 80015ea:	e04c      	b.n	8001686 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ec:	4b05      	ldr	r3, [pc, #20]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	4b04      	ldr	r3, [pc, #16]	; (8001604 <HAL_RCC_OscConfig+0x67c>)
 80015f2:	4908      	ldr	r1, [pc, #32]	; (8001614 <HAL_RCC_OscConfig+0x68c>)
 80015f4:	400a      	ands	r2, r1
 80015f6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f8:	f7ff fa48 	bl	8000a8c <HAL_GetTick>
 80015fc:	0003      	movs	r3, r0
 80015fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001600:	e015      	b.n	800162e <HAL_RCC_OscConfig+0x6a6>
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	40021000 	.word	0x40021000
 8001608:	00001388 	.word	0x00001388
 800160c:	efffffff 	.word	0xefffffff
 8001610:	fffeffff 	.word	0xfffeffff
 8001614:	feffffff 	.word	0xfeffffff
 8001618:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800161c:	f7ff fa36 	bl	8000a8c <HAL_GetTick>
 8001620:	0002      	movs	r2, r0
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	1ad3      	subs	r3, r2, r3
 8001626:	2b02      	cmp	r3, #2
 8001628:	d901      	bls.n	800162e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800162a:	2303      	movs	r3, #3
 800162c:	e02c      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800162e:	4b18      	ldr	r3, [pc, #96]	; (8001690 <HAL_RCC_OscConfig+0x708>)
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	049b      	lsls	r3, r3, #18
 8001636:	4013      	ands	r3, r2
 8001638:	d1f0      	bne.n	800161c <HAL_RCC_OscConfig+0x694>
 800163a:	e024      	b.n	8001686 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	2b01      	cmp	r3, #1
 8001642:	d101      	bne.n	8001648 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e01f      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <HAL_RCC_OscConfig+0x708>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <HAL_RCC_OscConfig+0x708>)
 8001650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001652:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001654:	697a      	ldr	r2, [r7, #20]
 8001656:	23c0      	movs	r3, #192	; 0xc0
 8001658:	025b      	lsls	r3, r3, #9
 800165a:	401a      	ands	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001660:	429a      	cmp	r2, r3
 8001662:	d10e      	bne.n	8001682 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	220f      	movs	r2, #15
 8001668:	401a      	ands	r2, r3
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800166e:	429a      	cmp	r2, r3
 8001670:	d107      	bne.n	8001682 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001672:	697a      	ldr	r2, [r7, #20]
 8001674:	23f0      	movs	r3, #240	; 0xf0
 8001676:	039b      	lsls	r3, r3, #14
 8001678:	401a      	ands	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800167e:	429a      	cmp	r2, r3
 8001680:	d001      	beq.n	8001686 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e000      	b.n	8001688 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	0018      	movs	r0, r3
 800168a:	46bd      	mov	sp, r7
 800168c:	b008      	add	sp, #32
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40021000 	.word	0x40021000

08001694 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b084      	sub	sp, #16
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d101      	bne.n	80016a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e0bf      	b.n	8001828 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016a8:	4b61      	ldr	r3, [pc, #388]	; (8001830 <HAL_RCC_ClockConfig+0x19c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2201      	movs	r2, #1
 80016ae:	4013      	ands	r3, r2
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d911      	bls.n	80016da <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016b6:	4b5e      	ldr	r3, [pc, #376]	; (8001830 <HAL_RCC_ClockConfig+0x19c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	2201      	movs	r2, #1
 80016bc:	4393      	bics	r3, r2
 80016be:	0019      	movs	r1, r3
 80016c0:	4b5b      	ldr	r3, [pc, #364]	; (8001830 <HAL_RCC_ClockConfig+0x19c>)
 80016c2:	683a      	ldr	r2, [r7, #0]
 80016c4:	430a      	orrs	r2, r1
 80016c6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016c8:	4b59      	ldr	r3, [pc, #356]	; (8001830 <HAL_RCC_ClockConfig+0x19c>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2201      	movs	r2, #1
 80016ce:	4013      	ands	r3, r2
 80016d0:	683a      	ldr	r2, [r7, #0]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d001      	beq.n	80016da <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	e0a6      	b.n	8001828 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2202      	movs	r2, #2
 80016e0:	4013      	ands	r3, r2
 80016e2:	d015      	beq.n	8001710 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2204      	movs	r2, #4
 80016ea:	4013      	ands	r3, r2
 80016ec:	d006      	beq.n	80016fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80016ee:	4b51      	ldr	r3, [pc, #324]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 80016f0:	685a      	ldr	r2, [r3, #4]
 80016f2:	4b50      	ldr	r3, [pc, #320]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 80016f4:	21e0      	movs	r1, #224	; 0xe0
 80016f6:	00c9      	lsls	r1, r1, #3
 80016f8:	430a      	orrs	r2, r1
 80016fa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016fc:	4b4d      	ldr	r3, [pc, #308]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	22f0      	movs	r2, #240	; 0xf0
 8001702:	4393      	bics	r3, r2
 8001704:	0019      	movs	r1, r3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	689a      	ldr	r2, [r3, #8]
 800170a:	4b4a      	ldr	r3, [pc, #296]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 800170c:	430a      	orrs	r2, r1
 800170e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2201      	movs	r2, #1
 8001716:	4013      	ands	r3, r2
 8001718:	d04c      	beq.n	80017b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d107      	bne.n	8001732 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001722:	4b44      	ldr	r3, [pc, #272]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	029b      	lsls	r3, r3, #10
 800172a:	4013      	ands	r3, r2
 800172c:	d120      	bne.n	8001770 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e07a      	b.n	8001828 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b02      	cmp	r3, #2
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800173a:	4b3e      	ldr	r3, [pc, #248]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	2380      	movs	r3, #128	; 0x80
 8001740:	049b      	lsls	r3, r3, #18
 8001742:	4013      	ands	r3, r2
 8001744:	d114      	bne.n	8001770 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e06e      	b.n	8001828 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	2b03      	cmp	r3, #3
 8001750:	d107      	bne.n	8001762 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001752:	4b38      	ldr	r3, [pc, #224]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 8001754:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001756:	2380      	movs	r3, #128	; 0x80
 8001758:	029b      	lsls	r3, r3, #10
 800175a:	4013      	ands	r3, r2
 800175c:	d108      	bne.n	8001770 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e062      	b.n	8001828 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001762:	4b34      	ldr	r3, [pc, #208]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	2202      	movs	r2, #2
 8001768:	4013      	ands	r3, r2
 800176a:	d101      	bne.n	8001770 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e05b      	b.n	8001828 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001770:	4b30      	ldr	r3, [pc, #192]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2203      	movs	r2, #3
 8001776:	4393      	bics	r3, r2
 8001778:	0019      	movs	r1, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	4b2d      	ldr	r3, [pc, #180]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 8001780:	430a      	orrs	r2, r1
 8001782:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001784:	f7ff f982 	bl	8000a8c <HAL_GetTick>
 8001788:	0003      	movs	r3, r0
 800178a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178c:	e009      	b.n	80017a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800178e:	f7ff f97d 	bl	8000a8c <HAL_GetTick>
 8001792:	0002      	movs	r2, r0
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	4a27      	ldr	r2, [pc, #156]	; (8001838 <HAL_RCC_ClockConfig+0x1a4>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e042      	b.n	8001828 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a2:	4b24      	ldr	r3, [pc, #144]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	220c      	movs	r2, #12
 80017a8:	401a      	ands	r2, r3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d1ec      	bne.n	800178e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017b4:	4b1e      	ldr	r3, [pc, #120]	; (8001830 <HAL_RCC_ClockConfig+0x19c>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2201      	movs	r2, #1
 80017ba:	4013      	ands	r3, r2
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d211      	bcs.n	80017e6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017c2:	4b1b      	ldr	r3, [pc, #108]	; (8001830 <HAL_RCC_ClockConfig+0x19c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	2201      	movs	r2, #1
 80017c8:	4393      	bics	r3, r2
 80017ca:	0019      	movs	r1, r3
 80017cc:	4b18      	ldr	r3, [pc, #96]	; (8001830 <HAL_RCC_ClockConfig+0x19c>)
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	430a      	orrs	r2, r1
 80017d2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017d4:	4b16      	ldr	r3, [pc, #88]	; (8001830 <HAL_RCC_ClockConfig+0x19c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2201      	movs	r2, #1
 80017da:	4013      	ands	r3, r2
 80017dc:	683a      	ldr	r2, [r7, #0]
 80017de:	429a      	cmp	r2, r3
 80017e0:	d001      	beq.n	80017e6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e020      	b.n	8001828 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2204      	movs	r2, #4
 80017ec:	4013      	ands	r3, r2
 80017ee:	d009      	beq.n	8001804 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80017f0:	4b10      	ldr	r3, [pc, #64]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	4a11      	ldr	r2, [pc, #68]	; (800183c <HAL_RCC_ClockConfig+0x1a8>)
 80017f6:	4013      	ands	r3, r2
 80017f8:	0019      	movs	r1, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68da      	ldr	r2, [r3, #12]
 80017fe:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 8001800:	430a      	orrs	r2, r1
 8001802:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001804:	f000 f820 	bl	8001848 <HAL_RCC_GetSysClockFreq>
 8001808:	0001      	movs	r1, r0
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_RCC_ClockConfig+0x1a0>)
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	091b      	lsrs	r3, r3, #4
 8001810:	220f      	movs	r2, #15
 8001812:	4013      	ands	r3, r2
 8001814:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <HAL_RCC_ClockConfig+0x1ac>)
 8001816:	5cd3      	ldrb	r3, [r2, r3]
 8001818:	000a      	movs	r2, r1
 800181a:	40da      	lsrs	r2, r3
 800181c:	4b09      	ldr	r3, [pc, #36]	; (8001844 <HAL_RCC_ClockConfig+0x1b0>)
 800181e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001820:	2003      	movs	r0, #3
 8001822:	f7ff f8ed 	bl	8000a00 <HAL_InitTick>
  
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	b004      	add	sp, #16
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40022000 	.word	0x40022000
 8001834:	40021000 	.word	0x40021000
 8001838:	00001388 	.word	0x00001388
 800183c:	fffff8ff 	.word	0xfffff8ff
 8001840:	08002298 	.word	0x08002298
 8001844:	20000024 	.word	0x20000024

08001848 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	2300      	movs	r3, #0
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	2300      	movs	r3, #0
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	2300      	movs	r3, #0
 800185c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001862:	4b2d      	ldr	r3, [pc, #180]	; (8001918 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	220c      	movs	r2, #12
 800186c:	4013      	ands	r3, r2
 800186e:	2b0c      	cmp	r3, #12
 8001870:	d046      	beq.n	8001900 <HAL_RCC_GetSysClockFreq+0xb8>
 8001872:	d848      	bhi.n	8001906 <HAL_RCC_GetSysClockFreq+0xbe>
 8001874:	2b04      	cmp	r3, #4
 8001876:	d002      	beq.n	800187e <HAL_RCC_GetSysClockFreq+0x36>
 8001878:	2b08      	cmp	r3, #8
 800187a:	d003      	beq.n	8001884 <HAL_RCC_GetSysClockFreq+0x3c>
 800187c:	e043      	b.n	8001906 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800187e:	4b27      	ldr	r3, [pc, #156]	; (800191c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001880:	613b      	str	r3, [r7, #16]
      break;
 8001882:	e043      	b.n	800190c <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	0c9b      	lsrs	r3, r3, #18
 8001888:	220f      	movs	r2, #15
 800188a:	4013      	ands	r3, r2
 800188c:	4a24      	ldr	r2, [pc, #144]	; (8001920 <HAL_RCC_GetSysClockFreq+0xd8>)
 800188e:	5cd3      	ldrb	r3, [r2, r3]
 8001890:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001892:	4b21      	ldr	r3, [pc, #132]	; (8001918 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001896:	220f      	movs	r2, #15
 8001898:	4013      	ands	r3, r2
 800189a:	4a22      	ldr	r2, [pc, #136]	; (8001924 <HAL_RCC_GetSysClockFreq+0xdc>)
 800189c:	5cd3      	ldrb	r3, [r2, r3]
 800189e:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	23c0      	movs	r3, #192	; 0xc0
 80018a4:	025b      	lsls	r3, r3, #9
 80018a6:	401a      	ands	r2, r3
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	025b      	lsls	r3, r3, #9
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d109      	bne.n	80018c4 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018b0:	68b9      	ldr	r1, [r7, #8]
 80018b2:	481a      	ldr	r0, [pc, #104]	; (800191c <HAL_RCC_GetSysClockFreq+0xd4>)
 80018b4:	f7fe fc26 	bl	8000104 <__udivsi3>
 80018b8:	0003      	movs	r3, r0
 80018ba:	001a      	movs	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4353      	muls	r3, r2
 80018c0:	617b      	str	r3, [r7, #20]
 80018c2:	e01a      	b.n	80018fa <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80018c4:	68fa      	ldr	r2, [r7, #12]
 80018c6:	23c0      	movs	r3, #192	; 0xc0
 80018c8:	025b      	lsls	r3, r3, #9
 80018ca:	401a      	ands	r2, r3
 80018cc:	23c0      	movs	r3, #192	; 0xc0
 80018ce:	025b      	lsls	r3, r3, #9
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d109      	bne.n	80018e8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018d4:	68b9      	ldr	r1, [r7, #8]
 80018d6:	4814      	ldr	r0, [pc, #80]	; (8001928 <HAL_RCC_GetSysClockFreq+0xe0>)
 80018d8:	f7fe fc14 	bl	8000104 <__udivsi3>
 80018dc:	0003      	movs	r3, r0
 80018de:	001a      	movs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	4353      	muls	r3, r2
 80018e4:	617b      	str	r3, [r7, #20]
 80018e6:	e008      	b.n	80018fa <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018e8:	68b9      	ldr	r1, [r7, #8]
 80018ea:	480c      	ldr	r0, [pc, #48]	; (800191c <HAL_RCC_GetSysClockFreq+0xd4>)
 80018ec:	f7fe fc0a 	bl	8000104 <__udivsi3>
 80018f0:	0003      	movs	r3, r0
 80018f2:	001a      	movs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	4353      	muls	r3, r2
 80018f8:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	613b      	str	r3, [r7, #16]
      break;
 80018fe:	e005      	b.n	800190c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001900:	4b09      	ldr	r3, [pc, #36]	; (8001928 <HAL_RCC_GetSysClockFreq+0xe0>)
 8001902:	613b      	str	r3, [r7, #16]
      break;
 8001904:	e002      	b.n	800190c <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <HAL_RCC_GetSysClockFreq+0xd4>)
 8001908:	613b      	str	r3, [r7, #16]
      break;
 800190a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800190c:	693b      	ldr	r3, [r7, #16]
}
 800190e:	0018      	movs	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	b006      	add	sp, #24
 8001914:	bd80      	pop	{r7, pc}
 8001916:	46c0      	nop			; (mov r8, r8)
 8001918:	40021000 	.word	0x40021000
 800191c:	007a1200 	.word	0x007a1200
 8001920:	080022b0 	.word	0x080022b0
 8001924:	080022c0 	.word	0x080022c0
 8001928:	02dc6c00 	.word	0x02dc6c00

0800192c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001930:	4b02      	ldr	r3, [pc, #8]	; (800193c <HAL_RCC_GetHCLKFreq+0x10>)
 8001932:	681b      	ldr	r3, [r3, #0]
}
 8001934:	0018      	movs	r0, r3
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	46c0      	nop			; (mov r8, r8)
 800193c:	20000024 	.word	0x20000024

08001940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001944:	f7ff fff2 	bl	800192c <HAL_RCC_GetHCLKFreq>
 8001948:	0001      	movs	r1, r0
 800194a:	4b06      	ldr	r3, [pc, #24]	; (8001964 <HAL_RCC_GetPCLK1Freq+0x24>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	0a1b      	lsrs	r3, r3, #8
 8001950:	2207      	movs	r2, #7
 8001952:	4013      	ands	r3, r2
 8001954:	4a04      	ldr	r2, [pc, #16]	; (8001968 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001956:	5cd3      	ldrb	r3, [r2, r3]
 8001958:	40d9      	lsrs	r1, r3
 800195a:	000b      	movs	r3, r1
}    
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	40021000 	.word	0x40021000
 8001968:	080022a8 	.word	0x080022a8

0800196c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2207      	movs	r2, #7
 800197a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800197c:	4b0e      	ldr	r3, [pc, #56]	; (80019b8 <HAL_RCC_GetClockConfig+0x4c>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	2203      	movs	r2, #3
 8001982:	401a      	ands	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001988:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <HAL_RCC_GetClockConfig+0x4c>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	22f0      	movs	r2, #240	; 0xf0
 800198e:	401a      	ands	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8001994:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <HAL_RCC_GetClockConfig+0x4c>)
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	23e0      	movs	r3, #224	; 0xe0
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	401a      	ands	r2, r3
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 80019a2:	4b06      	ldr	r3, [pc, #24]	; (80019bc <HAL_RCC_GetClockConfig+0x50>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2201      	movs	r2, #1
 80019a8:	401a      	ands	r2, r3
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	601a      	str	r2, [r3, #0]
}
 80019ae:	46c0      	nop			; (mov r8, r8)
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b002      	add	sp, #8
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	46c0      	nop			; (mov r8, r8)
 80019b8:	40021000 	.word	0x40021000
 80019bc:	40022000 	.word	0x40022000

080019c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e042      	b.n	8001a58 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	223d      	movs	r2, #61	; 0x3d
 80019d6:	5c9b      	ldrb	r3, [r3, r2]
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d107      	bne.n	80019ee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	223c      	movs	r2, #60	; 0x3c
 80019e2:	2100      	movs	r1, #0
 80019e4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	0018      	movs	r0, r3
 80019ea:	f7fe ff7b 	bl	80008e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	223d      	movs	r2, #61	; 0x3d
 80019f2:	2102      	movs	r1, #2
 80019f4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3304      	adds	r3, #4
 80019fe:	0019      	movs	r1, r3
 8001a00:	0010      	movs	r0, r2
 8001a02:	f000 fa89 	bl	8001f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2246      	movs	r2, #70	; 0x46
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	223e      	movs	r2, #62	; 0x3e
 8001a12:	2101      	movs	r1, #1
 8001a14:	5499      	strb	r1, [r3, r2]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	223f      	movs	r2, #63	; 0x3f
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	5499      	strb	r1, [r3, r2]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2240      	movs	r2, #64	; 0x40
 8001a22:	2101      	movs	r1, #1
 8001a24:	5499      	strb	r1, [r3, r2]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2241      	movs	r2, #65	; 0x41
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2242      	movs	r2, #66	; 0x42
 8001a32:	2101      	movs	r1, #1
 8001a34:	5499      	strb	r1, [r3, r2]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2243      	movs	r2, #67	; 0x43
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	5499      	strb	r1, [r3, r2]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2244      	movs	r2, #68	; 0x44
 8001a42:	2101      	movs	r1, #1
 8001a44:	5499      	strb	r1, [r3, r2]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2245      	movs	r2, #69	; 0x45
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	223d      	movs	r2, #61	; 0x3d
 8001a52:	2101      	movs	r1, #1
 8001a54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	0018      	movs	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	b002      	add	sp, #8
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	223d      	movs	r2, #61	; 0x3d
 8001a6c:	5c9b      	ldrb	r3, [r3, r2]
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d001      	beq.n	8001a78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e03b      	b.n	8001af0 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	223d      	movs	r2, #61	; 0x3d
 8001a7c:	2102      	movs	r1, #2
 8001a7e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	68da      	ldr	r2, [r3, #12]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	2101      	movs	r1, #1
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a18      	ldr	r2, [pc, #96]	; (8001af8 <HAL_TIM_Base_Start_IT+0x98>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d00f      	beq.n	8001aba <HAL_TIM_Base_Start_IT+0x5a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	2380      	movs	r3, #128	; 0x80
 8001aa0:	05db      	lsls	r3, r3, #23
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d009      	beq.n	8001aba <HAL_TIM_Base_Start_IT+0x5a>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a14      	ldr	r2, [pc, #80]	; (8001afc <HAL_TIM_Base_Start_IT+0x9c>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d004      	beq.n	8001aba <HAL_TIM_Base_Start_IT+0x5a>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a12      	ldr	r2, [pc, #72]	; (8001b00 <HAL_TIM_Base_Start_IT+0xa0>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d111      	bne.n	8001ade <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	2207      	movs	r2, #7
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2b06      	cmp	r3, #6
 8001aca:	d010      	beq.n	8001aee <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001adc:	e007      	b.n	8001aee <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2101      	movs	r1, #1
 8001aea:	430a      	orrs	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	0018      	movs	r0, r3
 8001af2:	46bd      	mov	sp, r7
 8001af4:	b004      	add	sp, #16
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40012c00 	.word	0x40012c00
 8001afc:	40000400 	.word	0x40000400
 8001b00:	40014000 	.word	0x40014000

08001b04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	691b      	ldr	r3, [r3, #16]
 8001b12:	2202      	movs	r2, #2
 8001b14:	4013      	ands	r3, r2
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d124      	bne.n	8001b64 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	2202      	movs	r2, #2
 8001b22:	4013      	ands	r3, r2
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d11d      	bne.n	8001b64 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2203      	movs	r2, #3
 8001b2e:	4252      	negs	r2, r2
 8001b30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2201      	movs	r2, #1
 8001b36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	699b      	ldr	r3, [r3, #24]
 8001b3e:	2203      	movs	r2, #3
 8001b40:	4013      	ands	r3, r2
 8001b42:	d004      	beq.n	8001b4e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	0018      	movs	r0, r3
 8001b48:	f000 f9ce 	bl	8001ee8 <HAL_TIM_IC_CaptureCallback>
 8001b4c:	e007      	b.n	8001b5e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	0018      	movs	r0, r3
 8001b52:	f000 f9c1 	bl	8001ed8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	0018      	movs	r0, r3
 8001b5a:	f000 f9cd 	bl	8001ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	2204      	movs	r2, #4
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	d125      	bne.n	8001bbe <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	2204      	movs	r2, #4
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	2b04      	cmp	r3, #4
 8001b7e:	d11e      	bne.n	8001bbe <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2205      	movs	r2, #5
 8001b86:	4252      	negs	r2, r2
 8001b88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	699a      	ldr	r2, [r3, #24]
 8001b96:	23c0      	movs	r3, #192	; 0xc0
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d004      	beq.n	8001ba8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	f000 f9a1 	bl	8001ee8 <HAL_TIM_IC_CaptureCallback>
 8001ba6:	e007      	b.n	8001bb8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	0018      	movs	r0, r3
 8001bac:	f000 f994 	bl	8001ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	f000 f9a0 	bl	8001ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	691b      	ldr	r3, [r3, #16]
 8001bc4:	2208      	movs	r2, #8
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	2b08      	cmp	r3, #8
 8001bca:	d124      	bne.n	8001c16 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	2208      	movs	r2, #8
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	2b08      	cmp	r3, #8
 8001bd8:	d11d      	bne.n	8001c16 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2209      	movs	r2, #9
 8001be0:	4252      	negs	r2, r2
 8001be2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2204      	movs	r2, #4
 8001be8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	2203      	movs	r2, #3
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d004      	beq.n	8001c00 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f000 f975 	bl	8001ee8 <HAL_TIM_IC_CaptureCallback>
 8001bfe:	e007      	b.n	8001c10 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	0018      	movs	r0, r3
 8001c04:	f000 f968 	bl	8001ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	0018      	movs	r0, r3
 8001c0c:	f000 f974 	bl	8001ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	691b      	ldr	r3, [r3, #16]
 8001c1c:	2210      	movs	r2, #16
 8001c1e:	4013      	ands	r3, r2
 8001c20:	2b10      	cmp	r3, #16
 8001c22:	d125      	bne.n	8001c70 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	2210      	movs	r2, #16
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	2b10      	cmp	r3, #16
 8001c30:	d11e      	bne.n	8001c70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2211      	movs	r2, #17
 8001c38:	4252      	negs	r2, r2
 8001c3a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2208      	movs	r2, #8
 8001c40:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	69da      	ldr	r2, [r3, #28]
 8001c48:	23c0      	movs	r3, #192	; 0xc0
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d004      	beq.n	8001c5a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	0018      	movs	r0, r3
 8001c54:	f000 f948 	bl	8001ee8 <HAL_TIM_IC_CaptureCallback>
 8001c58:	e007      	b.n	8001c6a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f000 f93b 	bl	8001ed8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	0018      	movs	r0, r3
 8001c66:	f000 f947 	bl	8001ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	2201      	movs	r2, #1
 8001c78:	4013      	ands	r3, r2
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d10f      	bne.n	8001c9e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	2201      	movs	r2, #1
 8001c86:	4013      	ands	r3, r2
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d108      	bne.n	8001c9e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2202      	movs	r2, #2
 8001c92:	4252      	negs	r2, r2
 8001c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f7fe fde5 	bl	8000868 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	2280      	movs	r2, #128	; 0x80
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b80      	cmp	r3, #128	; 0x80
 8001caa:	d10f      	bne.n	8001ccc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	2280      	movs	r2, #128	; 0x80
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	2b80      	cmp	r3, #128	; 0x80
 8001cb8:	d108      	bne.n	8001ccc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2281      	movs	r2, #129	; 0x81
 8001cc0:	4252      	negs	r2, r2
 8001cc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	0018      	movs	r0, r3
 8001cc8:	f000 faa6 	bl	8002218 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	2240      	movs	r2, #64	; 0x40
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	2b40      	cmp	r3, #64	; 0x40
 8001cd8:	d10f      	bne.n	8001cfa <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	2240      	movs	r2, #64	; 0x40
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	2b40      	cmp	r3, #64	; 0x40
 8001ce6:	d108      	bne.n	8001cfa <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2241      	movs	r2, #65	; 0x41
 8001cee:	4252      	negs	r2, r2
 8001cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	0018      	movs	r0, r3
 8001cf6:	f000 f907 	bl	8001f08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	2220      	movs	r2, #32
 8001d02:	4013      	ands	r3, r2
 8001d04:	2b20      	cmp	r3, #32
 8001d06:	d10f      	bne.n	8001d28 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	2220      	movs	r2, #32
 8001d10:	4013      	ands	r3, r2
 8001d12:	2b20      	cmp	r3, #32
 8001d14:	d108      	bne.n	8001d28 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2221      	movs	r2, #33	; 0x21
 8001d1c:	4252      	negs	r2, r2
 8001d1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	0018      	movs	r0, r3
 8001d24:	f000 fa70 	bl	8002208 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d28:	46c0      	nop			; (mov r8, r8)
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	b002      	add	sp, #8
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d3a:	230f      	movs	r3, #15
 8001d3c:	18fb      	adds	r3, r7, r3
 8001d3e:	2200      	movs	r2, #0
 8001d40:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	223c      	movs	r2, #60	; 0x3c
 8001d46:	5c9b      	ldrb	r3, [r3, r2]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d101      	bne.n	8001d50 <HAL_TIM_ConfigClockSource+0x20>
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	e0bc      	b.n	8001eca <HAL_TIM_ConfigClockSource+0x19a>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	223c      	movs	r2, #60	; 0x3c
 8001d54:	2101      	movs	r1, #1
 8001d56:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	223d      	movs	r2, #61	; 0x3d
 8001d5c:	2102      	movs	r1, #2
 8001d5e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689b      	ldr	r3, [r3, #8]
 8001d66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	2277      	movs	r2, #119	; 0x77
 8001d6c:	4393      	bics	r3, r2
 8001d6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	4a58      	ldr	r2, [pc, #352]	; (8001ed4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001d74:	4013      	ands	r3, r2
 8001d76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68ba      	ldr	r2, [r7, #8]
 8001d7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2280      	movs	r2, #128	; 0x80
 8001d86:	0192      	lsls	r2, r2, #6
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d040      	beq.n	8001e0e <HAL_TIM_ConfigClockSource+0xde>
 8001d8c:	2280      	movs	r2, #128	; 0x80
 8001d8e:	0192      	lsls	r2, r2, #6
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d900      	bls.n	8001d96 <HAL_TIM_ConfigClockSource+0x66>
 8001d94:	e088      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001d96:	2280      	movs	r2, #128	; 0x80
 8001d98:	0152      	lsls	r2, r2, #5
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d100      	bne.n	8001da0 <HAL_TIM_ConfigClockSource+0x70>
 8001d9e:	e088      	b.n	8001eb2 <HAL_TIM_ConfigClockSource+0x182>
 8001da0:	2280      	movs	r2, #128	; 0x80
 8001da2:	0152      	lsls	r2, r2, #5
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d900      	bls.n	8001daa <HAL_TIM_ConfigClockSource+0x7a>
 8001da8:	e07e      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001daa:	2b70      	cmp	r3, #112	; 0x70
 8001dac:	d018      	beq.n	8001de0 <HAL_TIM_ConfigClockSource+0xb0>
 8001dae:	d900      	bls.n	8001db2 <HAL_TIM_ConfigClockSource+0x82>
 8001db0:	e07a      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001db2:	2b60      	cmp	r3, #96	; 0x60
 8001db4:	d04f      	beq.n	8001e56 <HAL_TIM_ConfigClockSource+0x126>
 8001db6:	d900      	bls.n	8001dba <HAL_TIM_ConfigClockSource+0x8a>
 8001db8:	e076      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dba:	2b50      	cmp	r3, #80	; 0x50
 8001dbc:	d03b      	beq.n	8001e36 <HAL_TIM_ConfigClockSource+0x106>
 8001dbe:	d900      	bls.n	8001dc2 <HAL_TIM_ConfigClockSource+0x92>
 8001dc0:	e072      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dc2:	2b40      	cmp	r3, #64	; 0x40
 8001dc4:	d057      	beq.n	8001e76 <HAL_TIM_ConfigClockSource+0x146>
 8001dc6:	d900      	bls.n	8001dca <HAL_TIM_ConfigClockSource+0x9a>
 8001dc8:	e06e      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dca:	2b30      	cmp	r3, #48	; 0x30
 8001dcc:	d063      	beq.n	8001e96 <HAL_TIM_ConfigClockSource+0x166>
 8001dce:	d86b      	bhi.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dd0:	2b20      	cmp	r3, #32
 8001dd2:	d060      	beq.n	8001e96 <HAL_TIM_ConfigClockSource+0x166>
 8001dd4:	d868      	bhi.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d05d      	beq.n	8001e96 <HAL_TIM_ConfigClockSource+0x166>
 8001dda:	2b10      	cmp	r3, #16
 8001ddc:	d05b      	beq.n	8001e96 <HAL_TIM_ConfigClockSource+0x166>
 8001dde:	e063      	b.n	8001ea8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	6899      	ldr	r1, [r3, #8]
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	f000 f98c 	bl	800210c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	2277      	movs	r2, #119	; 0x77
 8001e00:	4313      	orrs	r3, r2
 8001e02:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	609a      	str	r2, [r3, #8]
      break;
 8001e0c:	e052      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6818      	ldr	r0, [r3, #0]
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	6899      	ldr	r1, [r3, #8]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	f000 f975 	bl	800210c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	689a      	ldr	r2, [r3, #8]
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2180      	movs	r1, #128	; 0x80
 8001e2e:	01c9      	lsls	r1, r1, #7
 8001e30:	430a      	orrs	r2, r1
 8001e32:	609a      	str	r2, [r3, #8]
      break;
 8001e34:	e03e      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	6859      	ldr	r1, [r3, #4]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	001a      	movs	r2, r3
 8001e44:	f000 f8e8 	bl	8002018 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2150      	movs	r1, #80	; 0x50
 8001e4e:	0018      	movs	r0, r3
 8001e50:	f000 f942 	bl	80020d8 <TIM_ITRx_SetConfig>
      break;
 8001e54:	e02e      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6818      	ldr	r0, [r3, #0]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	6859      	ldr	r1, [r3, #4]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	001a      	movs	r2, r3
 8001e64:	f000 f906 	bl	8002074 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2160      	movs	r1, #96	; 0x60
 8001e6e:	0018      	movs	r0, r3
 8001e70:	f000 f932 	bl	80020d8 <TIM_ITRx_SetConfig>
      break;
 8001e74:	e01e      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6818      	ldr	r0, [r3, #0]
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	6859      	ldr	r1, [r3, #4]
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	001a      	movs	r2, r3
 8001e84:	f000 f8c8 	bl	8002018 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2140      	movs	r1, #64	; 0x40
 8001e8e:	0018      	movs	r0, r3
 8001e90:	f000 f922 	bl	80020d8 <TIM_ITRx_SetConfig>
      break;
 8001e94:	e00e      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	0019      	movs	r1, r3
 8001ea0:	0010      	movs	r0, r2
 8001ea2:	f000 f919 	bl	80020d8 <TIM_ITRx_SetConfig>
      break;
 8001ea6:	e005      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	18fb      	adds	r3, r7, r3
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]
      break;
 8001eb0:	e000      	b.n	8001eb4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001eb2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	223d      	movs	r2, #61	; 0x3d
 8001eb8:	2101      	movs	r1, #1
 8001eba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	223c      	movs	r2, #60	; 0x3c
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	5499      	strb	r1, [r3, r2]

  return status;
 8001ec4:	230f      	movs	r3, #15
 8001ec6:	18fb      	adds	r3, r7, r3
 8001ec8:	781b      	ldrb	r3, [r3, #0]
}
 8001eca:	0018      	movs	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	b004      	add	sp, #16
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	ffff00ff 	.word	0xffff00ff

08001ed8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ee0:	46c0      	nop			; (mov r8, r8)
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	b002      	add	sp, #8
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ef0:	46c0      	nop			; (mov r8, r8)
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	b002      	add	sp, #8
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f00:	46c0      	nop			; (mov r8, r8)
 8001f02:	46bd      	mov	sp, r7
 8001f04:	b002      	add	sp, #8
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f10:	46c0      	nop			; (mov r8, r8)
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b002      	add	sp, #8
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a34      	ldr	r2, [pc, #208]	; (8001ffc <TIM_Base_SetConfig+0xe4>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d008      	beq.n	8001f42 <TIM_Base_SetConfig+0x2a>
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	2380      	movs	r3, #128	; 0x80
 8001f34:	05db      	lsls	r3, r3, #23
 8001f36:	429a      	cmp	r2, r3
 8001f38:	d003      	beq.n	8001f42 <TIM_Base_SetConfig+0x2a>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a30      	ldr	r2, [pc, #192]	; (8002000 <TIM_Base_SetConfig+0xe8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d108      	bne.n	8001f54 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	2270      	movs	r2, #112	; 0x70
 8001f46:	4393      	bics	r3, r2
 8001f48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a29      	ldr	r2, [pc, #164]	; (8001ffc <TIM_Base_SetConfig+0xe4>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d018      	beq.n	8001f8e <TIM_Base_SetConfig+0x76>
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	2380      	movs	r3, #128	; 0x80
 8001f60:	05db      	lsls	r3, r3, #23
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d013      	beq.n	8001f8e <TIM_Base_SetConfig+0x76>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a25      	ldr	r2, [pc, #148]	; (8002000 <TIM_Base_SetConfig+0xe8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d00f      	beq.n	8001f8e <TIM_Base_SetConfig+0x76>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a24      	ldr	r2, [pc, #144]	; (8002004 <TIM_Base_SetConfig+0xec>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d00b      	beq.n	8001f8e <TIM_Base_SetConfig+0x76>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a23      	ldr	r2, [pc, #140]	; (8002008 <TIM_Base_SetConfig+0xf0>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d007      	beq.n	8001f8e <TIM_Base_SetConfig+0x76>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a22      	ldr	r2, [pc, #136]	; (800200c <TIM_Base_SetConfig+0xf4>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d003      	beq.n	8001f8e <TIM_Base_SetConfig+0x76>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a21      	ldr	r2, [pc, #132]	; (8002010 <TIM_Base_SetConfig+0xf8>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d108      	bne.n	8001fa0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	4a20      	ldr	r2, [pc, #128]	; (8002014 <TIM_Base_SetConfig+0xfc>)
 8001f92:	4013      	ands	r3, r2
 8001f94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	68db      	ldr	r3, [r3, #12]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2280      	movs	r2, #128	; 0x80
 8001fa4:	4393      	bics	r3, r2
 8001fa6:	001a      	movs	r2, r3
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	695b      	ldr	r3, [r3, #20]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68fa      	ldr	r2, [r7, #12]
 8001fb4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	689a      	ldr	r2, [r3, #8]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <TIM_Base_SetConfig+0xe4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d00b      	beq.n	8001fe6 <TIM_Base_SetConfig+0xce>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a0d      	ldr	r2, [pc, #52]	; (8002008 <TIM_Base_SetConfig+0xf0>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d007      	beq.n	8001fe6 <TIM_Base_SetConfig+0xce>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a0c      	ldr	r2, [pc, #48]	; (800200c <TIM_Base_SetConfig+0xf4>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d003      	beq.n	8001fe6 <TIM_Base_SetConfig+0xce>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a0b      	ldr	r2, [pc, #44]	; (8002010 <TIM_Base_SetConfig+0xf8>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d103      	bne.n	8001fee <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	691a      	ldr	r2, [r3, #16]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	615a      	str	r2, [r3, #20]
}
 8001ff4:	46c0      	nop			; (mov r8, r8)
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	b004      	add	sp, #16
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	40012c00 	.word	0x40012c00
 8002000:	40000400 	.word	0x40000400
 8002004:	40002000 	.word	0x40002000
 8002008:	40014000 	.word	0x40014000
 800200c:	40014400 	.word	0x40014400
 8002010:	40014800 	.word	0x40014800
 8002014:	fffffcff 	.word	0xfffffcff

08002018 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	2201      	movs	r2, #1
 8002030:	4393      	bics	r3, r2
 8002032:	001a      	movs	r2, r3
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	22f0      	movs	r2, #240	; 0xf0
 8002042:	4393      	bics	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	011b      	lsls	r3, r3, #4
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	4313      	orrs	r3, r2
 800204e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	220a      	movs	r2, #10
 8002054:	4393      	bics	r3, r2
 8002056:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002058:	697a      	ldr	r2, [r7, #20]
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	4313      	orrs	r3, r2
 800205e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	693a      	ldr	r2, [r7, #16]
 8002064:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	697a      	ldr	r2, [r7, #20]
 800206a:	621a      	str	r2, [r3, #32]
}
 800206c:	46c0      	nop			; (mov r8, r8)
 800206e:	46bd      	mov	sp, r7
 8002070:	b006      	add	sp, #24
 8002072:	bd80      	pop	{r7, pc}

08002074 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af00      	add	r7, sp, #0
 800207a:	60f8      	str	r0, [r7, #12]
 800207c:	60b9      	str	r1, [r7, #8]
 800207e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	2210      	movs	r2, #16
 8002086:	4393      	bics	r3, r2
 8002088:	001a      	movs	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	4a0d      	ldr	r2, [pc, #52]	; (80020d4 <TIM_TI2_ConfigInputStage+0x60>)
 800209e:	4013      	ands	r3, r2
 80020a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	031b      	lsls	r3, r3, #12
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	22a0      	movs	r2, #160	; 0xa0
 80020b0:	4393      	bics	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	011b      	lsls	r3, r3, #4
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	621a      	str	r2, [r3, #32]
}
 80020ca:	46c0      	nop			; (mov r8, r8)
 80020cc:	46bd      	mov	sp, r7
 80020ce:	b006      	add	sp, #24
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	46c0      	nop			; (mov r8, r8)
 80020d4:	ffff0fff 	.word	0xffff0fff

080020d8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2270      	movs	r2, #112	; 0x70
 80020ec:	4393      	bics	r3, r2
 80020ee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80020f0:	683a      	ldr	r2, [r7, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	2207      	movs	r2, #7
 80020f8:	4313      	orrs	r3, r2
 80020fa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	609a      	str	r2, [r3, #8]
}
 8002102:	46c0      	nop			; (mov r8, r8)
 8002104:	46bd      	mov	sp, r7
 8002106:	b004      	add	sp, #16
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b086      	sub	sp, #24
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	607a      	str	r2, [r7, #4]
 8002118:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	4a09      	ldr	r2, [pc, #36]	; (8002148 <TIM_ETR_SetConfig+0x3c>)
 8002124:	4013      	ands	r3, r2
 8002126:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	021a      	lsls	r2, r3, #8
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	431a      	orrs	r2, r3
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	4313      	orrs	r3, r2
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	4313      	orrs	r3, r2
 8002138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	697a      	ldr	r2, [r7, #20]
 800213e:	609a      	str	r2, [r3, #8]
}
 8002140:	46c0      	nop			; (mov r8, r8)
 8002142:	46bd      	mov	sp, r7
 8002144:	b006      	add	sp, #24
 8002146:	bd80      	pop	{r7, pc}
 8002148:	ffff00ff 	.word	0xffff00ff

0800214c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	223c      	movs	r2, #60	; 0x3c
 800215a:	5c9b      	ldrb	r3, [r3, r2]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d101      	bne.n	8002164 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002160:	2302      	movs	r3, #2
 8002162:	e047      	b.n	80021f4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	223c      	movs	r2, #60	; 0x3c
 8002168:	2101      	movs	r1, #1
 800216a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	223d      	movs	r2, #61	; 0x3d
 8002170:	2102      	movs	r1, #2
 8002172:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2270      	movs	r2, #112	; 0x70
 8002188:	4393      	bics	r3, r2
 800218a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	4313      	orrs	r3, r2
 8002194:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a16      	ldr	r2, [pc, #88]	; (80021fc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d00f      	beq.n	80021c8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	2380      	movs	r3, #128	; 0x80
 80021ae:	05db      	lsls	r3, r3, #23
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d009      	beq.n	80021c8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a11      	ldr	r2, [pc, #68]	; (8002200 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d004      	beq.n	80021c8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a10      	ldr	r2, [pc, #64]	; (8002204 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d10c      	bne.n	80021e2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	2280      	movs	r2, #128	; 0x80
 80021cc:	4393      	bics	r3, r2
 80021ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	223d      	movs	r2, #61	; 0x3d
 80021e6:	2101      	movs	r1, #1
 80021e8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	223c      	movs	r2, #60	; 0x3c
 80021ee:	2100      	movs	r1, #0
 80021f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	0018      	movs	r0, r3
 80021f6:	46bd      	mov	sp, r7
 80021f8:	b004      	add	sp, #16
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40012c00 	.word	0x40012c00
 8002200:	40000400 	.word	0x40000400
 8002204:	40014000 	.word	0x40014000

08002208 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002210:	46c0      	nop			; (mov r8, r8)
 8002212:	46bd      	mov	sp, r7
 8002214:	b002      	add	sp, #8
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002220:	46c0      	nop			; (mov r8, r8)
 8002222:	46bd      	mov	sp, r7
 8002224:	b002      	add	sp, #8
 8002226:	bd80      	pop	{r7, pc}

08002228 <__libc_init_array>:
 8002228:	b570      	push	{r4, r5, r6, lr}
 800222a:	2600      	movs	r6, #0
 800222c:	4d0c      	ldr	r5, [pc, #48]	; (8002260 <__libc_init_array+0x38>)
 800222e:	4c0d      	ldr	r4, [pc, #52]	; (8002264 <__libc_init_array+0x3c>)
 8002230:	1b64      	subs	r4, r4, r5
 8002232:	10a4      	asrs	r4, r4, #2
 8002234:	42a6      	cmp	r6, r4
 8002236:	d109      	bne.n	800224c <__libc_init_array+0x24>
 8002238:	2600      	movs	r6, #0
 800223a:	f000 f821 	bl	8002280 <_init>
 800223e:	4d0a      	ldr	r5, [pc, #40]	; (8002268 <__libc_init_array+0x40>)
 8002240:	4c0a      	ldr	r4, [pc, #40]	; (800226c <__libc_init_array+0x44>)
 8002242:	1b64      	subs	r4, r4, r5
 8002244:	10a4      	asrs	r4, r4, #2
 8002246:	42a6      	cmp	r6, r4
 8002248:	d105      	bne.n	8002256 <__libc_init_array+0x2e>
 800224a:	bd70      	pop	{r4, r5, r6, pc}
 800224c:	00b3      	lsls	r3, r6, #2
 800224e:	58eb      	ldr	r3, [r5, r3]
 8002250:	4798      	blx	r3
 8002252:	3601      	adds	r6, #1
 8002254:	e7ee      	b.n	8002234 <__libc_init_array+0xc>
 8002256:	00b3      	lsls	r3, r6, #2
 8002258:	58eb      	ldr	r3, [r5, r3]
 800225a:	4798      	blx	r3
 800225c:	3601      	adds	r6, #1
 800225e:	e7f2      	b.n	8002246 <__libc_init_array+0x1e>
 8002260:	080022d0 	.word	0x080022d0
 8002264:	080022d0 	.word	0x080022d0
 8002268:	080022d0 	.word	0x080022d0
 800226c:	080022d4 	.word	0x080022d4

08002270 <memset>:
 8002270:	0003      	movs	r3, r0
 8002272:	1882      	adds	r2, r0, r2
 8002274:	4293      	cmp	r3, r2
 8002276:	d100      	bne.n	800227a <memset+0xa>
 8002278:	4770      	bx	lr
 800227a:	7019      	strb	r1, [r3, #0]
 800227c:	3301      	adds	r3, #1
 800227e:	e7f9      	b.n	8002274 <memset+0x4>

08002280 <_init>:
 8002280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002282:	46c0      	nop			; (mov r8, r8)
 8002284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002286:	bc08      	pop	{r3}
 8002288:	469e      	mov	lr, r3
 800228a:	4770      	bx	lr

0800228c <_fini>:
 800228c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002292:	bc08      	pop	{r3}
 8002294:	469e      	mov	lr, r3
 8002296:	4770      	bx	lr
