Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:\Dropbox\numerical-fpga-thesis\sockit --output-directory=E:\Dropbox\numerical-fpga-thesis\sockit\mem_io --report-file=bsf:E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\data_transfer.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=E:\Dropbox\numerical-fpga-thesis\sockit\data_transfer.qsys --remove-qsys-generate-warning
Progress: Loading sockit/data_transfer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Adding receive_control_0 [receive_control 1.0]
Progress: Parameterizing module receive_control_0
Progress: Adding receive_write_0 [receive_write 1.0]
Progress: Parameterizing module receive_write_0
Progress: Adding transmit_write_0 [transmit_write 1.0]
Progress: Parameterizing module transmit_write_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: data_transfer.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: data_transfer.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: data_transfer.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: data_transfer.receive_control: The QUARTUS_SYNTH fileset must specify the top-level module name.
Warning: data_transfer.receive_write: The QUARTUS_SYNTH fileset must specify the top-level module name.
Warning: data_transfer.transmit_write: The QUARTUS_SYNTH fileset must specify the top-level module name.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:\Dropbox\numerical-fpga-thesis\sockit --output-directory=E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\synthesis --file-set=QUARTUS_SYNTH --report-file=html:E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\data_transfer.html --report-file=sopcinfo:E:\Dropbox\numerical-fpga-thesis\sockit\data_transfer.sopcinfo --report-file=cmp:E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\data_transfer.cmp --report-file=qip:E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\synthesis\data_transfer.qip --report-file=svd:E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\synthesis\data_transfer.svd --report-file=regmap:E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\synthesis\data_transfer.regmap --report-file=xml:E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\data_transfer.xml --report-file=debuginfo:E:\Dropbox\numerical-fpga-thesis\sockit\mem_io\synthesis\data_transfer.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSXFC6D6F31C8ES --system-info=DEVICE_SPEEDGRADE=8_H6 --component-file=E:\Dropbox\numerical-fpga-thesis\sockit\data_transfer.qsys --remove-qsys-generate-warning --language=VHDL
Progress: Loading sockit/data_transfer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 14.1]
Progress: Parameterizing module hps_0
Progress: Adding receive_control_0 [receive_control 1.0]
Progress: Parameterizing module receive_control_0
Progress: Adding receive_write_0 [receive_write 1.0]
Progress: Parameterizing module receive_write_0
Progress: Adding transmit_write_0 [transmit_write 1.0]
Progress: Parameterizing module transmit_write_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: data_transfer.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: data_transfer.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: data_transfer.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning: data_transfer.receive_control: The QUARTUS_SYNTH fileset must specify the top-level module name.
Warning: data_transfer.receive_write: The QUARTUS_SYNTH fileset must specify the top-level module name.
Warning: data_transfer.transmit_write: The QUARTUS_SYNTH fileset must specify the top-level module name.
Info: data_transfer: Generating data_transfer "data_transfer" for QUARTUS_SYNTH
Info: Interconnect is inserted between master transmit_write_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master hps_0.h2f_axi_master and slave receive_write_0.avalon_slave because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave receive_control_0.avalon_slave because the master is of type axi and the slave is of type avalon.
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "data_transfer" instantiated altera_hps "hps_0"
Info: receive_control_0: "data_transfer" instantiated receive_control "receive_control_0"
Info: receive_write_0: "data_transfer" instantiated receive_write "receive_write_0"
Info: transmit_write_0: "data_transfer" instantiated transmit_write "transmit_write_0"
Info: Interconnect is inserted between master transmit_write_0_avalon_master_translator.avalon_universal_master_0 and slave transmit_write_0_avalon_master_agent.av because the master has byteenable signal 1 bit wide, but the slave is 16 bit wide.
Warning: Translator transmit_write_0_avalon_master_translator_avalon_universal_master_0_translator failed to match interface transmit_write_0_avalon_master_translator.avalon_universal_master_0
Info: mm_interconnect_0: "data_transfer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "data_transfer" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "data_transfer" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "data_transfer" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: transmit_write_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "transmit_write_0_avalon_master_translator"
Info: transmit_write_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "transmit_write_0_avalon_master_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mm_interconnect_0: "mm_interconnect_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: receive_write_0_avalon_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "receive_write_0_avalon_slave_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_address_alignment.sv
Info: receive_write_0_avalon_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "receive_write_0_avalon_slave_agent"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: receive_write_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "receive_write_0_avalon_slave_agent_rsp_fifo"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: receive_write_0_avalon_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "receive_write_0_avalon_slave_burst_adapter"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Dropbox/numerical-fpga-thesis/sockit/mem_io/synthesis/submodules/altera_merlin_arbitrator.sv
Info: data_transfer: Done "data_transfer" with 44 modules, 98 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
