
Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Mon Dec 11 23:01:33 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.866ns (weighted slack = 3.732ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[6]  (to PIN_CLK_X1_c +)

   Delay:              39.651ns  (33.7% logic, 66.3% route), 29 logic levels.

 Constraint Details:

     39.651ns physical path delay SLICE_324 to coreInst/programCounterInst/SLICE_335 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.866ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/programCounterInst/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26C.D1 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26C.D1 to   R16C26C.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         1     0.000   R16C26C.OFX0 to    R16C26C.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R16C26C.FXB to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOF1_DE  ---     0.569    R15C30D.FCI to     R15C30D.F1 coreInst/programCounterInst/SLICE_68
ROUTE         5     1.804     R15C30D.F1 to     R18C29C.C0 coreInst/programCounterInst/PC_A_NEXT[6]
CTOOFX_DEL  ---     0.661     R18C29C.C0 to   R18C29C.OFX0 coreInst/programCounterInst/SLICE_335
ROUTE         1     0.000   R18C29C.OFX0 to    R18C29C.DI0 coreInst/programCounterInst/PC_A_3[6] (to PIN_CLK_X1_c)
                  --------
                   39.651   (33.7% logic, 66.3% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C29C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.866ns (weighted slack = 3.732ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[6]  (to PIN_CLK_X1_c +)

   Delay:              39.651ns  (33.7% logic, 66.3% route), 29 logic levels.

 Constraint Details:

     39.651ns physical path delay SLICE_324 to coreInst/programCounterInst/SLICE_335 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.866ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/programCounterInst/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26C.D0 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26C.D0 to   R16C26C.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         1     0.000   R16C26C.OFX0 to    R16C26C.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R16C26C.FXB to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOF1_DE  ---     0.569    R15C30D.FCI to     R15C30D.F1 coreInst/programCounterInst/SLICE_68
ROUTE         5     1.804     R15C30D.F1 to     R18C29C.C0 coreInst/programCounterInst/PC_A_NEXT[6]
CTOOFX_DEL  ---     0.661     R18C29C.C0 to   R18C29C.OFX0 coreInst/programCounterInst/SLICE_335
ROUTE         1     0.000   R18C29C.OFX0 to    R18C29C.DI0 coreInst/programCounterInst/PC_A_3[6] (to PIN_CLK_X1_c)
                  --------
                   39.651   (33.7% logic, 66.3% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C29C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.866ns (weighted slack = 3.732ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[6]  (to PIN_CLK_X1_c +)

   Delay:              39.651ns  (33.7% logic, 66.3% route), 29 logic levels.

 Constraint Details:

     39.651ns physical path delay SLICE_324 to coreInst/programCounterInst/SLICE_335 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.866ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/programCounterInst/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26D.D0 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26D.D0 to   R16C26D.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNICOEM2[1]/SLICE_537
ROUTE         1     0.000   R16C26D.OFX0 to    R16C26C.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R16C26C.FXA to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOF1_DE  ---     0.569    R15C30D.FCI to     R15C30D.F1 coreInst/programCounterInst/SLICE_68
ROUTE         5     1.804     R15C30D.F1 to     R18C29C.C0 coreInst/programCounterInst/PC_A_NEXT[6]
CTOOFX_DEL  ---     0.661     R18C29C.C0 to   R18C29C.OFX0 coreInst/programCounterInst/SLICE_335
ROUTE         1     0.000   R18C29C.OFX0 to    R18C29C.DI0 coreInst/programCounterInst/PC_A_3[6] (to PIN_CLK_X1_c)
                  --------
                   39.651   (33.7% logic, 66.3% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C29C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.866ns (weighted slack = 3.732ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[6]  (to PIN_CLK_X1_c +)

   Delay:              39.651ns  (33.7% logic, 66.3% route), 29 logic levels.

 Constraint Details:

     39.651ns physical path delay SLICE_324 to coreInst/programCounterInst/SLICE_335 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.866ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/programCounterInst/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26D.D1 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26D.D1 to   R16C26D.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNICOEM2[1]/SLICE_537
ROUTE         1     0.000   R16C26D.OFX0 to    R16C26C.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R16C26C.FXA to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOF1_DE  ---     0.569    R15C30D.FCI to     R15C30D.F1 coreInst/programCounterInst/SLICE_68
ROUTE         5     1.804     R15C30D.F1 to     R18C29C.C0 coreInst/programCounterInst/PC_A_NEXT[6]
CTOOFX_DEL  ---     0.661     R18C29C.C0 to   R18C29C.OFX0 coreInst/programCounterInst/SLICE_335
ROUTE         1     0.000   R18C29C.OFX0 to    R18C29C.DI0 coreInst/programCounterInst/PC_A_3[6] (to PIN_CLK_X1_c)
                  --------
                   39.651   (33.7% logic, 66.3% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C29C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.918ns (weighted slack = 3.836ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[7]  (to PIN_CLK_X1_c +)

   Delay:              39.446ns  (32.4% logic, 67.6% route), 29 logic levels.

 Constraint Details:

     39.446ns physical path delay SLICE_324 to coreInst/SLICE_739 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 1.918ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26D.D1 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26D.D1 to   R16C26D.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNICOEM2[1]/SLICE_537
ROUTE         1     0.000   R16C26D.OFX0 to    R16C26C.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R16C26C.FXA to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C30D.FCI to    R15C30D.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C30D.FCO to    R15C31A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF0_DE  ---     0.517    R15C31A.FCI to     R15C31A.F0 coreInst/programCounterInst/SLICE_67
ROUTE         5     2.166     R15C31A.F0 to     R18C22C.M1 coreInst/programCounterInst/PC_A_NEXT[7] (to PIN_CLK_X1_c)
                  --------
                   39.446   (32.4% logic, 67.6% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C22C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.918ns (weighted slack = 3.836ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[7]  (to PIN_CLK_X1_c +)

   Delay:              39.446ns  (32.4% logic, 67.6% route), 29 logic levels.

 Constraint Details:

     39.446ns physical path delay SLICE_324 to coreInst/SLICE_739 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 1.918ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26D.D0 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26D.D0 to   R16C26D.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNICOEM2[1]/SLICE_537
ROUTE         1     0.000   R16C26D.OFX0 to    R16C26C.FXA coreInst/CC_SIGN
FXTOOFX_DE  ---     0.223    R16C26C.FXA to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C30D.FCI to    R15C30D.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C30D.FCO to    R15C31A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF0_DE  ---     0.517    R15C31A.FCI to     R15C31A.F0 coreInst/programCounterInst/SLICE_67
ROUTE         5     2.166     R15C31A.F0 to     R18C22C.M1 coreInst/programCounterInst/PC_A_NEXT[7] (to PIN_CLK_X1_c)
                  --------
                   39.446   (32.4% logic, 67.6% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C22C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.918ns (weighted slack = 3.836ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[7]  (to PIN_CLK_X1_c +)

   Delay:              39.446ns  (32.4% logic, 67.6% route), 29 logic levels.

 Constraint Details:

     39.446ns physical path delay SLICE_324 to coreInst/SLICE_739 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 1.918ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26C.D1 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26C.D1 to   R16C26C.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         1     0.000   R16C26C.OFX0 to    R16C26C.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R16C26C.FXB to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C30D.FCI to    R15C30D.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C30D.FCO to    R15C31A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF0_DE  ---     0.517    R15C31A.FCI to     R15C31A.F0 coreInst/programCounterInst/SLICE_67
ROUTE         5     2.166     R15C31A.F0 to     R18C22C.M1 coreInst/programCounterInst/PC_A_NEXT[7] (to PIN_CLK_X1_c)
                  --------
                   39.446   (32.4% logic, 67.6% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C22C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.918ns (weighted slack = 3.836ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[7]  (to PIN_CLK_X1_c +)

   Delay:              39.446ns  (32.4% logic, 67.6% route), 29 logic levels.

 Constraint Details:

     39.446ns physical path delay SLICE_324 to coreInst/SLICE_739 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.303ns M_SET requirement (totaling 41.364ns) by 1.918ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26C.D0 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26C.D0 to   R16C26C.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         1     0.000   R16C26C.OFX0 to    R16C26C.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R16C26C.FXB to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C30D.FCI to    R15C30D.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C30D.FCO to    R15C31A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOF0_DE  ---     0.517    R15C31A.FCI to     R15C31A.F0 coreInst/programCounterInst/SLICE_67
ROUTE         5     2.166     R15C31A.F0 to     R18C22C.M1 coreInst/programCounterInst/PC_A_NEXT[7] (to PIN_CLK_X1_c)
                  --------
                   39.446   (32.4% logic, 67.6% route), 29 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_739:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C22C.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.960ns (weighted slack = 3.920ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[11]  (to PIN_CLK_X1_c +)

   Delay:              39.557ns  (34.7% logic, 65.3% route), 32 logic levels.

 Constraint Details:

     39.557ns physical path delay SLICE_324 to coreInst/programCounterInst/SLICE_339 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.960ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/programCounterInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26C.D0 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26C.D0 to   R16C26C.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         1     0.000   R16C26C.OFX0 to    R16C26C.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R16C26C.FXB to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C30D.FCI to    R15C30D.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C30D.FCO to    R15C31A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R15C31A.FCI to    R15C31A.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R15C31A.FCO to    R15C31B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R15C31B.FCI to    R15C31B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C31B.FCO to    R15C31C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R15C31C.FCI to     R15C31C.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.324     R15C31C.F0 to     R18C31D.D1 coreInst/programCounterInst/PC_A_NEXT[11]
CTOOFX_DEL  ---     0.661     R18C31D.D1 to   R18C31D.OFX0 coreInst/programCounterInst/SLICE_339
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 coreInst/programCounterInst/PC_A_3[11] (to PIN_CLK_X1_c)
                  --------
                   39.557   (34.7% logic, 65.3% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C31D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.960ns (weighted slack = 3.920ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_INSTRUCTION[2]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/PC_A[11]  (to PIN_CLK_X1_c +)

   Delay:              39.557ns  (34.7% logic, 65.3% route), 32 logic levels.

 Constraint Details:

     39.557ns physical path delay SLICE_324 to coreInst/programCounterInst/SLICE_339 meets
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.960ns

 Physical Path Details:

      Data path SLICE_324 to coreInst/programCounterInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C24D.CLK to     R18C24D.Q1 SLICE_324 (from PIN_CLK_X1_c)
ROUTE         6     1.504     R18C24D.Q1 to     R10C30C.D1 coreInst/DEBUG_INSTRUCTION[2]
CTOOFX_DEL  ---     0.661     R10C30C.D1 to   R10C30C.OFX0 coreInst/opxMultiplexerInst/CC_REGX_0[0]/SLICE_511
ROUTE         6     1.459   R10C30C.OFX0 to     R16C26C.D1 coreInst/CC_REGX[0]
CTOOFX_DEL  ---     0.661     R16C26C.D1 to   R16C26C.OFX0 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         1     0.000   R16C26C.OFX0 to    R16C26C.FXB coreInst/CC_PARITY
FXTOOFX_DE  ---     0.223    R16C26C.FXB to   R16C26C.OFX1 coreInst/fullALUInst/ccRegs/CC_INT0_REG_RNI8KEM2[0]/SLICE_538
ROUTE         4     1.075   R16C26C.OFX1 to     R10C24A.D0 coreInst/N_16
CTOF_DEL    ---     0.452     R10C24A.D0 to     R10C24A.F0 coreInst/SLICE_710
ROUTE        22     0.587     R10C24A.F0 to     R10C24A.D1 coreInst/ALUB_SRCX[0]
CTOF_DEL    ---     0.452     R10C24A.D1 to     R10C24A.F1 coreInst/SLICE_710
ROUTE         8     1.812     R10C24A.F1 to     R18C23B.D1 coreInst/fullALUInst/ALUB_DATA_5_0[0]
CTOF_DEL    ---     0.452     R18C23B.D1 to     R18C23B.F1 coreInst/fullALUInst/SLICE_792
ROUTE         1     1.369     R18C23B.F1 to     R15C22A.B1 coreInst/fullALUInst/aluInst/N_399_i
C1TOFCO_DE  ---     0.786     R15C22A.B1 to    R15C22A.FCO coreInst/fullALUInst/aluInst/SLICE_88
ROUTE         1     0.000    R15C22A.FCO to    R15C22B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_0
FCITOFCO_D  ---     0.146    R15C22B.FCI to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_87
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_86
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOF1_DE  ---     0.569    R15C22D.FCI to     R15C22D.F1 coreInst/fullALUInst/aluInst/SLICE_85
ROUTE         1     1.748     R15C22D.F1 to     R17C24D.B1 coreInst/fullALUInst/aluInst/un47_RESULT[6]
CTOF_DEL    ---     0.452     R17C24D.B1 to     R17C24D.F1 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.384     R17C24D.F1 to     R17C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_6
CTOF_DEL    ---     0.452     R17C24D.C0 to     R17C24D.F0 coreInst/fullALUInst/aluInst/SLICE_886
ROUTE         1     0.851     R17C24D.F0 to     R17C25D.A1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_9
CTOF_DEL    ---     0.452     R17C25D.A1 to     R17C25D.F1 coreInst/fullALUInst/aluInst/SLICE_802
ROUTE        16     1.074     R17C25D.F1 to     R17C20A.D1 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R17C20A.D1 to     R17C20A.F1 coreInst/fullALUInst/aluInst/SLICE_941
ROUTE         1     0.854     R17C20A.F1 to     R17C20D.A1 coreInst/fullALUInst/aluInst/un53_RESULT[4]
CTOOFX_DEL  ---     0.661     R17C20D.A1 to   R17C20D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[4]/SLICE_625
ROUTE         1     1.281   R17C20D.OFX0 to     R19C27B.D0 coreInst/fullALUInst/aluInst/N_255
CTOF_DEL    ---     0.452     R19C27B.D0 to     R19C27B.F0 coreInst/fullALUInst/aluInst/SLICE_808
ROUTE         1     1.143     R19C27B.F0 to     R16C25D.C1 coreInst/fullALUInst/aluInst/N_273
CTOF_DEL    ---     0.452     R16C25D.C1 to     R16C25D.F1 coreInst/SLICE_772
ROUTE         5     0.685     R16C25D.F1 to     R17C25B.C0 coreInst/ALU_R[4]
CTOF_DEL    ---     0.452     R17C25B.C0 to     R17C25B.F0 coreInst/busControllerInst/SLICE_968
ROUTE         2     0.847     R17C25B.F0 to     R14C25D.D1 coreInst.N_90
CTOF_DEL    ---     0.452     R14C25D.D1 to     R14C25D.F1 SLICE_676
ROUTE        38     0.928     R14C25D.F1 to     R14C25A.B1 ADDR[4]
CTOF_DEL    ---     0.452     R14C25A.B1 to     R14C25A.F1 mcuResourcesInst/SLICE_925
ROUTE         1     2.122     R14C25A.F1 to     R12C25C.B0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_a2_0_0[15]
CTOF_DEL    ---     0.452     R12C25C.B0 to     R12C25C.F0 mcuResourcesInst/memoryMapperInst/SLICE_639
ROUTE         4     2.066     R12C25C.F0 to     R12C23C.A0 mcuResourcesInst/memoryMapperInst/N_43
CTOF_DEL    ---     0.452     R12C23C.A0 to     R12C23C.F0 mcuResourcesInst/memoryMapperInst/SLICE_958
ROUTE         1     0.873     R12C23C.F0 to     R12C25A.A0 mcuResourcesInst/memoryMapperInst/CPU_DIN_4_2[0]
CTOF_DEL    ---     0.452     R12C25A.A0 to     R12C25A.F0 SLICE_317
ROUTE         5     1.835     R12C25A.F0 to     R15C30A.B1 CPU_DIN[0]
C1TOFCO_DE  ---     0.786     R15C30A.B1 to    R15C30A.FCO coreInst/programCounterInst/SLICE_71
ROUTE         1     0.000    R15C30A.FCO to    R15C30B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_0
FCITOFCO_D  ---     0.146    R15C30B.FCI to    R15C30B.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C30B.FCO to    R15C30C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_2
FCITOFCO_D  ---     0.146    R15C30C.FCI to    R15C30C.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C30C.FCO to    R15C30D.FCI coreInst/programCounterInst/PC_A_NEXT_cry_4
FCITOFCO_D  ---     0.146    R15C30D.FCI to    R15C30D.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C30D.FCO to    R15C31A.FCI coreInst/programCounterInst/PC_A_NEXT_cry_6
FCITOFCO_D  ---     0.146    R15C31A.FCI to    R15C31A.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R15C31A.FCO to    R15C31B.FCI coreInst/programCounterInst/PC_A_NEXT_cry_8
FCITOFCO_D  ---     0.146    R15C31B.FCI to    R15C31B.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C31B.FCO to    R15C31C.FCI coreInst/programCounterInst/PC_A_NEXT_cry_10
FCITOF0_DE  ---     0.517    R15C31C.FCI to     R15C31C.F0 coreInst/programCounterInst/SLICE_65
ROUTE         5     1.324     R15C31C.F0 to     R18C31D.D1 coreInst/programCounterInst/PC_A_NEXT[11]
CTOOFX_DEL  ---     0.661     R18C31D.D1 to   R18C31D.OFX0 coreInst/programCounterInst/SLICE_339
ROUTE         1     0.000   R18C31D.OFX0 to    R18C31D.DI0 coreInst/programCounterInst/PC_A_3[11] (to PIN_CLK_X1_c)
                  --------
                   39.557   (34.7% logic, 65.3% route), 32 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to SLICE_324:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C24D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     2.351       C8.PADDI to    R18C31D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Report:   12.563MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   12.563 MHz|  29  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i   Source: coreInst/SLICE_956.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 9

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_468.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 19
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 235
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i   Source: coreInst/SLICE_956.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4

   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_468.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 5 nets, and 7051 connections (96.43% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Mon Dec 11 23:01:33 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.125ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/DEBUG_STEP_ACK  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[3]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.898ns  (8.1% logic, 91.9% route), 2 logic levels.

 Constraint Details:

      2.898ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_288 to coreInst/instructionPhaseDecoderInst/SLICE_384 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.125ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_288 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C30B.CLK to     R11C30B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_288 (from PIN_CLK_X1_c)
ROUTE         5     2.664     R11C30B.Q0 to     R11C30A.D1 coreInst/DEBUG_ACK
CTOF_DEL    ---     0.101     R11C30A.D1 to     R11C30A.F1 coreInst/instructionPhaseDecoderInst/SLICE_384
ROUTE         1     0.000     R11C30A.F1 to    R11C30A.DI1 coreInst/instructionPhaseDecoderInst/N_8_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.898   (8.1% logic, 91.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_288:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R11C30B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[2]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.899ns  (8.1% logic, 91.9% route), 2 logic levels.

 Constraint Details:

      2.899ns physical path delay coreInst/SLICE_737 to coreInst/instructionPhaseDecoderInst/SLICE_384 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.126ns

 Physical Path Details:

      Data path coreInst/SLICE_737 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C30D.CLK to     R11C30D.Q0 coreInst/SLICE_737 (from PIN_CLK_X1_c)
ROUTE         5     2.665     R11C30D.Q0 to     R11C30A.D0 coreInst/instructionPhaseDecoderInst/PHASE_R[0]
CTOF_DEL    ---     0.101     R11C30A.D0 to     R11C30A.F0 coreInst/instructionPhaseDecoderInst/SLICE_384
ROUTE         1     0.000     R11C30A.F0 to    R11C30A.DI0 coreInst/instructionPhaseDecoderInst/N_4_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.899   (8.1% logic, 91.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_737:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R11C30D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.153ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/RESET_R  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[0]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.926ns  (8.0% logic, 92.0% route), 2 logic levels.

 Constraint Details:

      2.926ns physical path delay coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_383 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.153ns

 Physical Path Details:

      Data path coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25D.CLK to     R18C25D.Q1 coreInst/SLICE_735 (from PIN_CLK_X1_c)
ROUTE         2     2.692     R18C25D.Q1 to     R11C30C.A0 coreInst/instructionPhaseDecoderInst/RESET_R
CTOF_DEL    ---     0.101     R11C30C.A0 to     R11C30C.F0 coreInst/instructionPhaseDecoderInst/SLICE_383
ROUTE         1     0.000     R11C30C.F0 to    R11C30C.DI0 coreInst/instructionPhaseDecoderInst/N_6_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.926   (8.0% logic, 92.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R18C25D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30C.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.165ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[1]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[1]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.938ns  (8.0% logic, 92.0% route), 2 logic levels.

 Constraint Details:

      2.938ns physical path delay coreInst/SLICE_737 to coreInst/instructionPhaseDecoderInst/SLICE_383 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.165ns

 Physical Path Details:

      Data path coreInst/SLICE_737 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C30D.CLK to     R11C30D.Q1 coreInst/SLICE_737 (from PIN_CLK_X1_c)
ROUTE         7     2.704     R11C30D.Q1 to     R11C30C.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[1]
CTOF_DEL    ---     0.101     R11C30C.C1 to     R11C30C.F1 coreInst/instructionPhaseDecoderInst/SLICE_383
ROUTE         1     0.000     R11C30C.F1 to    R11C30C.DI1 coreInst/instructionPhaseDecoderInst/N_18_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.938   (8.0% logic, 92.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_737:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R11C30D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30C.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.183ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[2]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.956ns  (7.9% logic, 92.1% route), 2 logic levels.

 Constraint Details:

      2.956ns physical path delay coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_384 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.183ns

 Physical Path Details:

      Data path coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25D.CLK to     R18C25D.Q0 coreInst/SLICE_735 (from PIN_CLK_X1_c)
ROUTE         7     2.722     R18C25D.Q0 to     R11C30A.A0 coreInst/instructionPhaseDecoderInst/PHASE_R[3]
CTOF_DEL    ---     0.101     R11C30A.A0 to     R11C30A.F0 coreInst/instructionPhaseDecoderInst/SLICE_384
ROUTE         1     0.000     R11C30A.F0 to    R11C30A.DI0 coreInst/instructionPhaseDecoderInst/N_4_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.956   (7.9% logic, 92.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R18C25D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[3]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.967ns  (11.3% logic, 88.7% route), 3 logic levels.

 Constraint Details:

      2.967ns physical path delay coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_384 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.194ns

 Physical Path Details:

      Data path coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25D.CLK to     R18C25D.Q0 coreInst/SLICE_735 (from PIN_CLK_X1_c)
ROUTE         7     0.610     R18C25D.Q0 to     R11C27B.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[3]
CTOF_DEL    ---     0.101     R11C27B.C1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     2.022     R11C27B.F1 to     R11C30A.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.101     R11C30A.B1 to     R11C30A.F1 coreInst/instructionPhaseDecoderInst/SLICE_384
ROUTE         1     0.000     R11C30A.F1 to    R11C30A.DI1 coreInst/instructionPhaseDecoderInst/N_8_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.967   (11.3% logic, 88.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R18C25D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[1]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               2.967ns  (11.3% logic, 88.7% route), 3 logic levels.

 Constraint Details:

      2.967ns physical path delay coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_383 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.194ns

 Physical Path Details:

      Data path coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25D.CLK to     R18C25D.Q0 coreInst/SLICE_735 (from PIN_CLK_X1_c)
ROUTE         7     0.610     R18C25D.Q0 to     R11C27B.C1 coreInst/instructionPhaseDecoderInst/PHASE_R[3]
CTOF_DEL    ---     0.101     R11C27B.C1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     2.022     R11C27B.F1 to     R11C30C.B1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.101     R11C30C.B1 to     R11C30C.F1 coreInst/instructionPhaseDecoderInst/SLICE_383
ROUTE         1     0.000     R11C30C.F1 to    R11C30C.DI1 coreInst/instructionPhaseDecoderInst/N_18_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    2.967   (11.3% logic, 88.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R18C25D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30C.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[2]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[2]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               3.001ns  (7.8% logic, 92.2% route), 2 logic levels.

 Constraint Details:

      3.001ns physical path delay coreInst/SLICE_327 to coreInst/instructionPhaseDecoderInst/SLICE_384 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.228ns

 Physical Path Details:

      Data path coreInst/SLICE_327 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C33B.CLK to     R14C33B.Q1 coreInst/SLICE_327 (from PIN_CLK_X1_c)
ROUTE         5     2.767     R14C33B.Q1 to     R11C30A.B0 coreInst/instructionPhaseDecoderInst/PHASE_R[2]
CTOF_DEL    ---     0.101     R11C30A.B0 to     R11C30A.F0 coreInst/instructionPhaseDecoderInst/SLICE_384
ROUTE         1     0.000     R11C30A.F0 to    R11C30A.DI0 coreInst/instructionPhaseDecoderInst/N_4_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    3.001   (7.8% logic, 92.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_327:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R14C33B.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30A.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.266ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/RESET_R  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[1]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               3.039ns  (11.0% logic, 89.0% route), 3 logic levels.

 Constraint Details:

      3.039ns physical path delay coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_383 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.786ns skew requirement (totaling 2.773ns) by 0.266ns

 Physical Path Details:

      Data path coreInst/SLICE_735 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C25D.CLK to     R18C25D.Q1 coreInst/SLICE_735 (from PIN_CLK_X1_c)
ROUTE         2     1.916     R18C25D.Q1 to     R10C31B.D1 coreInst/instructionPhaseDecoderInst/RESET_R
CTOF_DEL    ---     0.101     R10C31B.D1 to     R10C31B.F1 coreInst/SLICE_887
ROUTE         1     0.788     R10C31B.F1 to     R11C30C.D1 coreInst/instructionPhaseDecoderInst/N_18_i_1
CTOF_DEL    ---     0.101     R11C30C.D1 to     R11C30C.F1 coreInst/instructionPhaseDecoderInst/SLICE_383
ROUTE         1     0.000     R11C30C.F1 to    R11C30C.DI1 coreInst/instructionPhaseDecoderInst/N_18_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    3.039   (11.0% logic, 89.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.907       C8.PADDI to    R18C25D.CLK PIN_CLK_X1_c
                  --------
                    1.356   (33.1% logic, 66.9% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30C.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.


Passed: The following path meets requirements by 0.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/modeReg/Q[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_NEXT[1]  (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i +)

   Delay:               3.064ns  (10.9% logic, 89.1% route), 3 logic levels.

 Constraint Details:

      3.064ns physical path delay coreInst/SLICE_866 to coreInst/instructionPhaseDecoderInst/SLICE_383 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -2.805ns skew requirement (totaling 2.792ns) by 0.272ns

 Physical Path Details:

      Data path coreInst/SLICE_866 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15A.CLK to     R21C15A.Q1 coreInst/SLICE_866 (from PIN_CLK_X1_c)
ROUTE         4     1.941     R21C15A.Q1 to     R10C31B.B1 coreInst/DEBUG_STOP
CTOF_DEL    ---     0.101     R10C31B.B1 to     R10C31B.F1 coreInst/SLICE_887
ROUTE         1     0.788     R10C31B.F1 to     R11C30C.D1 coreInst/instructionPhaseDecoderInst/N_18_i_1
CTOF_DEL    ---     0.101     R11C30C.D1 to     R11C30C.F1 coreInst/instructionPhaseDecoderInst/SLICE_383
ROUTE         1     0.000     R11C30C.F1 to    R11C30C.DI1 coreInst/instructionPhaseDecoderInst/N_18_i (to coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i)
                  --------
                    3.064   (10.9% logic, 89.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_866:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C15A.CLK PIN_CLK_X1_c
                  --------
                    1.337   (33.6% logic, 66.4% route), 1 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_383:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C8.PAD to       C8.PADDI PIN_CLK_X1
ROUTE       235     0.888       C8.PADDI to    R21C14B.CLK PIN_CLK_X1_c
REG_DEL     ---     0.154    R21C14B.CLK to     R21C14B.Q0 coreInst/SLICE_801
ROUTE         2     1.131     R21C14B.Q0 to     R11C27B.B1 coreInst/DEBUG_MODE_REQ
CTOF_DEL    ---     0.177     R11C27B.B1 to     R11C27B.F1 coreInst/SLICE_956
ROUTE         3     0.430     R11C27B.F1 to     R11C29A.A1 coreInst/instructionPhaseDecoderInst/N_38
CTOF_DEL    ---     0.177     R11C29A.A1 to     R11C29A.F1 coreInst/SLICE_675
ROUTE         1     0.258     R11C29A.F1 to     R11C27B.C0 coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_0_0
CTOF_DEL    ---     0.177     R11C27B.C0 to     R11C27B.F0 coreInst/SLICE_956
ROUTE         2     0.301     R11C27B.F0 to    R11C30C.CLK coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i
                  --------
                    4.142   (27.4% logic, 72.6% route), 5 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i   Source: coreInst/SLICE_956.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 9

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_468.F1   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 19
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 235
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/instructionPhaseDecoderInst/un1_PHASE_NEXT_1_sqmuxa_buf_i   Source: coreInst/SLICE_956.F0
      Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;   Transfers: 4

   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_468.F1
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 5 nets, and 7051 connections (96.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

