
nowyManipulator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a64  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08005ba0  08005ba0  00015ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bcc  08005bcc  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08005bcc  08005bcc  00015bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005bd4  08005bd4  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bd4  08005bd4  00015bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005bd8  08005bd8  00015bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08005bdc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000018  08005bf4  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000230  08005bf4  00020230  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ec0b  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002261  00000000  00000000  0002ec4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  00030eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000dd8  00000000  00000000  00031d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d37  00000000  00000000  00032b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c14  00000000  00000000  0004987f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e4e1  00000000  00000000  0005a493  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e8974  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dc0  00000000  00000000  000e89c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000018 	.word	0x20000018
 8000158:	00000000 	.word	0x00000000
 800015c:	08005b88 	.word	0x08005b88

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	2000001c 	.word	0x2000001c
 8000178:	08005b88 	.word	0x08005b88

0800017c <__aeabi_frsub>:
 800017c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000180:	e002      	b.n	8000188 <__addsf3>
 8000182:	bf00      	nop

08000184 <__aeabi_fsub>:
 8000184:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000188 <__addsf3>:
 8000188:	0042      	lsls	r2, r0, #1
 800018a:	bf1f      	itttt	ne
 800018c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000190:	ea92 0f03 	teqne	r2, r3
 8000194:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000198:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800019c:	d06a      	beq.n	8000274 <__addsf3+0xec>
 800019e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001a2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001a6:	bfc1      	itttt	gt
 80001a8:	18d2      	addgt	r2, r2, r3
 80001aa:	4041      	eorgt	r1, r0
 80001ac:	4048      	eorgt	r0, r1
 80001ae:	4041      	eorgt	r1, r0
 80001b0:	bfb8      	it	lt
 80001b2:	425b      	neglt	r3, r3
 80001b4:	2b19      	cmp	r3, #25
 80001b6:	bf88      	it	hi
 80001b8:	4770      	bxhi	lr
 80001ba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80001be:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001c6:	bf18      	it	ne
 80001c8:	4240      	negne	r0, r0
 80001ca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001d2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001d6:	bf18      	it	ne
 80001d8:	4249      	negne	r1, r1
 80001da:	ea92 0f03 	teq	r2, r3
 80001de:	d03f      	beq.n	8000260 <__addsf3+0xd8>
 80001e0:	f1a2 0201 	sub.w	r2, r2, #1
 80001e4:	fa41 fc03 	asr.w	ip, r1, r3
 80001e8:	eb10 000c 	adds.w	r0, r0, ip
 80001ec:	f1c3 0320 	rsb	r3, r3, #32
 80001f0:	fa01 f103 	lsl.w	r1, r1, r3
 80001f4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001f8:	d502      	bpl.n	8000200 <__addsf3+0x78>
 80001fa:	4249      	negs	r1, r1
 80001fc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000200:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000204:	d313      	bcc.n	800022e <__addsf3+0xa6>
 8000206:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800020a:	d306      	bcc.n	800021a <__addsf3+0x92>
 800020c:	0840      	lsrs	r0, r0, #1
 800020e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000212:	f102 0201 	add.w	r2, r2, #1
 8000216:	2afe      	cmp	r2, #254	; 0xfe
 8000218:	d251      	bcs.n	80002be <__addsf3+0x136>
 800021a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800021e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000222:	bf08      	it	eq
 8000224:	f020 0001 	biceq.w	r0, r0, #1
 8000228:	ea40 0003 	orr.w	r0, r0, r3
 800022c:	4770      	bx	lr
 800022e:	0049      	lsls	r1, r1, #1
 8000230:	eb40 0000 	adc.w	r0, r0, r0
 8000234:	3a01      	subs	r2, #1
 8000236:	bf28      	it	cs
 8000238:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800023c:	d2ed      	bcs.n	800021a <__addsf3+0x92>
 800023e:	fab0 fc80 	clz	ip, r0
 8000242:	f1ac 0c08 	sub.w	ip, ip, #8
 8000246:	ebb2 020c 	subs.w	r2, r2, ip
 800024a:	fa00 f00c 	lsl.w	r0, r0, ip
 800024e:	bfaa      	itet	ge
 8000250:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000254:	4252      	neglt	r2, r2
 8000256:	4318      	orrge	r0, r3
 8000258:	bfbc      	itt	lt
 800025a:	40d0      	lsrlt	r0, r2
 800025c:	4318      	orrlt	r0, r3
 800025e:	4770      	bx	lr
 8000260:	f092 0f00 	teq	r2, #0
 8000264:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000268:	bf06      	itte	eq
 800026a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800026e:	3201      	addeq	r2, #1
 8000270:	3b01      	subne	r3, #1
 8000272:	e7b5      	b.n	80001e0 <__addsf3+0x58>
 8000274:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000278:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800027c:	bf18      	it	ne
 800027e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000282:	d021      	beq.n	80002c8 <__addsf3+0x140>
 8000284:	ea92 0f03 	teq	r2, r3
 8000288:	d004      	beq.n	8000294 <__addsf3+0x10c>
 800028a:	f092 0f00 	teq	r2, #0
 800028e:	bf08      	it	eq
 8000290:	4608      	moveq	r0, r1
 8000292:	4770      	bx	lr
 8000294:	ea90 0f01 	teq	r0, r1
 8000298:	bf1c      	itt	ne
 800029a:	2000      	movne	r0, #0
 800029c:	4770      	bxne	lr
 800029e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80002a2:	d104      	bne.n	80002ae <__addsf3+0x126>
 80002a4:	0040      	lsls	r0, r0, #1
 80002a6:	bf28      	it	cs
 80002a8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80002ac:	4770      	bx	lr
 80002ae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80002b2:	bf3c      	itt	cc
 80002b4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80002b8:	4770      	bxcc	lr
 80002ba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002be:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c6:	4770      	bx	lr
 80002c8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002cc:	bf16      	itet	ne
 80002ce:	4608      	movne	r0, r1
 80002d0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002d4:	4601      	movne	r1, r0
 80002d6:	0242      	lsls	r2, r0, #9
 80002d8:	bf06      	itte	eq
 80002da:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002de:	ea90 0f01 	teqeq	r0, r1
 80002e2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_ui2f>:
 80002e8:	f04f 0300 	mov.w	r3, #0
 80002ec:	e004      	b.n	80002f8 <__aeabi_i2f+0x8>
 80002ee:	bf00      	nop

080002f0 <__aeabi_i2f>:
 80002f0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002f4:	bf48      	it	mi
 80002f6:	4240      	negmi	r0, r0
 80002f8:	ea5f 0c00 	movs.w	ip, r0
 80002fc:	bf08      	it	eq
 80002fe:	4770      	bxeq	lr
 8000300:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000304:	4601      	mov	r1, r0
 8000306:	f04f 0000 	mov.w	r0, #0
 800030a:	e01c      	b.n	8000346 <__aeabi_l2f+0x2a>

0800030c <__aeabi_ul2f>:
 800030c:	ea50 0201 	orrs.w	r2, r0, r1
 8000310:	bf08      	it	eq
 8000312:	4770      	bxeq	lr
 8000314:	f04f 0300 	mov.w	r3, #0
 8000318:	e00a      	b.n	8000330 <__aeabi_l2f+0x14>
 800031a:	bf00      	nop

0800031c <__aeabi_l2f>:
 800031c:	ea50 0201 	orrs.w	r2, r0, r1
 8000320:	bf08      	it	eq
 8000322:	4770      	bxeq	lr
 8000324:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000328:	d502      	bpl.n	8000330 <__aeabi_l2f+0x14>
 800032a:	4240      	negs	r0, r0
 800032c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000330:	ea5f 0c01 	movs.w	ip, r1
 8000334:	bf02      	ittt	eq
 8000336:	4684      	moveq	ip, r0
 8000338:	4601      	moveq	r1, r0
 800033a:	2000      	moveq	r0, #0
 800033c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000340:	bf08      	it	eq
 8000342:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000346:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800034a:	fabc f28c 	clz	r2, ip
 800034e:	3a08      	subs	r2, #8
 8000350:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000354:	db10      	blt.n	8000378 <__aeabi_l2f+0x5c>
 8000356:	fa01 fc02 	lsl.w	ip, r1, r2
 800035a:	4463      	add	r3, ip
 800035c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000368:	fa20 f202 	lsr.w	r2, r0, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	f020 0001 	biceq.w	r0, r0, #1
 8000376:	4770      	bx	lr
 8000378:	f102 0220 	add.w	r2, r2, #32
 800037c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000380:	f1c2 0220 	rsb	r2, r2, #32
 8000384:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000388:	fa21 f202 	lsr.w	r2, r1, r2
 800038c:	eb43 0002 	adc.w	r0, r3, r2
 8000390:	bf08      	it	eq
 8000392:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000396:	4770      	bx	lr

08000398 <__gesf2>:
 8000398:	f04f 3cff 	mov.w	ip, #4294967295
 800039c:	e006      	b.n	80003ac <__cmpsf2+0x4>
 800039e:	bf00      	nop

080003a0 <__lesf2>:
 80003a0:	f04f 0c01 	mov.w	ip, #1
 80003a4:	e002      	b.n	80003ac <__cmpsf2+0x4>
 80003a6:	bf00      	nop

080003a8 <__cmpsf2>:
 80003a8:	f04f 0c01 	mov.w	ip, #1
 80003ac:	f84d cd04 	str.w	ip, [sp, #-4]!
 80003b0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80003b4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003bc:	bf18      	it	ne
 80003be:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003c2:	d011      	beq.n	80003e8 <__cmpsf2+0x40>
 80003c4:	b001      	add	sp, #4
 80003c6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80003ca:	bf18      	it	ne
 80003cc:	ea90 0f01 	teqne	r0, r1
 80003d0:	bf58      	it	pl
 80003d2:	ebb2 0003 	subspl.w	r0, r2, r3
 80003d6:	bf88      	it	hi
 80003d8:	17c8      	asrhi	r0, r1, #31
 80003da:	bf38      	it	cc
 80003dc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80003e0:	bf18      	it	ne
 80003e2:	f040 0001 	orrne.w	r0, r0, #1
 80003e6:	4770      	bx	lr
 80003e8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003ec:	d102      	bne.n	80003f4 <__cmpsf2+0x4c>
 80003ee:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80003f2:	d105      	bne.n	8000400 <__cmpsf2+0x58>
 80003f4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80003f8:	d1e4      	bne.n	80003c4 <__cmpsf2+0x1c>
 80003fa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80003fe:	d0e1      	beq.n	80003c4 <__cmpsf2+0x1c>
 8000400:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000404:	4770      	bx	lr
 8000406:	bf00      	nop

08000408 <__aeabi_cfrcmple>:
 8000408:	4684      	mov	ip, r0
 800040a:	4608      	mov	r0, r1
 800040c:	4661      	mov	r1, ip
 800040e:	e7ff      	b.n	8000410 <__aeabi_cfcmpeq>

08000410 <__aeabi_cfcmpeq>:
 8000410:	b50f      	push	{r0, r1, r2, r3, lr}
 8000412:	f7ff ffc9 	bl	80003a8 <__cmpsf2>
 8000416:	2800      	cmp	r0, #0
 8000418:	bf48      	it	mi
 800041a:	f110 0f00 	cmnmi.w	r0, #0
 800041e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000420 <__aeabi_fcmpeq>:
 8000420:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000424:	f7ff fff4 	bl	8000410 <__aeabi_cfcmpeq>
 8000428:	bf0c      	ite	eq
 800042a:	2001      	moveq	r0, #1
 800042c:	2000      	movne	r0, #0
 800042e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000432:	bf00      	nop

08000434 <__aeabi_fcmplt>:
 8000434:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000438:	f7ff ffea 	bl	8000410 <__aeabi_cfcmpeq>
 800043c:	bf34      	ite	cc
 800043e:	2001      	movcc	r0, #1
 8000440:	2000      	movcs	r0, #0
 8000442:	f85d fb08 	ldr.w	pc, [sp], #8
 8000446:	bf00      	nop

08000448 <__aeabi_fcmple>:
 8000448:	f84d ed08 	str.w	lr, [sp, #-8]!
 800044c:	f7ff ffe0 	bl	8000410 <__aeabi_cfcmpeq>
 8000450:	bf94      	ite	ls
 8000452:	2001      	movls	r0, #1
 8000454:	2000      	movhi	r0, #0
 8000456:	f85d fb08 	ldr.w	pc, [sp], #8
 800045a:	bf00      	nop

0800045c <__aeabi_fcmpge>:
 800045c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000460:	f7ff ffd2 	bl	8000408 <__aeabi_cfrcmple>
 8000464:	bf94      	ite	ls
 8000466:	2001      	movls	r0, #1
 8000468:	2000      	movhi	r0, #0
 800046a:	f85d fb08 	ldr.w	pc, [sp], #8
 800046e:	bf00      	nop

08000470 <__aeabi_fcmpgt>:
 8000470:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000474:	f7ff ffc8 	bl	8000408 <__aeabi_cfrcmple>
 8000478:	bf34      	ite	cc
 800047a:	2001      	movcc	r0, #1
 800047c:	2000      	movcs	r0, #0
 800047e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000482:	bf00      	nop

08000484 <__aeabi_f2iz>:
 8000484:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000488:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800048c:	d30f      	bcc.n	80004ae <__aeabi_f2iz+0x2a>
 800048e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000492:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000496:	d90d      	bls.n	80004b4 <__aeabi_f2iz+0x30>
 8000498:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800049c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004a0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80004a4:	fa23 f002 	lsr.w	r0, r3, r2
 80004a8:	bf18      	it	ne
 80004aa:	4240      	negne	r0, r0
 80004ac:	4770      	bx	lr
 80004ae:	f04f 0000 	mov.w	r0, #0
 80004b2:	4770      	bx	lr
 80004b4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80004b8:	d101      	bne.n	80004be <__aeabi_f2iz+0x3a>
 80004ba:	0242      	lsls	r2, r0, #9
 80004bc:	d105      	bne.n	80004ca <__aeabi_f2iz+0x46>
 80004be:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80004c2:	bf08      	it	eq
 80004c4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80004c8:	4770      	bx	lr
 80004ca:	f04f 0000 	mov.w	r0, #0
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_f2uiz>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	d20e      	bcs.n	80004f2 <__aeabi_f2uiz+0x22>
 80004d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80004d8:	d30b      	bcc.n	80004f2 <__aeabi_f2uiz+0x22>
 80004da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80004de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004e2:	d409      	bmi.n	80004f8 <__aeabi_f2uiz+0x28>
 80004e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004ec:	fa23 f002 	lsr.w	r0, r3, r2
 80004f0:	4770      	bx	lr
 80004f2:	f04f 0000 	mov.w	r0, #0
 80004f6:	4770      	bx	lr
 80004f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80004fc:	d101      	bne.n	8000502 <__aeabi_f2uiz+0x32>
 80004fe:	0242      	lsls	r2, r0, #9
 8000500:	d102      	bne.n	8000508 <__aeabi_f2uiz+0x38>
 8000502:	f04f 30ff 	mov.w	r0, #4294967295
 8000506:	4770      	bx	lr
 8000508:	f04f 0000 	mov.w	r0, #0
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <__aeabi_uldivmod>:
 8000510:	b953      	cbnz	r3, 8000528 <__aeabi_uldivmod+0x18>
 8000512:	b94a      	cbnz	r2, 8000528 <__aeabi_uldivmod+0x18>
 8000514:	2900      	cmp	r1, #0
 8000516:	bf08      	it	eq
 8000518:	2800      	cmpeq	r0, #0
 800051a:	bf1c      	itt	ne
 800051c:	f04f 31ff 	movne.w	r1, #4294967295
 8000520:	f04f 30ff 	movne.w	r0, #4294967295
 8000524:	f000 b976 	b.w	8000814 <__aeabi_idiv0>
 8000528:	f1ad 0c08 	sub.w	ip, sp, #8
 800052c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000530:	f000 f806 	bl	8000540 <__udivmoddi4>
 8000534:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000538:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800053c:	b004      	add	sp, #16
 800053e:	4770      	bx	lr

08000540 <__udivmoddi4>:
 8000540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000544:	9e08      	ldr	r6, [sp, #32]
 8000546:	460d      	mov	r5, r1
 8000548:	4604      	mov	r4, r0
 800054a:	4688      	mov	r8, r1
 800054c:	2b00      	cmp	r3, #0
 800054e:	d14d      	bne.n	80005ec <__udivmoddi4+0xac>
 8000550:	428a      	cmp	r2, r1
 8000552:	4694      	mov	ip, r2
 8000554:	d968      	bls.n	8000628 <__udivmoddi4+0xe8>
 8000556:	fab2 f282 	clz	r2, r2
 800055a:	b152      	cbz	r2, 8000572 <__udivmoddi4+0x32>
 800055c:	fa01 f302 	lsl.w	r3, r1, r2
 8000560:	f1c2 0120 	rsb	r1, r2, #32
 8000564:	fa20 f101 	lsr.w	r1, r0, r1
 8000568:	fa0c fc02 	lsl.w	ip, ip, r2
 800056c:	ea41 0803 	orr.w	r8, r1, r3
 8000570:	4094      	lsls	r4, r2
 8000572:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8000576:	fbb8 f7f1 	udiv	r7, r8, r1
 800057a:	fa1f fe8c 	uxth.w	lr, ip
 800057e:	fb01 8817 	mls	r8, r1, r7, r8
 8000582:	fb07 f00e 	mul.w	r0, r7, lr
 8000586:	0c23      	lsrs	r3, r4, #16
 8000588:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800058c:	4298      	cmp	r0, r3
 800058e:	d90a      	bls.n	80005a6 <__udivmoddi4+0x66>
 8000590:	eb1c 0303 	adds.w	r3, ip, r3
 8000594:	f107 35ff 	add.w	r5, r7, #4294967295
 8000598:	f080 811e 	bcs.w	80007d8 <__udivmoddi4+0x298>
 800059c:	4298      	cmp	r0, r3
 800059e:	f240 811b 	bls.w	80007d8 <__udivmoddi4+0x298>
 80005a2:	3f02      	subs	r7, #2
 80005a4:	4463      	add	r3, ip
 80005a6:	1a1b      	subs	r3, r3, r0
 80005a8:	fbb3 f0f1 	udiv	r0, r3, r1
 80005ac:	fb01 3310 	mls	r3, r1, r0, r3
 80005b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80005b4:	b2a4      	uxth	r4, r4
 80005b6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005ba:	45a6      	cmp	lr, r4
 80005bc:	d90a      	bls.n	80005d4 <__udivmoddi4+0x94>
 80005be:	eb1c 0404 	adds.w	r4, ip, r4
 80005c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80005c6:	f080 8109 	bcs.w	80007dc <__udivmoddi4+0x29c>
 80005ca:	45a6      	cmp	lr, r4
 80005cc:	f240 8106 	bls.w	80007dc <__udivmoddi4+0x29c>
 80005d0:	4464      	add	r4, ip
 80005d2:	3802      	subs	r0, #2
 80005d4:	2100      	movs	r1, #0
 80005d6:	eba4 040e 	sub.w	r4, r4, lr
 80005da:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80005de:	b11e      	cbz	r6, 80005e8 <__udivmoddi4+0xa8>
 80005e0:	2300      	movs	r3, #0
 80005e2:	40d4      	lsrs	r4, r2
 80005e4:	e9c6 4300 	strd	r4, r3, [r6]
 80005e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ec:	428b      	cmp	r3, r1
 80005ee:	d908      	bls.n	8000602 <__udivmoddi4+0xc2>
 80005f0:	2e00      	cmp	r6, #0
 80005f2:	f000 80ee 	beq.w	80007d2 <__udivmoddi4+0x292>
 80005f6:	2100      	movs	r1, #0
 80005f8:	e9c6 0500 	strd	r0, r5, [r6]
 80005fc:	4608      	mov	r0, r1
 80005fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000602:	fab3 f183 	clz	r1, r3
 8000606:	2900      	cmp	r1, #0
 8000608:	d14a      	bne.n	80006a0 <__udivmoddi4+0x160>
 800060a:	42ab      	cmp	r3, r5
 800060c:	d302      	bcc.n	8000614 <__udivmoddi4+0xd4>
 800060e:	4282      	cmp	r2, r0
 8000610:	f200 80fc 	bhi.w	800080c <__udivmoddi4+0x2cc>
 8000614:	1a84      	subs	r4, r0, r2
 8000616:	eb65 0303 	sbc.w	r3, r5, r3
 800061a:	2001      	movs	r0, #1
 800061c:	4698      	mov	r8, r3
 800061e:	2e00      	cmp	r6, #0
 8000620:	d0e2      	beq.n	80005e8 <__udivmoddi4+0xa8>
 8000622:	e9c6 4800 	strd	r4, r8, [r6]
 8000626:	e7df      	b.n	80005e8 <__udivmoddi4+0xa8>
 8000628:	b902      	cbnz	r2, 800062c <__udivmoddi4+0xec>
 800062a:	deff      	udf	#255	; 0xff
 800062c:	fab2 f282 	clz	r2, r2
 8000630:	2a00      	cmp	r2, #0
 8000632:	f040 8091 	bne.w	8000758 <__udivmoddi4+0x218>
 8000636:	eba1 000c 	sub.w	r0, r1, ip
 800063a:	2101      	movs	r1, #1
 800063c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000640:	fa1f fe8c 	uxth.w	lr, ip
 8000644:	fbb0 f3f7 	udiv	r3, r0, r7
 8000648:	fb07 0013 	mls	r0, r7, r3, r0
 800064c:	0c25      	lsrs	r5, r4, #16
 800064e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000652:	fb0e f003 	mul.w	r0, lr, r3
 8000656:	42a8      	cmp	r0, r5
 8000658:	d908      	bls.n	800066c <__udivmoddi4+0x12c>
 800065a:	eb1c 0505 	adds.w	r5, ip, r5
 800065e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000662:	d202      	bcs.n	800066a <__udivmoddi4+0x12a>
 8000664:	42a8      	cmp	r0, r5
 8000666:	f200 80ce 	bhi.w	8000806 <__udivmoddi4+0x2c6>
 800066a:	4643      	mov	r3, r8
 800066c:	1a2d      	subs	r5, r5, r0
 800066e:	fbb5 f0f7 	udiv	r0, r5, r7
 8000672:	fb07 5510 	mls	r5, r7, r0, r5
 8000676:	fb0e fe00 	mul.w	lr, lr, r0
 800067a:	b2a4      	uxth	r4, r4
 800067c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000680:	45a6      	cmp	lr, r4
 8000682:	d908      	bls.n	8000696 <__udivmoddi4+0x156>
 8000684:	eb1c 0404 	adds.w	r4, ip, r4
 8000688:	f100 35ff 	add.w	r5, r0, #4294967295
 800068c:	d202      	bcs.n	8000694 <__udivmoddi4+0x154>
 800068e:	45a6      	cmp	lr, r4
 8000690:	f200 80b6 	bhi.w	8000800 <__udivmoddi4+0x2c0>
 8000694:	4628      	mov	r0, r5
 8000696:	eba4 040e 	sub.w	r4, r4, lr
 800069a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800069e:	e79e      	b.n	80005de <__udivmoddi4+0x9e>
 80006a0:	f1c1 0720 	rsb	r7, r1, #32
 80006a4:	408b      	lsls	r3, r1
 80006a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80006aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80006ae:	fa25 fa07 	lsr.w	sl, r5, r7
 80006b2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80006b6:	fbba f8f9 	udiv	r8, sl, r9
 80006ba:	fa20 f307 	lsr.w	r3, r0, r7
 80006be:	fb09 aa18 	mls	sl, r9, r8, sl
 80006c2:	408d      	lsls	r5, r1
 80006c4:	fa1f fe8c 	uxth.w	lr, ip
 80006c8:	431d      	orrs	r5, r3
 80006ca:	fa00 f301 	lsl.w	r3, r0, r1
 80006ce:	fb08 f00e 	mul.w	r0, r8, lr
 80006d2:	0c2c      	lsrs	r4, r5, #16
 80006d4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80006d8:	42a0      	cmp	r0, r4
 80006da:	fa02 f201 	lsl.w	r2, r2, r1
 80006de:	d90b      	bls.n	80006f8 <__udivmoddi4+0x1b8>
 80006e0:	eb1c 0404 	adds.w	r4, ip, r4
 80006e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80006e8:	f080 8088 	bcs.w	80007fc <__udivmoddi4+0x2bc>
 80006ec:	42a0      	cmp	r0, r4
 80006ee:	f240 8085 	bls.w	80007fc <__udivmoddi4+0x2bc>
 80006f2:	f1a8 0802 	sub.w	r8, r8, #2
 80006f6:	4464      	add	r4, ip
 80006f8:	1a24      	subs	r4, r4, r0
 80006fa:	fbb4 f0f9 	udiv	r0, r4, r9
 80006fe:	fb09 4410 	mls	r4, r9, r0, r4
 8000702:	fb00 fe0e 	mul.w	lr, r0, lr
 8000706:	b2ad      	uxth	r5, r5
 8000708:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800070c:	45a6      	cmp	lr, r4
 800070e:	d908      	bls.n	8000722 <__udivmoddi4+0x1e2>
 8000710:	eb1c 0404 	adds.w	r4, ip, r4
 8000714:	f100 35ff 	add.w	r5, r0, #4294967295
 8000718:	d26c      	bcs.n	80007f4 <__udivmoddi4+0x2b4>
 800071a:	45a6      	cmp	lr, r4
 800071c:	d96a      	bls.n	80007f4 <__udivmoddi4+0x2b4>
 800071e:	3802      	subs	r0, #2
 8000720:	4464      	add	r4, ip
 8000722:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000726:	fba0 9502 	umull	r9, r5, r0, r2
 800072a:	eba4 040e 	sub.w	r4, r4, lr
 800072e:	42ac      	cmp	r4, r5
 8000730:	46c8      	mov	r8, r9
 8000732:	46ae      	mov	lr, r5
 8000734:	d356      	bcc.n	80007e4 <__udivmoddi4+0x2a4>
 8000736:	d053      	beq.n	80007e0 <__udivmoddi4+0x2a0>
 8000738:	2e00      	cmp	r6, #0
 800073a:	d069      	beq.n	8000810 <__udivmoddi4+0x2d0>
 800073c:	ebb3 0208 	subs.w	r2, r3, r8
 8000740:	eb64 040e 	sbc.w	r4, r4, lr
 8000744:	fa22 f301 	lsr.w	r3, r2, r1
 8000748:	fa04 f707 	lsl.w	r7, r4, r7
 800074c:	431f      	orrs	r7, r3
 800074e:	40cc      	lsrs	r4, r1
 8000750:	e9c6 7400 	strd	r7, r4, [r6]
 8000754:	2100      	movs	r1, #0
 8000756:	e747      	b.n	80005e8 <__udivmoddi4+0xa8>
 8000758:	fa0c fc02 	lsl.w	ip, ip, r2
 800075c:	f1c2 0120 	rsb	r1, r2, #32
 8000760:	fa25 f301 	lsr.w	r3, r5, r1
 8000764:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000768:	fa20 f101 	lsr.w	r1, r0, r1
 800076c:	4095      	lsls	r5, r2
 800076e:	430d      	orrs	r5, r1
 8000770:	fbb3 f1f7 	udiv	r1, r3, r7
 8000774:	fb07 3311 	mls	r3, r7, r1, r3
 8000778:	fa1f fe8c 	uxth.w	lr, ip
 800077c:	0c28      	lsrs	r0, r5, #16
 800077e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000782:	fb01 f30e 	mul.w	r3, r1, lr
 8000786:	4283      	cmp	r3, r0
 8000788:	fa04 f402 	lsl.w	r4, r4, r2
 800078c:	d908      	bls.n	80007a0 <__udivmoddi4+0x260>
 800078e:	eb1c 0000 	adds.w	r0, ip, r0
 8000792:	f101 38ff 	add.w	r8, r1, #4294967295
 8000796:	d22f      	bcs.n	80007f8 <__udivmoddi4+0x2b8>
 8000798:	4283      	cmp	r3, r0
 800079a:	d92d      	bls.n	80007f8 <__udivmoddi4+0x2b8>
 800079c:	3902      	subs	r1, #2
 800079e:	4460      	add	r0, ip
 80007a0:	1ac0      	subs	r0, r0, r3
 80007a2:	fbb0 f3f7 	udiv	r3, r0, r7
 80007a6:	fb07 0013 	mls	r0, r7, r3, r0
 80007aa:	b2ad      	uxth	r5, r5
 80007ac:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80007b0:	fb03 f00e 	mul.w	r0, r3, lr
 80007b4:	42a8      	cmp	r0, r5
 80007b6:	d908      	bls.n	80007ca <__udivmoddi4+0x28a>
 80007b8:	eb1c 0505 	adds.w	r5, ip, r5
 80007bc:	f103 38ff 	add.w	r8, r3, #4294967295
 80007c0:	d216      	bcs.n	80007f0 <__udivmoddi4+0x2b0>
 80007c2:	42a8      	cmp	r0, r5
 80007c4:	d914      	bls.n	80007f0 <__udivmoddi4+0x2b0>
 80007c6:	3b02      	subs	r3, #2
 80007c8:	4465      	add	r5, ip
 80007ca:	1a28      	subs	r0, r5, r0
 80007cc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80007d0:	e738      	b.n	8000644 <__udivmoddi4+0x104>
 80007d2:	4631      	mov	r1, r6
 80007d4:	4630      	mov	r0, r6
 80007d6:	e707      	b.n	80005e8 <__udivmoddi4+0xa8>
 80007d8:	462f      	mov	r7, r5
 80007da:	e6e4      	b.n	80005a6 <__udivmoddi4+0x66>
 80007dc:	4618      	mov	r0, r3
 80007de:	e6f9      	b.n	80005d4 <__udivmoddi4+0x94>
 80007e0:	454b      	cmp	r3, r9
 80007e2:	d2a9      	bcs.n	8000738 <__udivmoddi4+0x1f8>
 80007e4:	ebb9 0802 	subs.w	r8, r9, r2
 80007e8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80007ec:	3801      	subs	r0, #1
 80007ee:	e7a3      	b.n	8000738 <__udivmoddi4+0x1f8>
 80007f0:	4643      	mov	r3, r8
 80007f2:	e7ea      	b.n	80007ca <__udivmoddi4+0x28a>
 80007f4:	4628      	mov	r0, r5
 80007f6:	e794      	b.n	8000722 <__udivmoddi4+0x1e2>
 80007f8:	4641      	mov	r1, r8
 80007fa:	e7d1      	b.n	80007a0 <__udivmoddi4+0x260>
 80007fc:	46d0      	mov	r8, sl
 80007fe:	e77b      	b.n	80006f8 <__udivmoddi4+0x1b8>
 8000800:	4464      	add	r4, ip
 8000802:	3802      	subs	r0, #2
 8000804:	e747      	b.n	8000696 <__udivmoddi4+0x156>
 8000806:	3b02      	subs	r3, #2
 8000808:	4465      	add	r5, ip
 800080a:	e72f      	b.n	800066c <__udivmoddi4+0x12c>
 800080c:	4608      	mov	r0, r1
 800080e:	e706      	b.n	800061e <__udivmoddi4+0xde>
 8000810:	4631      	mov	r1, r6
 8000812:	e6e9      	b.n	80005e8 <__udivmoddi4+0xa8>

08000814 <__aeabi_idiv0>:
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop

08000818 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b08a      	sub	sp, #40	; 0x28
 800081c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081e:	f107 0314 	add.w	r3, r7, #20
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082e:	4b50      	ldr	r3, [pc, #320]	; (8000970 <MX_GPIO_Init+0x158>)
 8000830:	69db      	ldr	r3, [r3, #28]
 8000832:	4a4f      	ldr	r2, [pc, #316]	; (8000970 <MX_GPIO_Init+0x158>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	61d3      	str	r3, [r2, #28]
 800083a:	4b4d      	ldr	r3, [pc, #308]	; (8000970 <MX_GPIO_Init+0x158>)
 800083c:	69db      	ldr	r3, [r3, #28]
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000846:	4b4a      	ldr	r3, [pc, #296]	; (8000970 <MX_GPIO_Init+0x158>)
 8000848:	69db      	ldr	r3, [r3, #28]
 800084a:	4a49      	ldr	r2, [pc, #292]	; (8000970 <MX_GPIO_Init+0x158>)
 800084c:	f043 0320 	orr.w	r3, r3, #32
 8000850:	61d3      	str	r3, [r2, #28]
 8000852:	4b47      	ldr	r3, [pc, #284]	; (8000970 <MX_GPIO_Init+0x158>)
 8000854:	69db      	ldr	r3, [r3, #28]
 8000856:	f003 0320 	and.w	r3, r3, #32
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085e:	4b44      	ldr	r3, [pc, #272]	; (8000970 <MX_GPIO_Init+0x158>)
 8000860:	69db      	ldr	r3, [r3, #28]
 8000862:	4a43      	ldr	r2, [pc, #268]	; (8000970 <MX_GPIO_Init+0x158>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	61d3      	str	r3, [r2, #28]
 800086a:	4b41      	ldr	r3, [pc, #260]	; (8000970 <MX_GPIO_Init+0x158>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	60bb      	str	r3, [r7, #8]
 8000874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	4b3e      	ldr	r3, [pc, #248]	; (8000970 <MX_GPIO_Init+0x158>)
 8000878:	69db      	ldr	r3, [r3, #28]
 800087a:	4a3d      	ldr	r2, [pc, #244]	; (8000970 <MX_GPIO_Init+0x158>)
 800087c:	f043 0302 	orr.w	r3, r3, #2
 8000880:	61d3      	str	r3, [r2, #28]
 8000882:	4b3b      	ldr	r3, [pc, #236]	; (8000970 <MX_GPIO_Init+0x158>)
 8000884:	69db      	ldr	r3, [r3, #28]
 8000886:	f003 0302 	and.w	r3, r3, #2
 800088a:	607b      	str	r3, [r7, #4]
 800088c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088e:	4b38      	ldr	r3, [pc, #224]	; (8000970 <MX_GPIO_Init+0x158>)
 8000890:	69db      	ldr	r3, [r3, #28]
 8000892:	4a37      	ldr	r2, [pc, #220]	; (8000970 <MX_GPIO_Init+0x158>)
 8000894:	f043 0308 	orr.w	r3, r3, #8
 8000898:	61d3      	str	r3, [r2, #28]
 800089a:	4b35      	ldr	r3, [pc, #212]	; (8000970 <MX_GPIO_Init+0x158>)
 800089c:	69db      	ldr	r3, [r3, #28]
 800089e:	f003 0308 	and.w	r3, r3, #8
 80008a2:	603b      	str	r3, [r7, #0]
 80008a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_RED_Pin|LED_GREEN_Pin|L_D1_Pin|LED_YELLOW_Pin
 80008a6:	2200      	movs	r2, #0
 80008a8:	f241 51ef 	movw	r1, #5615	; 0x15ef
 80008ac:	4831      	ldr	r0, [pc, #196]	; (8000974 <MX_GPIO_Init+0x15c>)
 80008ae:	f002 fd75 	bl	800339c <HAL_GPIO_WritePin>
                          |Czlon4_D1_Pin|Czlon3_D2_Pin|Czlon2_D2_Pin|Czlon3_D1_Pin
                          |L_D2_Pin|R_D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Czlon1_D2_Pin|Czlon2_D1_Pin|Czlon5_D1_Pin
 80008b2:	2200      	movs	r2, #0
 80008b4:	f44f 51d9 	mov.w	r1, #6944	; 0x1b20
 80008b8:	482f      	ldr	r0, [pc, #188]	; (8000978 <MX_GPIO_Init+0x160>)
 80008ba:	f002 fd6f 	bl	800339c <HAL_GPIO_WritePin>
                          |Czlon4_D2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CE_Pin|CSN_Pin|Czlon1_D1_Pin|Czlon5_D2_Pin
 80008be:	2200      	movs	r2, #0
 80008c0:	f241 4136 	movw	r1, #5174	; 0x1436
 80008c4:	482d      	ldr	r0, [pc, #180]	; (800097c <MX_GPIO_Init+0x164>)
 80008c6:	f002 fd69 	bl	800339c <HAL_GPIO_WritePin>
                          |Podstawa_D2_Pin|Podstawa_D1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R_D1_GPIO_Port, R_D1_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2104      	movs	r1, #4
 80008ce:	482c      	ldr	r0, [pc, #176]	; (8000980 <MX_GPIO_Init+0x168>)
 80008d0:	f002 fd64 	bl	800339c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e4:	f107 0314 	add.w	r3, r7, #20
 80008e8:	4619      	mov	r1, r3
 80008ea:	4822      	ldr	r0, [pc, #136]	; (8000974 <MX_GPIO_Init+0x15c>)
 80008ec:	f002 fbc6 	bl	800307c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|L_D1_Pin|LED_YELLOW_Pin
 80008f0:	f241 53ef 	movw	r3, #5615	; 0x15ef
 80008f4:	617b      	str	r3, [r7, #20]
                          |Czlon4_D1_Pin|Czlon3_D2_Pin|Czlon2_D2_Pin|Czlon3_D1_Pin
                          |L_D2_Pin|R_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4619      	mov	r1, r3
 8000908:	481a      	ldr	r0, [pc, #104]	; (8000974 <MX_GPIO_Init+0x15c>)
 800090a:	f002 fbb7 	bl	800307c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|Czlon1_D2_Pin|Czlon2_D1_Pin|Czlon5_D1_Pin
 800090e:	f44f 53d9 	mov.w	r3, #6944	; 0x1b20
 8000912:	617b      	str	r3, [r7, #20]
                          |Czlon4_D2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000914:	2301      	movs	r3, #1
 8000916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091c:	2300      	movs	r3, #0
 800091e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000920:	f107 0314 	add.w	r3, r7, #20
 8000924:	4619      	mov	r1, r3
 8000926:	4814      	ldr	r0, [pc, #80]	; (8000978 <MX_GPIO_Init+0x160>)
 8000928:	f002 fba8 	bl	800307c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin|Czlon1_D1_Pin|Czlon5_D2_Pin
 800092c:	f241 4336 	movw	r3, #5174	; 0x1436
 8000930:	617b      	str	r3, [r7, #20]
                          |Podstawa_D2_Pin|Podstawa_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000932:	2301      	movs	r3, #1
 8000934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000936:	2300      	movs	r3, #0
 8000938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093a:	2300      	movs	r3, #0
 800093c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800093e:	f107 0314 	add.w	r3, r7, #20
 8000942:	4619      	mov	r1, r3
 8000944:	480d      	ldr	r0, [pc, #52]	; (800097c <MX_GPIO_Init+0x164>)
 8000946:	f002 fb99 	bl	800307c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = R_D1_Pin;
 800094a:	2304      	movs	r3, #4
 800094c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094e:	2301      	movs	r3, #1
 8000950:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(R_D1_GPIO_Port, &GPIO_InitStruct);
 800095a:	f107 0314 	add.w	r3, r7, #20
 800095e:	4619      	mov	r1, r3
 8000960:	4807      	ldr	r0, [pc, #28]	; (8000980 <MX_GPIO_Init+0x168>)
 8000962:	f002 fb8b 	bl	800307c <HAL_GPIO_Init>

}
 8000966:	bf00      	nop
 8000968:	3728      	adds	r7, #40	; 0x28
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	40023800 	.word	0x40023800
 8000974:	40020800 	.word	0x40020800
 8000978:	40020000 	.word	0x40020000
 800097c:	40020400 	.word	0x40020400
 8000980:	40020c00 	.word	0x40020c00

08000984 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800098a:	f002 fa02 	bl	8002d92 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800098e:	f000 fbf5 	bl	800117c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000992:	f7ff ff41 	bl	8000818 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000996:	f002 f969 	bl	8002c6c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 800099a:	f001 fd49 	bl	8002430 <MX_SPI2_Init>
  MX_TIM3_Init();
 800099e:	f001 fe9d 	bl	80026dc <MX_TIM3_Init>
  MX_TIM4_Init();
 80009a2:	f001 ff25 	bl	80027f0 <MX_TIM4_Init>
  MX_TIM5_Init();
 80009a6:	f001 ffb7 	bl	8002918 <MX_TIM5_Init>
  MX_TIM2_Init();
 80009aa:	f001 fe19 	bl	80025e0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

	//nRF initialize and settings
	nRF24_Init(&hspi2);
 80009ae:	48a7      	ldr	r0, [pc, #668]	; (8000c4c <main+0x2c8>)
 80009b0:	f001 fcf8 	bl	80023a4 <nRF24_Init>
	nRF24_SetRXAddress(0, "Odb");
 80009b4:	49a6      	ldr	r1, [pc, #664]	; (8000c50 <main+0x2cc>)
 80009b6:	2000      	movs	r0, #0
 80009b8:	f001 fc39 	bl	800222e <nRF24_SetRXAddress>
	nRF24_SetTXAddress("Nad");
 80009bc:	48a5      	ldr	r0, [pc, #660]	; (8000c54 <main+0x2d0>)
 80009be:	f001 fc6f 	bl	80022a0 <nRF24_SetTXAddress>
	nRF24_RX_Mode();
 80009c2:	f001 fa83 	bl	8001ecc <nRF24_RX_Mode>

	//Set timer 2 to PWM function

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80009c6:	2100      	movs	r1, #0
 80009c8:	48a3      	ldr	r0, [pc, #652]	; (8000c58 <main+0x2d4>)
 80009ca:	f004 f95b 	bl	8004c84 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80009ce:	2104      	movs	r1, #4
 80009d0:	48a1      	ldr	r0, [pc, #644]	; (8000c58 <main+0x2d4>)
 80009d2:	f004 f957 	bl	8004c84 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80009d6:	2108      	movs	r1, #8
 80009d8:	489f      	ldr	r0, [pc, #636]	; (8000c58 <main+0x2d4>)
 80009da:	f004 f953 	bl	8004c84 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80009de:	210c      	movs	r1, #12
 80009e0:	489d      	ldr	r0, [pc, #628]	; (8000c58 <main+0x2d4>)
 80009e2:	f004 f94f 	bl	8004c84 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80009e6:	2100      	movs	r1, #0
 80009e8:	489c      	ldr	r0, [pc, #624]	; (8000c5c <main+0x2d8>)
 80009ea:	f004 f94b 	bl	8004c84 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80009ee:	2104      	movs	r1, #4
 80009f0:	489a      	ldr	r0, [pc, #616]	; (8000c5c <main+0x2d8>)
 80009f2:	f004 f947 	bl	8004c84 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80009f6:	2108      	movs	r1, #8
 80009f8:	4898      	ldr	r0, [pc, #608]	; (8000c5c <main+0x2d8>)
 80009fa:	f004 f943 	bl	8004c84 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 80009fe:	2104      	movs	r1, #4
 8000a00:	4897      	ldr	r0, [pc, #604]	; (8000c60 <main+0x2dc>)
 8000a02:	f004 f93f 	bl	8004c84 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000a06:	2100      	movs	r1, #0
 8000a08:	4896      	ldr	r0, [pc, #600]	; (8000c64 <main+0x2e0>)
 8000a0a:	f004 f93b 	bl	8004c84 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000a0e:	210c      	movs	r1, #12
 8000a10:	4894      	ldr	r0, [pc, #592]	; (8000c64 <main+0x2e0>)
 8000a12:	f004 f937 	bl	8004c84 <HAL_TIM_PWM_Start>
	time = HAL_GetTick();
 8000a16:	f002 fa21 	bl	8002e5c <HAL_GetTick>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	4a92      	ldr	r2, [pc, #584]	; (8000c68 <main+0x2e4>)
 8000a1e:	6013      	str	r3, [r2, #0]
	timereset = HAL_GetTick();
 8000a20:	f002 fa1c 	bl	8002e5c <HAL_GetTick>
 8000a24:	4603      	mov	r3, r0
 8000a26:	4a91      	ldr	r2, [pc, #580]	; (8000c6c <main+0x2e8>)
 8000a28:	6013      	str	r3, [r2, #0]
	timeauto = HAL_GetTick();
 8000a2a:	f002 fa17 	bl	8002e5c <HAL_GetTick>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	4a8f      	ldr	r2, [pc, #572]	; (8000c70 <main+0x2ec>)
 8000a32:	6013      	str	r3, [r2, #0]
	stoppodst();
 8000a34:	f000 fc88 	bl	8001348 <stoppodst>
	stopczlon5();
 8000a38:	f000 fdbc 	bl	80015b4 <stopczlon5>
	stopczlon1();
 8000a3c:	f000 fcc0 	bl	80013c0 <stopczlon1>
	stopczlon2();
 8000a40:	f000 fcfe 	bl	8001440 <stopczlon2>
	stopczlon3();
 8000a44:	f000 fd38 	bl	80014b8 <stopczlon3>
	stopczlon4();
 8000a48:	f000 fd74 	bl	8001534 <stopczlon4>
	servox0();
 8000a4c:	f001 f838 	bl	8001ac0 <servox0>
	servoy0();
 8000a50:	f001 f86e 	bl	8001b30 <servoy0>

	autoY[2] = ((autoY[0] + autoY[1]) & 0xFF);
 8000a54:	4b87      	ldr	r3, [pc, #540]	; (8000c74 <main+0x2f0>)
 8000a56:	781a      	ldrb	r2, [r3, #0]
 8000a58:	4b86      	ldr	r3, [pc, #536]	; (8000c74 <main+0x2f0>)
 8000a5a:	785b      	ldrb	r3, [r3, #1]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	b2da      	uxtb	r2, r3
 8000a60:	4b84      	ldr	r3, [pc, #528]	; (8000c74 <main+0x2f0>)
 8000a62:	709a      	strb	r2, [r3, #2]
	autoN[2] = ((autoN[0] + autoN[1]) & 0xFF);
 8000a64:	4b84      	ldr	r3, [pc, #528]	; (8000c78 <main+0x2f4>)
 8000a66:	781a      	ldrb	r2, [r3, #0]
 8000a68:	4b83      	ldr	r3, [pc, #524]	; (8000c78 <main+0x2f4>)
 8000a6a:	785b      	ldrb	r3, [r3, #1]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	b2da      	uxtb	r2, r3
 8000a70:	4b81      	ldr	r3, [pc, #516]	; (8000c78 <main+0x2f4>)
 8000a72:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN WHILE */
	while (1) {

		//Check if there is receive message

		if (nRF24_RXAvailible()) {
 8000a74:	f001 fc76 	bl	8002364 <nRF24_RXAvailible>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	f000 8136 	beq.w	8000cec <main+0x368>
			//if working blink diode once per second
			if (HAL_GetTick() - time > 1000) {
 8000a80:	f002 f9ec 	bl	8002e5c <HAL_GetTick>
 8000a84:	4602      	mov	r2, r0
 8000a86:	4b78      	ldr	r3, [pc, #480]	; (8000c68 <main+0x2e4>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	1ad3      	subs	r3, r2, r3
 8000a8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a90:	d908      	bls.n	8000aa4 <main+0x120>
				HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000a92:	2120      	movs	r1, #32
 8000a94:	4879      	ldr	r0, [pc, #484]	; (8000c7c <main+0x2f8>)
 8000a96:	f002 fc99 	bl	80033cc <HAL_GPIO_TogglePin>
				time = HAL_GetTick();
 8000a9a:	f002 f9df 	bl	8002e5c <HAL_GetTick>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	4a71      	ldr	r2, [pc, #452]	; (8000c68 <main+0x2e4>)
 8000aa2:	6013      	str	r3, [r2, #0]
			}
			//read received data and save to nrfdata variable
			nRF24_ReadRXPaylaod(nrfdata);
 8000aa4:	4876      	ldr	r0, [pc, #472]	; (8000c80 <main+0x2fc>)
 8000aa6:	f001 fc41 	bl	800232c <nRF24_ReadRXPaylaod>
			timereset = HAL_GetTick();
 8000aaa:	f002 f9d7 	bl	8002e5c <HAL_GetTick>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4a6e      	ldr	r2, [pc, #440]	; (8000c6c <main+0x2e8>)
 8000ab2:	6013      	str	r3, [r2, #0]

			//byte 1
			button = nrfdata[0] & 0b00000001; // acsii 1 dec 49
 8000ab4:	4b72      	ldr	r3, [pc, #456]	; (8000c80 <main+0x2fc>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	f003 0301 	and.w	r3, r3, #1
 8000abc:	b2da      	uxtb	r2, r3
 8000abe:	4b71      	ldr	r3, [pc, #452]	; (8000c84 <main+0x300>)
 8000ac0:	701a      	strb	r2, [r3, #0]
			button01 = (nrfdata[0] & 0b00000010) >> 1; // ascii 2 dec 50
 8000ac2:	4b6f      	ldr	r3, [pc, #444]	; (8000c80 <main+0x2fc>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	105b      	asrs	r3, r3, #1
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	4b6d      	ldr	r3, [pc, #436]	; (8000c88 <main+0x304>)
 8000ad2:	701a      	strb	r2, [r3, #0]
			button1A = (nrfdata[0] & 0b00000100) >> 2; // ascii 3 dec 51
 8000ad4:	4b6a      	ldr	r3, [pc, #424]	; (8000c80 <main+0x2fc>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	109b      	asrs	r3, r3, #2
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	f003 0301 	and.w	r3, r3, #1
 8000ae0:	b2da      	uxtb	r2, r3
 8000ae2:	4b6a      	ldr	r3, [pc, #424]	; (8000c8c <main+0x308>)
 8000ae4:	701a      	strb	r2, [r3, #0]
			button1B = (nrfdata[0] & 0b00001000) >> 3; // ascii 4 dec 52
 8000ae6:	4b66      	ldr	r3, [pc, #408]	; (8000c80 <main+0x2fc>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	10db      	asrs	r3, r3, #3
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	b2da      	uxtb	r2, r3
 8000af4:	4b66      	ldr	r3, [pc, #408]	; (8000c90 <main+0x30c>)
 8000af6:	701a      	strb	r2, [r3, #0]
			button2A = (nrfdata[0] & 0b00010000) >> 4; // ascii 5 dec 53
 8000af8:	4b61      	ldr	r3, [pc, #388]	; (8000c80 <main+0x2fc>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	111b      	asrs	r3, r3, #4
 8000afe:	b2db      	uxtb	r3, r3
 8000b00:	f003 0301 	and.w	r3, r3, #1
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4b63      	ldr	r3, [pc, #396]	; (8000c94 <main+0x310>)
 8000b08:	701a      	strb	r2, [r3, #0]
			button2B = (nrfdata[0] & 0b00100000) >> 5; // ascii 6 dec 54
 8000b0a:	4b5d      	ldr	r3, [pc, #372]	; (8000c80 <main+0x2fc>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	115b      	asrs	r3, r3, #5
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	b2da      	uxtb	r2, r3
 8000b18:	4b5f      	ldr	r3, [pc, #380]	; (8000c98 <main+0x314>)
 8000b1a:	701a      	strb	r2, [r3, #0]
			button3A = (nrfdata[0] & 0b01000000) >> 6; // ascii 7 dec 55
 8000b1c:	4b58      	ldr	r3, [pc, #352]	; (8000c80 <main+0x2fc>)
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	119b      	asrs	r3, r3, #6
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	f003 0301 	and.w	r3, r3, #1
 8000b28:	b2da      	uxtb	r2, r3
 8000b2a:	4b5c      	ldr	r3, [pc, #368]	; (8000c9c <main+0x318>)
 8000b2c:	701a      	strb	r2, [r3, #0]
			button3B = (nrfdata[0] & 0b10000000) >> 7; // ascii 8 dec 56
 8000b2e:	4b54      	ldr	r3, [pc, #336]	; (8000c80 <main+0x2fc>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	09db      	lsrs	r3, r3, #7
 8000b34:	b2da      	uxtb	r2, r3
 8000b36:	4b5a      	ldr	r3, [pc, #360]	; (8000ca0 <main+0x31c>)
 8000b38:	701a      	strb	r2, [r3, #0]

			//byte 2
			button4A = (nrfdata[1] & 0b00000001); // acsii 9 dec 57
 8000b3a:	4b51      	ldr	r3, [pc, #324]	; (8000c80 <main+0x2fc>)
 8000b3c:	785b      	ldrb	r3, [r3, #1]
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	4b57      	ldr	r3, [pc, #348]	; (8000ca4 <main+0x320>)
 8000b46:	701a      	strb	r2, [r3, #0]
			button4B = (nrfdata[1] & 0b00000010) >> 1; // ascii : dec 58
 8000b48:	4b4d      	ldr	r3, [pc, #308]	; (8000c80 <main+0x2fc>)
 8000b4a:	785b      	ldrb	r3, [r3, #1]
 8000b4c:	105b      	asrs	r3, r3, #1
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	4b54      	ldr	r3, [pc, #336]	; (8000ca8 <main+0x324>)
 8000b58:	701a      	strb	r2, [r3, #0]
			moveA = (nrfdata[1] & 0b00000100) >> 2; // ascii ; dec 59
 8000b5a:	4b49      	ldr	r3, [pc, #292]	; (8000c80 <main+0x2fc>)
 8000b5c:	785b      	ldrb	r3, [r3, #1]
 8000b5e:	109b      	asrs	r3, r3, #2
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	f003 0301 	and.w	r3, r3, #1
 8000b66:	b2da      	uxtb	r2, r3
 8000b68:	4b50      	ldr	r3, [pc, #320]	; (8000cac <main+0x328>)
 8000b6a:	701a      	strb	r2, [r3, #0]
			moveB = (nrfdata[1] & 0b00001000) >> 3; // ascii < dec 60
 8000b6c:	4b44      	ldr	r3, [pc, #272]	; (8000c80 <main+0x2fc>)
 8000b6e:	785b      	ldrb	r3, [r3, #1]
 8000b70:	10db      	asrs	r3, r3, #3
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	f003 0301 	and.w	r3, r3, #1
 8000b78:	b2da      	uxtb	r2, r3
 8000b7a:	4b4d      	ldr	r3, [pc, #308]	; (8000cb0 <main+0x32c>)
 8000b7c:	701a      	strb	r2, [r3, #0]
			rotateA = (nrfdata[1] & 0b00010000) >> 4; // ascii > dec 62
 8000b7e:	4b40      	ldr	r3, [pc, #256]	; (8000c80 <main+0x2fc>)
 8000b80:	785b      	ldrb	r3, [r3, #1]
 8000b82:	111b      	asrs	r3, r3, #4
 8000b84:	b2db      	uxtb	r3, r3
 8000b86:	f003 0301 	and.w	r3, r3, #1
 8000b8a:	b2da      	uxtb	r2, r3
 8000b8c:	4b49      	ldr	r3, [pc, #292]	; (8000cb4 <main+0x330>)
 8000b8e:	701a      	strb	r2, [r3, #0]
			rotateB = (nrfdata[1] & 0b00100000) >> 5; // ascii ? dec 63
 8000b90:	4b3b      	ldr	r3, [pc, #236]	; (8000c80 <main+0x2fc>)
 8000b92:	785b      	ldrb	r3, [r3, #1]
 8000b94:	115b      	asrs	r3, r3, #5
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	b2da      	uxtb	r2, r3
 8000b9e:	4b46      	ldr	r3, [pc, #280]	; (8000cb8 <main+0x334>)
 8000ba0:	701a      	strb	r2, [r3, #0]
			offcon = (nrfdata[1] & 0b01000000) >> 6; // ascii 7
 8000ba2:	4b37      	ldr	r3, [pc, #220]	; (8000c80 <main+0x2fc>)
 8000ba4:	785b      	ldrb	r3, [r3, #1]
 8000ba6:	119b      	asrs	r3, r3, #6
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	4b42      	ldr	r3, [pc, #264]	; (8000cbc <main+0x338>)
 8000bb2:	701a      	strb	r2, [r3, #0]
			autonomy = (nrfdata[1] & 0b10000000) >> 7; // ascii 8
 8000bb4:	4b32      	ldr	r3, [pc, #200]	; (8000c80 <main+0x2fc>)
 8000bb6:	785b      	ldrb	r3, [r3, #1]
 8000bb8:	09db      	lsrs	r3, r3, #7
 8000bba:	b2da      	uxtb	r2, r3
 8000bbc:	4b40      	ldr	r3, [pc, #256]	; (8000cc0 <main+0x33c>)
 8000bbe:	701a      	strb	r2, [r3, #0]

			byte1 = nrfdata[0];
 8000bc0:	4b2f      	ldr	r3, [pc, #188]	; (8000c80 <main+0x2fc>)
 8000bc2:	781a      	ldrb	r2, [r3, #0]
 8000bc4:	4b3f      	ldr	r3, [pc, #252]	; (8000cc4 <main+0x340>)
 8000bc6:	701a      	strb	r2, [r3, #0]
			byte2 = nrfdata[1];
 8000bc8:	4b2d      	ldr	r3, [pc, #180]	; (8000c80 <main+0x2fc>)
 8000bca:	785a      	ldrb	r2, [r3, #1]
 8000bcc:	4b3e      	ldr	r3, [pc, #248]	; (8000cc8 <main+0x344>)
 8000bce:	701a      	strb	r2, [r3, #0]
			byte3 = nrfdata[2];
 8000bd0:	4b2b      	ldr	r3, [pc, #172]	; (8000c80 <main+0x2fc>)
 8000bd2:	789a      	ldrb	r2, [r3, #2]
 8000bd4:	4b3d      	ldr	r3, [pc, #244]	; (8000ccc <main+0x348>)
 8000bd6:	701a      	strb	r2, [r3, #0]
			byte4 = nrfdata[3];
 8000bd8:	4b29      	ldr	r3, [pc, #164]	; (8000c80 <main+0x2fc>)
 8000bda:	78da      	ldrb	r2, [r3, #3]
 8000bdc:	4b3c      	ldr	r3, [pc, #240]	; (8000cd0 <main+0x34c>)
 8000bde:	701a      	strb	r2, [r3, #0]
			byte5 = nrfdata[4];
 8000be0:	4b27      	ldr	r3, [pc, #156]	; (8000c80 <main+0x2fc>)
 8000be2:	791a      	ldrb	r2, [r3, #4]
 8000be4:	4b3b      	ldr	r3, [pc, #236]	; (8000cd4 <main+0x350>)
 8000be6:	701a      	strb	r2, [r3, #0]
			byte6 = nrfdata[5];
 8000be8:	4b25      	ldr	r3, [pc, #148]	; (8000c80 <main+0x2fc>)
 8000bea:	795a      	ldrb	r2, [r3, #5]
 8000bec:	4b3a      	ldr	r3, [pc, #232]	; (8000cd8 <main+0x354>)
 8000bee:	701a      	strb	r2, [r3, #0]
			byte7 = nrfdata[6]; // nrfdata6
 8000bf0:	4b23      	ldr	r3, [pc, #140]	; (8000c80 <main+0x2fc>)
 8000bf2:	799a      	ldrb	r2, [r3, #6]
 8000bf4:	4b39      	ldr	r3, [pc, #228]	; (8000cdc <main+0x358>)
 8000bf6:	701a      	strb	r2, [r3, #0]
			byte8 = nrfdata[7]; // nrfdata7
 8000bf8:	4b21      	ldr	r3, [pc, #132]	; (8000c80 <main+0x2fc>)
 8000bfa:	79da      	ldrb	r2, [r3, #7]
 8000bfc:	4b38      	ldr	r3, [pc, #224]	; (8000ce0 <main+0x35c>)
 8000bfe:	701a      	strb	r2, [r3, #0]

			chsm = nrfdata[8];
 8000c00:	4b1f      	ldr	r3, [pc, #124]	; (8000c80 <main+0x2fc>)
 8000c02:	7a1a      	ldrb	r2, [r3, #8]
 8000c04:	4b37      	ldr	r3, [pc, #220]	; (8000ce4 <main+0x360>)
 8000c06:	701a      	strb	r2, [r3, #0]
			sum = ((byte1 + byte2 + byte3 + byte4 + byte5 + byte6 + byte7
 8000c08:	4b2e      	ldr	r3, [pc, #184]	; (8000cc4 <main+0x340>)
 8000c0a:	781a      	ldrb	r2, [r3, #0]
 8000c0c:	4b2e      	ldr	r3, [pc, #184]	; (8000cc8 <main+0x344>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	4413      	add	r3, r2
 8000c12:	b2da      	uxtb	r2, r3
 8000c14:	4b2d      	ldr	r3, [pc, #180]	; (8000ccc <main+0x348>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	4413      	add	r3, r2
 8000c1a:	b2da      	uxtb	r2, r3
 8000c1c:	4b2c      	ldr	r3, [pc, #176]	; (8000cd0 <main+0x34c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	4413      	add	r3, r2
 8000c22:	b2da      	uxtb	r2, r3
 8000c24:	4b2b      	ldr	r3, [pc, #172]	; (8000cd4 <main+0x350>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	4413      	add	r3, r2
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	4b2a      	ldr	r3, [pc, #168]	; (8000cd8 <main+0x354>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	4413      	add	r3, r2
 8000c32:	b2da      	uxtb	r2, r3
 8000c34:	4b29      	ldr	r3, [pc, #164]	; (8000cdc <main+0x358>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	4413      	add	r3, r2
 8000c3a:	b2da      	uxtb	r2, r3
					+ byte8) & 0xFF);
 8000c3c:	4b28      	ldr	r3, [pc, #160]	; (8000ce0 <main+0x35c>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	4413      	add	r3, r2
 8000c42:	b2da      	uxtb	r2, r3
			sum = ((byte1 + byte2 + byte3 + byte4 + byte5 + byte6 + byte7
 8000c44:	4b28      	ldr	r3, [pc, #160]	; (8000ce8 <main+0x364>)
 8000c46:	701a      	strb	r2, [r3, #0]
 8000c48:	e050      	b.n	8000cec <main+0x368>
 8000c4a:	bf00      	nop
 8000c4c:	2000008c 	.word	0x2000008c
 8000c50:	08005ba0 	.word	0x08005ba0
 8000c54:	08005ba4 	.word	0x08005ba4
 8000c58:	20000164 	.word	0x20000164
 8000c5c:	20000124 	.word	0x20000124
 8000c60:	200001a4 	.word	0x200001a4
 8000c64:	200000e4 	.word	0x200000e4
 8000c68:	20000078 	.word	0x20000078
 8000c6c:	2000007c 	.word	0x2000007c
 8000c70:	20000080 	.word	0x20000080
 8000c74:	20000000 	.word	0x20000000
 8000c78:	20000004 	.word	0x20000004
 8000c7c:	40020000 	.word	0x40020000
 8000c80:	20000034 	.word	0x20000034
 8000c84:	20000045 	.word	0x20000045
 8000c88:	20000046 	.word	0x20000046
 8000c8c:	20000047 	.word	0x20000047
 8000c90:	20000048 	.word	0x20000048
 8000c94:	20000049 	.word	0x20000049
 8000c98:	2000004a 	.word	0x2000004a
 8000c9c:	2000004b 	.word	0x2000004b
 8000ca0:	2000004c 	.word	0x2000004c
 8000ca4:	2000004d 	.word	0x2000004d
 8000ca8:	2000004e 	.word	0x2000004e
 8000cac:	2000004f 	.word	0x2000004f
 8000cb0:	20000050 	.word	0x20000050
 8000cb4:	20000051 	.word	0x20000051
 8000cb8:	20000052 	.word	0x20000052
 8000cbc:	20000053 	.word	0x20000053
 8000cc0:	20000054 	.word	0x20000054
 8000cc4:	20000056 	.word	0x20000056
 8000cc8:	20000057 	.word	0x20000057
 8000ccc:	20000058 	.word	0x20000058
 8000cd0:	20000059 	.word	0x20000059
 8000cd4:	2000005a 	.word	0x2000005a
 8000cd8:	2000005b 	.word	0x2000005b
 8000cdc:	2000005c 	.word	0x2000005c
 8000ce0:	2000005d 	.word	0x2000005d
 8000ce4:	2000005e 	.word	0x2000005e
 8000ce8:	20000055 	.word	0x20000055

		}
		//if there is no signal restart nRF24 and stop motor
		if (HAL_GetTick() - timereset > 500) {
 8000cec:	f002 f8b6 	bl	8002e5c <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	4b87      	ldr	r3, [pc, #540]	; (8000f10 <main+0x58c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000cfc:	d91f      	bls.n	8000d3e <main+0x3ba>
			nRF24_Init(&hspi2);
 8000cfe:	4885      	ldr	r0, [pc, #532]	; (8000f14 <main+0x590>)
 8000d00:	f001 fb50 	bl	80023a4 <nRF24_Init>
			nRF24_SetRXAddress(0, "Odb");
 8000d04:	4984      	ldr	r1, [pc, #528]	; (8000f18 <main+0x594>)
 8000d06:	2000      	movs	r0, #0
 8000d08:	f001 fa91 	bl	800222e <nRF24_SetRXAddress>
			nRF24_SetTXAddress("Nad");
 8000d0c:	4883      	ldr	r0, [pc, #524]	; (8000f1c <main+0x598>)
 8000d0e:	f001 fac7 	bl	80022a0 <nRF24_SetTXAddress>
			nRF24_RX_Mode();
 8000d12:	f001 f8db 	bl	8001ecc <nRF24_RX_Mode>
			stoppodst();
 8000d16:	f000 fb17 	bl	8001348 <stoppodst>
			stopczlon5();
 8000d1a:	f000 fc4b 	bl	80015b4 <stopczlon5>
			stopczlon1();
 8000d1e:	f000 fb4f 	bl	80013c0 <stopczlon1>
			stopczlon2();
 8000d22:	f000 fb8d 	bl	8001440 <stopczlon2>
			stopczlon3();
 8000d26:	f000 fbc7 	bl	80014b8 <stopczlon3>
			stopczlon4();
 8000d2a:	f000 fc03 	bl	8001534 <stopczlon4>
			stopjazdaL();
 8000d2e:	f000 fd0d 	bl	800174c <stopjazdaL>
			stopjazdaR();
 8000d32:	f000 fca3 	bl	800167c <stopjazdaR>
			servox0();
 8000d36:	f000 fec3 	bl	8001ac0 <servox0>
			servoy0();
 8000d3a:	f000 fef9 	bl	8001b30 <servoy0>

		}
		if (sum == chsm) {
 8000d3e:	4b78      	ldr	r3, [pc, #480]	; (8000f20 <main+0x59c>)
 8000d40:	781a      	ldrb	r2, [r3, #0]
 8000d42:	4b78      	ldr	r3, [pc, #480]	; (8000f24 <main+0x5a0>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	429a      	cmp	r2, r3
 8000d48:	f47f ae94 	bne.w	8000a74 <main+0xf0>
			if (offcon) {
 8000d4c:	4b76      	ldr	r3, [pc, #472]	; (8000f28 <main+0x5a4>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d023      	beq.n	8000d9c <main+0x418>
				HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,
 8000d54:	2200      	movs	r2, #0
 8000d56:	2102      	movs	r1, #2
 8000d58:	4874      	ldr	r0, [pc, #464]	; (8000f2c <main+0x5a8>)
 8000d5a:	f002 fb1f 	bl	800339c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin,
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2108      	movs	r1, #8
 8000d62:	4872      	ldr	r0, [pc, #456]	; (8000f2c <main+0x5a8>)
 8000d64:	f002 fb1a 	bl	800339c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	486f      	ldr	r0, [pc, #444]	; (8000f2c <main+0x5a8>)
 8000d6e:	f002 fb15 	bl	800339c <HAL_GPIO_WritePin>
				stoppodst();
 8000d72:	f000 fae9 	bl	8001348 <stoppodst>
				stopczlon5();
 8000d76:	f000 fc1d 	bl	80015b4 <stopczlon5>
				stopczlon1();
 8000d7a:	f000 fb21 	bl	80013c0 <stopczlon1>
				stopczlon2();
 8000d7e:	f000 fb5f 	bl	8001440 <stopczlon2>
				stopczlon3();
 8000d82:	f000 fb99 	bl	80014b8 <stopczlon3>
				stopczlon4();
 8000d86:	f000 fbd5 	bl	8001534 <stopczlon4>
				stopjazdaR();
 8000d8a:	f000 fc77 	bl	800167c <stopjazdaR>
				stopjazdaL();
 8000d8e:	f000 fcdd 	bl	800174c <stopjazdaL>
				servox0();
 8000d92:	f000 fe95 	bl	8001ac0 <servox0>
				servoy0();
 8000d96:	f000 fecb 	bl	8001b30 <servoy0>
 8000d9a:	e66b      	b.n	8000a74 <main+0xf0>

			}
			else if (autonomy) {
 8000d9c:	4b64      	ldr	r3, [pc, #400]	; (8000f30 <main+0x5ac>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	f000 81b1 	beq.w	8001108 <main+0x784>
				HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,
 8000da6:	2200      	movs	r2, #0
 8000da8:	2101      	movs	r1, #1
 8000daa:	4860      	ldr	r0, [pc, #384]	; (8000f2c <main+0x5a8>)
 8000dac:	f002 faf6 	bl	800339c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,
 8000db0:	2200      	movs	r2, #0
 8000db2:	2102      	movs	r1, #2
 8000db4:	485d      	ldr	r0, [pc, #372]	; (8000f2c <main+0x5a8>)
 8000db6:	f002 faf1 	bl	800339c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				//HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_SET);

				HAL_UART_Transmit(&huart2, autoY, 3, 100);
 8000dba:	2364      	movs	r3, #100	; 0x64
 8000dbc:	2203      	movs	r2, #3
 8000dbe:	495d      	ldr	r1, [pc, #372]	; (8000f34 <main+0x5b0>)
 8000dc0:	485d      	ldr	r0, [pc, #372]	; (8000f38 <main+0x5b4>)
 8000dc2:	f004 fc4d 	bl	8005660 <HAL_UART_Transmit>

				if (HAL_UART_Receive(&huart2, start, 1, 100) != 3
 8000dc6:	2364      	movs	r3, #100	; 0x64
 8000dc8:	2201      	movs	r2, #1
 8000dca:	495c      	ldr	r1, [pc, #368]	; (8000f3c <main+0x5b8>)
 8000dcc:	485a      	ldr	r0, [pc, #360]	; (8000f38 <main+0x5b4>)
 8000dce:	f004 fcca 	bl	8005766 <HAL_UART_Receive>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b03      	cmp	r3, #3
 8000dd6:	f43f ae4d 	beq.w	8000a74 <main+0xf0>
						&& start[0] == 58) {
 8000dda:	4b58      	ldr	r3, [pc, #352]	; (8000f3c <main+0x5b8>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b3a      	cmp	r3, #58	; 0x3a
 8000de0:	f47f ae48 	bne.w	8000a74 <main+0xf0>

					HAL_UART_Receive(&huart2, jetsondata, 3, 100);
 8000de4:	2364      	movs	r3, #100	; 0x64
 8000de6:	2203      	movs	r2, #3
 8000de8:	4955      	ldr	r1, [pc, #340]	; (8000f40 <main+0x5bc>)
 8000dea:	4853      	ldr	r0, [pc, #332]	; (8000f38 <main+0x5b4>)
 8000dec:	f004 fcbb 	bl	8005766 <HAL_UART_Receive>

					if (jetsondata[2]
 8000df0:	4b53      	ldr	r3, [pc, #332]	; (8000f40 <main+0x5bc>)
 8000df2:	789b      	ldrb	r3, [r3, #2]
 8000df4:	4619      	mov	r1, r3
							== ((jetsondata[1] + jetsondata[0] + start[0])
 8000df6:	4b52      	ldr	r3, [pc, #328]	; (8000f40 <main+0x5bc>)
 8000df8:	785b      	ldrb	r3, [r3, #1]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	4b50      	ldr	r3, [pc, #320]	; (8000f40 <main+0x5bc>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	4413      	add	r3, r2
 8000e02:	4a4e      	ldr	r2, [pc, #312]	; (8000f3c <main+0x5b8>)
 8000e04:	7812      	ldrb	r2, [r2, #0]
 8000e06:	4413      	add	r3, r2
									& 0xFF)) {
 8000e08:	b2db      	uxtb	r3, r3
					if (jetsondata[2]
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f040 816b 	bne.w	80010e6 <main+0x762>
						pwm1 = map(jetsondata[0], 32, 127, 0, 1000);
 8000e10:	4b4b      	ldr	r3, [pc, #300]	; (8000f40 <main+0x5bc>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	b298      	uxth	r0, r3
 8000e16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e1a:	9300      	str	r3, [sp, #0]
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	227f      	movs	r2, #127	; 0x7f
 8000e20:	2120      	movs	r1, #32
 8000e22:	f000 f9f9 	bl	8001218 <map>
 8000e26:	4603      	mov	r3, r0
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fa5d 	bl	80002e8 <__aeabi_ui2f>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	4a44      	ldr	r2, [pc, #272]	; (8000f44 <main+0x5c0>)
 8000e32:	6013      	str	r3, [r2, #0]
						pwm1 = (pwm1 - 500) * 2;
 8000e34:	4b43      	ldr	r3, [pc, #268]	; (8000f44 <main+0x5c0>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4943      	ldr	r1, [pc, #268]	; (8000f48 <main+0x5c4>)
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff f9a2 	bl	8000184 <__aeabi_fsub>
 8000e40:	4603      	mov	r3, r0
 8000e42:	4619      	mov	r1, r3
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff f99f 	bl	8000188 <__addsf3>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b3d      	ldr	r3, [pc, #244]	; (8000f44 <main+0x5c0>)
 8000e50:	601a      	str	r2, [r3, #0]

						if (pwm1 > -200 && pwm1 < 200) {
 8000e52:	4b3c      	ldr	r3, [pc, #240]	; (8000f44 <main+0x5c0>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	493d      	ldr	r1, [pc, #244]	; (8000f4c <main+0x5c8>)
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f7ff fb09 	bl	8000470 <__aeabi_fcmpgt>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d00d      	beq.n	8000e80 <main+0x4fc>
 8000e64:	4b37      	ldr	r3, [pc, #220]	; (8000f44 <main+0x5c0>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4939      	ldr	r1, [pc, #228]	; (8000f50 <main+0x5cc>)
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff fae2 	bl	8000434 <__aeabi_fcmplt>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d004      	beq.n	8000e80 <main+0x4fc>
							PWMval(6, 0);
 8000e76:	2100      	movs	r1, #0
 8000e78:	2006      	movs	r0, #6
 8000e7a:	f000 f9f3 	bl	8001264 <PWMval>
 8000e7e:	e02e      	b.n	8000ede <main+0x55a>
						}

						else if (pwm1 > pwmRight) {
 8000e80:	4b30      	ldr	r3, [pc, #192]	; (8000f44 <main+0x5c0>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a33      	ldr	r2, [pc, #204]	; (8000f54 <main+0x5d0>)
 8000e86:	6812      	ldr	r2, [r2, #0]
 8000e88:	4611      	mov	r1, r2
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff faf0 	bl	8000470 <__aeabi_fcmpgt>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d00c      	beq.n	8000eb0 <main+0x52c>
							pwmRight = pwmRight + step;
 8000e96:	4b2f      	ldr	r3, [pc, #188]	; (8000f54 <main+0x5d0>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a2f      	ldr	r2, [pc, #188]	; (8000f58 <main+0x5d4>)
 8000e9c:	6812      	ldr	r2, [r2, #0]
 8000e9e:	4611      	mov	r1, r2
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff f971 	bl	8000188 <__addsf3>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	4b2a      	ldr	r3, [pc, #168]	; (8000f54 <main+0x5d0>)
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	e016      	b.n	8000ede <main+0x55a>
						}
						else if (pwm1 < pwmRight) {
 8000eb0:	4b24      	ldr	r3, [pc, #144]	; (8000f44 <main+0x5c0>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a27      	ldr	r2, [pc, #156]	; (8000f54 <main+0x5d0>)
 8000eb6:	6812      	ldr	r2, [r2, #0]
 8000eb8:	4611      	mov	r1, r2
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff faba 	bl	8000434 <__aeabi_fcmplt>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d00b      	beq.n	8000ede <main+0x55a>
							pwmRight = pwmRight - step;
 8000ec6:	4b23      	ldr	r3, [pc, #140]	; (8000f54 <main+0x5d0>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a23      	ldr	r2, [pc, #140]	; (8000f58 <main+0x5d4>)
 8000ecc:	6812      	ldr	r2, [r2, #0]
 8000ece:	4611      	mov	r1, r2
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff f957 	bl	8000184 <__aeabi_fsub>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4b1e      	ldr	r3, [pc, #120]	; (8000f54 <main+0x5d0>)
 8000edc:	601a      	str	r2, [r3, #0]
						}
						if (pwmRight > 0) {
 8000ede:	4b1d      	ldr	r3, [pc, #116]	; (8000f54 <main+0x5d0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f04f 0100 	mov.w	r1, #0
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff fac2 	bl	8000470 <__aeabi_fcmpgt>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d034      	beq.n	8000f5c <main+0x5d8>
							RmotorF();
 8000ef2:	f000 fb9b 	bl	800162c <RmotorF>
							PWMval(6, (int) pwmRight);
 8000ef6:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <main+0x5d0>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff fac2 	bl	8000484 <__aeabi_f2iz>
 8000f00:	4603      	mov	r3, r0
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	4619      	mov	r1, r3
 8000f06:	2006      	movs	r0, #6
 8000f08:	f000 f9ac 	bl	8001264 <PWMval>
 8000f0c:	e03f      	b.n	8000f8e <main+0x60a>
 8000f0e:	bf00      	nop
 8000f10:	2000007c 	.word	0x2000007c
 8000f14:	2000008c 	.word	0x2000008c
 8000f18:	08005ba0 	.word	0x08005ba0
 8000f1c:	08005ba4 	.word	0x08005ba4
 8000f20:	20000055 	.word	0x20000055
 8000f24:	2000005e 	.word	0x2000005e
 8000f28:	20000053 	.word	0x20000053
 8000f2c:	40020800 	.word	0x40020800
 8000f30:	20000054 	.word	0x20000054
 8000f34:	20000000 	.word	0x20000000
 8000f38:	200001e4 	.word	0x200001e4
 8000f3c:	20000044 	.word	0x20000044
 8000f40:	20000040 	.word	0x20000040
 8000f44:	20000060 	.word	0x20000060
 8000f48:	43fa0000 	.word	0x43fa0000
 8000f4c:	c3480000 	.word	0xc3480000
 8000f50:	43480000 	.word	0x43480000
 8000f54:	20000068 	.word	0x20000068
 8000f58:	20000008 	.word	0x20000008
						}
						else if (pwmRight < 0) {
 8000f5c:	4b7c      	ldr	r3, [pc, #496]	; (8001150 <main+0x7cc>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f04f 0100 	mov.w	r1, #0
 8000f64:	4618      	mov	r0, r3
 8000f66:	f7ff fa65 	bl	8000434 <__aeabi_fcmplt>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d00e      	beq.n	8000f8e <main+0x60a>
							RmotorB();
 8000f70:	f000 fb70 	bl	8001654 <RmotorB>
							PWMval(6, ((int) pwmRight) * -1);
 8000f74:	4b76      	ldr	r3, [pc, #472]	; (8001150 <main+0x7cc>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff fa83 	bl	8000484 <__aeabi_f2iz>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	425b      	negs	r3, r3
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	4619      	mov	r1, r3
 8000f88:	2006      	movs	r0, #6
 8000f8a:	f000 f96b 	bl	8001264 <PWMval>
						}

						pwm2 = map(jetsondata[1], 32, 127, 0, 1000);
 8000f8e:	4b71      	ldr	r3, [pc, #452]	; (8001154 <main+0x7d0>)
 8000f90:	785b      	ldrb	r3, [r3, #1]
 8000f92:	b298      	uxth	r0, r3
 8000f94:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	227f      	movs	r2, #127	; 0x7f
 8000f9e:	2120      	movs	r1, #32
 8000fa0:	f000 f93a 	bl	8001218 <map>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f7ff f99e 	bl	80002e8 <__aeabi_ui2f>
 8000fac:	4603      	mov	r3, r0
 8000fae:	4a6a      	ldr	r2, [pc, #424]	; (8001158 <main+0x7d4>)
 8000fb0:	6013      	str	r3, [r2, #0]
						pwm2 = (pwm2 - 500) * 2;
 8000fb2:	4b69      	ldr	r3, [pc, #420]	; (8001158 <main+0x7d4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4969      	ldr	r1, [pc, #420]	; (800115c <main+0x7d8>)
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff f8e3 	bl	8000184 <__aeabi_fsub>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff f8e0 	bl	8000188 <__addsf3>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	4b62      	ldr	r3, [pc, #392]	; (8001158 <main+0x7d4>)
 8000fce:	601a      	str	r2, [r3, #0]
						if (pwm1 > -200 && pwm1 < 200) {
 8000fd0:	4b63      	ldr	r3, [pc, #396]	; (8001160 <main+0x7dc>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4963      	ldr	r1, [pc, #396]	; (8001164 <main+0x7e0>)
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff fa4a 	bl	8000470 <__aeabi_fcmpgt>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d00d      	beq.n	8000ffe <main+0x67a>
 8000fe2:	4b5f      	ldr	r3, [pc, #380]	; (8001160 <main+0x7dc>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4960      	ldr	r1, [pc, #384]	; (8001168 <main+0x7e4>)
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff fa23 	bl	8000434 <__aeabi_fcmplt>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d004      	beq.n	8000ffe <main+0x67a>
							PWMval(7, 0);
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2007      	movs	r0, #7
 8000ff8:	f000 f934 	bl	8001264 <PWMval>
 8000ffc:	e02e      	b.n	800105c <main+0x6d8>
						}
						else if (pwm2 > pwmLeft) {
 8000ffe:	4b56      	ldr	r3, [pc, #344]	; (8001158 <main+0x7d4>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a5a      	ldr	r2, [pc, #360]	; (800116c <main+0x7e8>)
 8001004:	6812      	ldr	r2, [r2, #0]
 8001006:	4611      	mov	r1, r2
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fa31 	bl	8000470 <__aeabi_fcmpgt>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d00c      	beq.n	800102e <main+0x6aa>
							pwmLeft = pwmLeft + step;
 8001014:	4b55      	ldr	r3, [pc, #340]	; (800116c <main+0x7e8>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a55      	ldr	r2, [pc, #340]	; (8001170 <main+0x7ec>)
 800101a:	6812      	ldr	r2, [r2, #0]
 800101c:	4611      	mov	r1, r2
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff f8b2 	bl	8000188 <__addsf3>
 8001024:	4603      	mov	r3, r0
 8001026:	461a      	mov	r2, r3
 8001028:	4b50      	ldr	r3, [pc, #320]	; (800116c <main+0x7e8>)
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	e016      	b.n	800105c <main+0x6d8>
						}
						else if (pwm2 < pwmLeft) {
 800102e:	4b4a      	ldr	r3, [pc, #296]	; (8001158 <main+0x7d4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a4e      	ldr	r2, [pc, #312]	; (800116c <main+0x7e8>)
 8001034:	6812      	ldr	r2, [r2, #0]
 8001036:	4611      	mov	r1, r2
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff f9fb 	bl	8000434 <__aeabi_fcmplt>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d00b      	beq.n	800105c <main+0x6d8>
							pwmLeft = pwmLeft - step;
 8001044:	4b49      	ldr	r3, [pc, #292]	; (800116c <main+0x7e8>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a49      	ldr	r2, [pc, #292]	; (8001170 <main+0x7ec>)
 800104a:	6812      	ldr	r2, [r2, #0]
 800104c:	4611      	mov	r1, r2
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff f898 	bl	8000184 <__aeabi_fsub>
 8001054:	4603      	mov	r3, r0
 8001056:	461a      	mov	r2, r3
 8001058:	4b44      	ldr	r3, [pc, #272]	; (800116c <main+0x7e8>)
 800105a:	601a      	str	r2, [r3, #0]
						}
						if (pwmLeft > 0) {
 800105c:	4b43      	ldr	r3, [pc, #268]	; (800116c <main+0x7e8>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f04f 0100 	mov.w	r1, #0
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fa03 	bl	8000470 <__aeabi_fcmpgt>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00d      	beq.n	800108c <main+0x708>
							LmotorF();
 8001070:	f000 fab8 	bl	80015e4 <LmotorF>
							PWMval(7, (int) pwmLeft);
 8001074:	4b3d      	ldr	r3, [pc, #244]	; (800116c <main+0x7e8>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fa03 	bl	8000484 <__aeabi_f2iz>
 800107e:	4603      	mov	r3, r0
 8001080:	b29b      	uxth	r3, r3
 8001082:	4619      	mov	r1, r3
 8001084:	2007      	movs	r0, #7
 8001086:	f000 f8ed 	bl	8001264 <PWMval>
 800108a:	e018      	b.n	80010be <main+0x73a>
						}
						else if (pwmLeft < 0) {
 800108c:	4b37      	ldr	r3, [pc, #220]	; (800116c <main+0x7e8>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f04f 0100 	mov.w	r1, #0
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff f9cd 	bl	8000434 <__aeabi_fcmplt>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d00e      	beq.n	80010be <main+0x73a>
							LmotorB();
 80010a0:	f000 fab2 	bl	8001608 <LmotorB>
							PWMval(7, ((int) pwmLeft) * -1);
 80010a4:	4b31      	ldr	r3, [pc, #196]	; (800116c <main+0x7e8>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff f9eb 	bl	8000484 <__aeabi_f2iz>
 80010ae:	4603      	mov	r3, r0
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	425b      	negs	r3, r3
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	4619      	mov	r1, r3
 80010b8:	2007      	movs	r0, #7
 80010ba:	f000 f8d3 	bl	8001264 <PWMval>
						}

						if (HAL_GetTick() - timeauto > 1000) {
 80010be:	f001 fecd 	bl	8002e5c <HAL_GetTick>
 80010c2:	4602      	mov	r2, r0
 80010c4:	4b2b      	ldr	r3, [pc, #172]	; (8001174 <main+0x7f0>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010ce:	f67f acd1 	bls.w	8000a74 <main+0xf0>
							HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port,
 80010d2:	2108      	movs	r1, #8
 80010d4:	4828      	ldr	r0, [pc, #160]	; (8001178 <main+0x7f4>)
 80010d6:	f002 f979 	bl	80033cc <HAL_GPIO_TogglePin>
									LED_YELLOW_Pin);
							timeauto = HAL_GetTick();
 80010da:	f001 febf 	bl	8002e5c <HAL_GetTick>
 80010de:	4603      	mov	r3, r0
 80010e0:	4a24      	ldr	r2, [pc, #144]	; (8001174 <main+0x7f0>)
 80010e2:	6013      	str	r3, [r2, #0]
 80010e4:	e4c6      	b.n	8000a74 <main+0xf0>
						}

					}
					else {
						stoppodst();
 80010e6:	f000 f92f 	bl	8001348 <stoppodst>
						stopczlon5();
 80010ea:	f000 fa63 	bl	80015b4 <stopczlon5>
						stopczlon1();
 80010ee:	f000 f967 	bl	80013c0 <stopczlon1>
						stopczlon2();
 80010f2:	f000 f9a5 	bl	8001440 <stopczlon2>
						stopczlon3();
 80010f6:	f000 f9df 	bl	80014b8 <stopczlon3>
						stopczlon4();
 80010fa:	f000 fa1b 	bl	8001534 <stopczlon4>
						stopjazdaR();
 80010fe:	f000 fabd 	bl	800167c <stopjazdaR>
						stopjazdaL();
 8001102:	f000 fb23 	bl	800174c <stopjazdaL>
 8001106:	e4b5      	b.n	8000a74 <main+0xf0>
				}

			}
			else {
				// triggergripper();
				HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin,
 8001108:	2200      	movs	r2, #0
 800110a:	2108      	movs	r1, #8
 800110c:	481a      	ldr	r0, [pc, #104]	; (8001178 <main+0x7f4>)
 800110e:	f002 f945 	bl	800339c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin,
 8001112:	2200      	movs	r2, #0
 8001114:	2101      	movs	r1, #1
 8001116:	4818      	ldr	r0, [pc, #96]	; (8001178 <main+0x7f4>)
 8001118:	f002 f940 	bl	800339c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,
 800111c:	2201      	movs	r2, #1
 800111e:	2102      	movs	r1, #2
 8001120:	4815      	ldr	r0, [pc, #84]	; (8001178 <main+0x7f4>)
 8001122:	f002 f93b 	bl	800339c <HAL_GPIO_WritePin>
						GPIO_PIN_SET);

				rightside();
 8001126:	f000 fb79 	bl	800181c <rightside>
				leftside();
 800112a:	f000 fc05 	bl	8001938 <leftside>
				motor5control();
 800112e:	f000 fdb7 	bl	8001ca0 <motor5control>
				motor4control();
 8001132:	f000 fd93 	bl	8001c5c <motor4control>
				motor3control();
 8001136:	f000 fd6f 	bl	8001c18 <motor3control>
				motor2control();
 800113a:	f000 fd4b 	bl	8001bd4 <motor2control>
				motor1control();
 800113e:	f000 fd27 	bl	8001b90 <motor1control>
				motor0control();
 8001142:	f000 fd03 	bl	8001b4c <motor0control>
				servox();
 8001146:	f000 fc85 	bl	8001a54 <servox>
				servoy();
 800114a:	f000 fcc7 	bl	8001adc <servoy>
		if (nRF24_RXAvailible()) {
 800114e:	e491      	b.n	8000a74 <main+0xf0>
 8001150:	20000068 	.word	0x20000068
 8001154:	20000040 	.word	0x20000040
 8001158:	20000064 	.word	0x20000064
 800115c:	43fa0000 	.word	0x43fa0000
 8001160:	20000060 	.word	0x20000060
 8001164:	c3480000 	.word	0xc3480000
 8001168:	43480000 	.word	0x43480000
 800116c:	2000006c 	.word	0x2000006c
 8001170:	20000008 	.word	0x20000008
 8001174:	20000080 	.word	0x20000080
 8001178:	40020800 	.word	0x40020800

0800117c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b092      	sub	sp, #72	; 0x48
 8001180:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	2234      	movs	r2, #52	; 0x34
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f004 fcf4 	bl	8005b78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001190:	463b      	mov	r3, r7
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800119e:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <SystemClock_Config+0x98>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80011a6:	4a1b      	ldr	r2, [pc, #108]	; (8001214 <SystemClock_Config+0x98>)
 80011a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011ac:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011ae:	2302      	movs	r3, #2
 80011b0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b2:	2301      	movs	r3, #1
 80011b4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011b6:	2310      	movs	r3, #16
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ba:	2302      	movs	r3, #2
 80011bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011be:	2300      	movs	r3, #0
 80011c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80011c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80011c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 80011c8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80011cc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	4618      	mov	r0, r3
 80011d4:	f002 f914 	bl	8003400 <HAL_RCC_OscConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011de:	f000 fd81 	bl	8001ce4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e2:	230f      	movs	r3, #15
 80011e4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e6:	2303      	movs	r3, #3
 80011e8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011f6:	463b      	mov	r3, r7
 80011f8:	2101      	movs	r1, #1
 80011fa:	4618      	mov	r0, r3
 80011fc:	f002 fc30 	bl	8003a60 <HAL_RCC_ClockConfig>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001206:	f000 fd6d 	bl	8001ce4 <Error_Handler>
  }
}
 800120a:	bf00      	nop
 800120c:	3748      	adds	r7, #72	; 0x48
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40007000 	.word	0x40007000

08001218 <map>:

/* USER CODE BEGIN 4 */

uint16_t map(uint16_t input_value, uint16_t minRange, uint16_t maxRange,
		uint16_t New_minRange, uint16_t New_maxRange) {
 8001218:	b490      	push	{r4, r7}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	4604      	mov	r4, r0
 8001220:	4608      	mov	r0, r1
 8001222:	4611      	mov	r1, r2
 8001224:	461a      	mov	r2, r3
 8001226:	4623      	mov	r3, r4
 8001228:	80fb      	strh	r3, [r7, #6]
 800122a:	4603      	mov	r3, r0
 800122c:	80bb      	strh	r3, [r7, #4]
 800122e:	460b      	mov	r3, r1
 8001230:	807b      	strh	r3, [r7, #2]
 8001232:	4613      	mov	r3, r2
 8001234:	803b      	strh	r3, [r7, #0]
	return (((input_value - minRange) * (New_maxRange - New_minRange))
 8001236:	88fa      	ldrh	r2, [r7, #6]
 8001238:	88bb      	ldrh	r3, [r7, #4]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	8a39      	ldrh	r1, [r7, #16]
 800123e:	883a      	ldrh	r2, [r7, #0]
 8001240:	1a8a      	subs	r2, r1, r2
 8001242:	fb03 f202 	mul.w	r2, r3, r2
			/ (maxRange - minRange) + New_minRange);
 8001246:	8879      	ldrh	r1, [r7, #2]
 8001248:	88bb      	ldrh	r3, [r7, #4]
 800124a:	1acb      	subs	r3, r1, r3
 800124c:	fb92 f3f3 	sdiv	r3, r2, r3
 8001250:	b29a      	uxth	r2, r3
 8001252:	883b      	ldrh	r3, [r7, #0]
 8001254:	4413      	add	r3, r2
 8001256:	b29b      	uxth	r3, r3
}
 8001258:	4618      	mov	r0, r3
 800125a:	3708      	adds	r7, #8
 800125c:	46bd      	mov	sp, r7
 800125e:	bc90      	pop	{r4, r7}
 8001260:	4770      	bx	lr
	...

08001264 <PWMval>:
void PWMval(uint8_t ch, uint16_t val) {
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	460a      	mov	r2, r1
 800126e:	71fb      	strb	r3, [r7, #7]
 8001270:	4613      	mov	r3, r2
 8001272:	80bb      	strh	r3, [r7, #4]
	switch (ch) {
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	2b07      	cmp	r3, #7
 8001278:	d83a      	bhi.n	80012f0 <PWMval+0x8c>
 800127a:	a201      	add	r2, pc, #4	; (adr r2, 8001280 <PWMval+0x1c>)
 800127c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001280:	080012a1 	.word	0x080012a1
 8001284:	080012ab 	.word	0x080012ab
 8001288:	080012b5 	.word	0x080012b5
 800128c:	080012bf 	.word	0x080012bf
 8001290:	080012c9 	.word	0x080012c9
 8001294:	080012d3 	.word	0x080012d3
 8001298:	080012dd 	.word	0x080012dd
 800129c:	080012e7 	.word	0x080012e7
	case 0:
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, val);
 80012a0:	4b16      	ldr	r3, [pc, #88]	; (80012fc <PWMval+0x98>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	88ba      	ldrh	r2, [r7, #4]
 80012a6:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80012a8:	e022      	b.n	80012f0 <PWMval+0x8c>
	case 1:
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, val);
 80012aa:	4b14      	ldr	r3, [pc, #80]	; (80012fc <PWMval+0x98>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	88ba      	ldrh	r2, [r7, #4]
 80012b0:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80012b2:	e01d      	b.n	80012f0 <PWMval+0x8c>
	case 2:
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, val);
 80012b4:	4b11      	ldr	r3, [pc, #68]	; (80012fc <PWMval+0x98>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	88ba      	ldrh	r2, [r7, #4]
 80012ba:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 80012bc:	e018      	b.n	80012f0 <PWMval+0x8c>
	case 3:
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, val);
 80012be:	4b0f      	ldr	r3, [pc, #60]	; (80012fc <PWMval+0x98>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	88ba      	ldrh	r2, [r7, #4]
 80012c4:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 80012c6:	e013      	b.n	80012f0 <PWMval+0x8c>
	case 4:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, val);
 80012c8:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <PWMval+0x9c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	88ba      	ldrh	r2, [r7, #4]
 80012ce:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80012d0:	e00e      	b.n	80012f0 <PWMval+0x8c>
	case 5:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, val);
 80012d2:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <PWMval+0x9c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	88ba      	ldrh	r2, [r7, #4]
 80012d8:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80012da:	e009      	b.n	80012f0 <PWMval+0x8c>
	case 6:
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, val);
 80012dc:	4b08      	ldr	r3, [pc, #32]	; (8001300 <PWMval+0x9c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	88ba      	ldrh	r2, [r7, #4]
 80012e2:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 80012e4:	e004      	b.n	80012f0 <PWMval+0x8c>
	case 7:
		__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_2, val);
 80012e6:	4b07      	ldr	r3, [pc, #28]	; (8001304 <PWMval+0xa0>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	88ba      	ldrh	r2, [r7, #4]
 80012ec:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80012ee:	bf00      	nop
	}
}
 80012f0:	bf00      	nop
 80012f2:	370c      	adds	r7, #12
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000164 	.word	0x20000164
 8001300:	20000124 	.word	0x20000124
 8001304:	200001a4 	.word	0x200001a4

08001308 <podstR>:
void podstR() {
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Podstawa_D1_GPIO_Port, Podstawa_D1_Pin, GPIO_PIN_RESET);
 800130c:	2200      	movs	r2, #0
 800130e:	2120      	movs	r1, #32
 8001310:	4804      	ldr	r0, [pc, #16]	; (8001324 <podstR+0x1c>)
 8001312:	f002 f843 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Podstawa_D2_GPIO_Port, Podstawa_D2_Pin, GPIO_PIN_SET);
 8001316:	2201      	movs	r2, #1
 8001318:	2110      	movs	r1, #16
 800131a:	4802      	ldr	r0, [pc, #8]	; (8001324 <podstR+0x1c>)
 800131c:	f002 f83e 	bl	800339c <HAL_GPIO_WritePin>

}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40020400 	.word	0x40020400

08001328 <podstL>:
void podstL() {
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Podstawa_D2_GPIO_Port, Podstawa_D2_Pin, GPIO_PIN_RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	2110      	movs	r1, #16
 8001330:	4804      	ldr	r0, [pc, #16]	; (8001344 <podstL+0x1c>)
 8001332:	f002 f833 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Podstawa_D1_GPIO_Port, Podstawa_D1_Pin, GPIO_PIN_SET);
 8001336:	2201      	movs	r2, #1
 8001338:	2120      	movs	r1, #32
 800133a:	4802      	ldr	r0, [pc, #8]	; (8001344 <podstL+0x1c>)
 800133c:	f002 f82e 	bl	800339c <HAL_GPIO_WritePin>
}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40020400 	.word	0x40020400

08001348 <stoppodst>:

void stoppodst() {
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Podstawa_D1_GPIO_Port, Podstawa_D1_Pin, GPIO_PIN_RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	2120      	movs	r1, #32
 8001350:	4806      	ldr	r0, [pc, #24]	; (800136c <stoppodst+0x24>)
 8001352:	f002 f823 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Podstawa_D2_GPIO_Port, Podstawa_D2_Pin, GPIO_PIN_RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	2110      	movs	r1, #16
 800135a:	4804      	ldr	r0, [pc, #16]	; (800136c <stoppodst+0x24>)
 800135c:	f002 f81e 	bl	800339c <HAL_GPIO_WritePin>
	PWMval(0, 0);
 8001360:	2100      	movs	r1, #0
 8001362:	2000      	movs	r0, #0
 8001364:	f7ff ff7e 	bl	8001264 <PWMval>
}
 8001368:	bf00      	nop
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40020400 	.word	0x40020400

08001370 <czlon1R>:

void czlon1R() {
 8001370:	b580      	push	{r7, lr}
 8001372:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon1_D1_GPIO_Port, Czlon1_D1_Pin, GPIO_PIN_RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800137a:	4805      	ldr	r0, [pc, #20]	; (8001390 <czlon1R+0x20>)
 800137c:	f002 f80e 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon1_D2_GPIO_Port, Czlon1_D2_Pin, GPIO_PIN_SET);
 8001380:	2201      	movs	r2, #1
 8001382:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001386:	4803      	ldr	r0, [pc, #12]	; (8001394 <czlon1R+0x24>)
 8001388:	f002 f808 	bl	800339c <HAL_GPIO_WritePin>
}
 800138c:	bf00      	nop
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40020400 	.word	0x40020400
 8001394:	40020000 	.word	0x40020000

08001398 <czlon1L>:
void czlon1L() {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon1_D1_GPIO_Port, Czlon1_D1_Pin, GPIO_PIN_SET);
 800139c:	2201      	movs	r2, #1
 800139e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a2:	4805      	ldr	r0, [pc, #20]	; (80013b8 <czlon1L+0x20>)
 80013a4:	f001 fffa 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon1_D2_GPIO_Port, Czlon1_D2_Pin, GPIO_PIN_RESET);
 80013a8:	2200      	movs	r2, #0
 80013aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013ae:	4803      	ldr	r0, [pc, #12]	; (80013bc <czlon1L+0x24>)
 80013b0:	f001 fff4 	bl	800339c <HAL_GPIO_WritePin>
}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40020400 	.word	0x40020400
 80013bc:	40020000 	.word	0x40020000

080013c0 <stopczlon1>:
void stopczlon1() {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon1_D1_GPIO_Port, Czlon1_D1_Pin, GPIO_PIN_RESET);
 80013c4:	2200      	movs	r2, #0
 80013c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013ca:	4807      	ldr	r0, [pc, #28]	; (80013e8 <stopczlon1+0x28>)
 80013cc:	f001 ffe6 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon1_D2_GPIO_Port, Czlon1_D2_Pin, GPIO_PIN_RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <stopczlon1+0x2c>)
 80013d8:	f001 ffe0 	bl	800339c <HAL_GPIO_WritePin>
	PWMval(1, 0);
 80013dc:	2100      	movs	r1, #0
 80013de:	2001      	movs	r0, #1
 80013e0:	f7ff ff40 	bl	8001264 <PWMval>
}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40020400 	.word	0x40020400
 80013ec:	40020000 	.word	0x40020000

080013f0 <czlon2R>:

void czlon2R() {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon2_D1_GPIO_Port, Czlon2_D1_Pin, GPIO_PIN_RESET);
 80013f4:	2200      	movs	r2, #0
 80013f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013fa:	4805      	ldr	r0, [pc, #20]	; (8001410 <czlon2R+0x20>)
 80013fc:	f001 ffce 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon2_D2_GPIO_Port, Czlon2_D2_Pin, GPIO_PIN_SET);
 8001400:	2201      	movs	r2, #1
 8001402:	2180      	movs	r1, #128	; 0x80
 8001404:	4803      	ldr	r0, [pc, #12]	; (8001414 <czlon2R+0x24>)
 8001406:	f001 ffc9 	bl	800339c <HAL_GPIO_WritePin>
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40020000 	.word	0x40020000
 8001414:	40020800 	.word	0x40020800

08001418 <czlon2L>:
void czlon2L() {
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon2_D1_GPIO_Port, Czlon2_D1_Pin, GPIO_PIN_SET);
 800141c:	2201      	movs	r2, #1
 800141e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001422:	4805      	ldr	r0, [pc, #20]	; (8001438 <czlon2L+0x20>)
 8001424:	f001 ffba 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon2_D2_GPIO_Port, Czlon2_D2_Pin, GPIO_PIN_RESET);
 8001428:	2200      	movs	r2, #0
 800142a:	2180      	movs	r1, #128	; 0x80
 800142c:	4803      	ldr	r0, [pc, #12]	; (800143c <czlon2L+0x24>)
 800142e:	f001 ffb5 	bl	800339c <HAL_GPIO_WritePin>
}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40020000 	.word	0x40020000
 800143c:	40020800 	.word	0x40020800

08001440 <stopczlon2>:
void stopczlon2() {
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon2_D1_GPIO_Port, Czlon2_D1_Pin, GPIO_PIN_RESET);
 8001444:	2200      	movs	r2, #0
 8001446:	f44f 7100 	mov.w	r1, #512	; 0x200
 800144a:	4807      	ldr	r0, [pc, #28]	; (8001468 <stopczlon2+0x28>)
 800144c:	f001 ffa6 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon2_D2_GPIO_Port, Czlon2_D2_Pin, GPIO_PIN_RESET);
 8001450:	2200      	movs	r2, #0
 8001452:	2180      	movs	r1, #128	; 0x80
 8001454:	4805      	ldr	r0, [pc, #20]	; (800146c <stopczlon2+0x2c>)
 8001456:	f001 ffa1 	bl	800339c <HAL_GPIO_WritePin>
	PWMval(2, 0);
 800145a:	2100      	movs	r1, #0
 800145c:	2002      	movs	r0, #2
 800145e:	f7ff ff01 	bl	8001264 <PWMval>
}
 8001462:	bf00      	nop
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40020000 	.word	0x40020000
 800146c:	40020800 	.word	0x40020800

08001470 <czlon3R>:

void czlon3R() {
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon3_D1_GPIO_Port, Czlon3_D1_Pin, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	f44f 7180 	mov.w	r1, #256	; 0x100
 800147a:	4805      	ldr	r0, [pc, #20]	; (8001490 <czlon3R+0x20>)
 800147c:	f001 ff8e 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon3_D2_GPIO_Port, Czlon3_D2_Pin, GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	2140      	movs	r1, #64	; 0x40
 8001484:	4802      	ldr	r0, [pc, #8]	; (8001490 <czlon3R+0x20>)
 8001486:	f001 ff89 	bl	800339c <HAL_GPIO_WritePin>
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	40020800 	.word	0x40020800

08001494 <czlon3L>:
void czlon3L() {
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon3_D1_GPIO_Port, Czlon3_D1_Pin, GPIO_PIN_SET);
 8001498:	2201      	movs	r2, #1
 800149a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800149e:	4805      	ldr	r0, [pc, #20]	; (80014b4 <czlon3L+0x20>)
 80014a0:	f001 ff7c 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon3_D2_GPIO_Port, Czlon3_D2_Pin, GPIO_PIN_RESET);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2140      	movs	r1, #64	; 0x40
 80014a8:	4802      	ldr	r0, [pc, #8]	; (80014b4 <czlon3L+0x20>)
 80014aa:	f001 ff77 	bl	800339c <HAL_GPIO_WritePin>
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40020800 	.word	0x40020800

080014b8 <stopczlon3>:
void stopczlon3() {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon3_D1_GPIO_Port, Czlon3_D1_Pin, GPIO_PIN_RESET);
 80014bc:	2200      	movs	r2, #0
 80014be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014c2:	4807      	ldr	r0, [pc, #28]	; (80014e0 <stopczlon3+0x28>)
 80014c4:	f001 ff6a 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon3_D2_GPIO_Port, Czlon3_D2_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2140      	movs	r1, #64	; 0x40
 80014cc:	4804      	ldr	r0, [pc, #16]	; (80014e0 <stopczlon3+0x28>)
 80014ce:	f001 ff65 	bl	800339c <HAL_GPIO_WritePin>
	PWMval(3, 0);
 80014d2:	2100      	movs	r1, #0
 80014d4:	2003      	movs	r0, #3
 80014d6:	f7ff fec5 	bl	8001264 <PWMval>
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40020800 	.word	0x40020800

080014e4 <czlon4R>:

void czlon4R() {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon4_D1_GPIO_Port, Czlon4_D1_Pin, GPIO_PIN_RESET);
 80014e8:	2200      	movs	r2, #0
 80014ea:	2120      	movs	r1, #32
 80014ec:	4805      	ldr	r0, [pc, #20]	; (8001504 <czlon4R+0x20>)
 80014ee:	f001 ff55 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon4_D2_GPIO_Port, Czlon4_D2_Pin, GPIO_PIN_SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014f8:	4803      	ldr	r0, [pc, #12]	; (8001508 <czlon4R+0x24>)
 80014fa:	f001 ff4f 	bl	800339c <HAL_GPIO_WritePin>
}
 80014fe:	bf00      	nop
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40020800 	.word	0x40020800
 8001508:	40020000 	.word	0x40020000

0800150c <czlon4L>:
void czlon4L() {
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon4_D1_GPIO_Port, Czlon4_D1_Pin, GPIO_PIN_SET);
 8001510:	2201      	movs	r2, #1
 8001512:	2120      	movs	r1, #32
 8001514:	4805      	ldr	r0, [pc, #20]	; (800152c <czlon4L+0x20>)
 8001516:	f001 ff41 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon4_D2_GPIO_Port, Czlon4_D2_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001520:	4803      	ldr	r0, [pc, #12]	; (8001530 <czlon4L+0x24>)
 8001522:	f001 ff3b 	bl	800339c <HAL_GPIO_WritePin>
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40020800 	.word	0x40020800
 8001530:	40020000 	.word	0x40020000

08001534 <stopczlon4>:
void stopczlon4() {
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon4_D1_GPIO_Port, Czlon4_D1_Pin, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	2120      	movs	r1, #32
 800153c:	4807      	ldr	r0, [pc, #28]	; (800155c <stopczlon4+0x28>)
 800153e:	f001 ff2d 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon4_D2_GPIO_Port, Czlon4_D2_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001548:	4805      	ldr	r0, [pc, #20]	; (8001560 <stopczlon4+0x2c>)
 800154a:	f001 ff27 	bl	800339c <HAL_GPIO_WritePin>
	PWMval(4, 0);
 800154e:	2100      	movs	r1, #0
 8001550:	2004      	movs	r0, #4
 8001552:	f7ff fe87 	bl	8001264 <PWMval>
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40020800 	.word	0x40020800
 8001560:	40020000 	.word	0x40020000

08001564 <czlon5R>:

void czlon5R() {
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon5_D1_GPIO_Port, Czlon5_D1_Pin, GPIO_PIN_RESET);
 8001568:	2200      	movs	r2, #0
 800156a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800156e:	4805      	ldr	r0, [pc, #20]	; (8001584 <czlon5R+0x20>)
 8001570:	f001 ff14 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon5_D2_GPIO_Port, Czlon5_D2_Pin, GPIO_PIN_SET);
 8001574:	2201      	movs	r2, #1
 8001576:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800157a:	4803      	ldr	r0, [pc, #12]	; (8001588 <czlon5R+0x24>)
 800157c:	f001 ff0e 	bl	800339c <HAL_GPIO_WritePin>
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40020000 	.word	0x40020000
 8001588:	40020400 	.word	0x40020400

0800158c <czlon5L>:
void czlon5L() {
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon5_D1_GPIO_Port, Czlon5_D1_Pin, GPIO_PIN_SET);
 8001590:	2201      	movs	r2, #1
 8001592:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001596:	4805      	ldr	r0, [pc, #20]	; (80015ac <czlon5L+0x20>)
 8001598:	f001 ff00 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon5_D2_GPIO_Port, Czlon5_D2_Pin, GPIO_PIN_RESET);
 800159c:	2200      	movs	r2, #0
 800159e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015a2:	4803      	ldr	r0, [pc, #12]	; (80015b0 <czlon5L+0x24>)
 80015a4:	f001 fefa 	bl	800339c <HAL_GPIO_WritePin>
}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40020000 	.word	0x40020000
 80015b0:	40020400 	.word	0x40020400

080015b4 <stopczlon5>:
void stopczlon5() {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Czlon5_D1_GPIO_Port, Czlon5_D1_Pin, GPIO_PIN_RESET);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015be:	4807      	ldr	r0, [pc, #28]	; (80015dc <stopczlon5+0x28>)
 80015c0:	f001 feec 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Czlon5_D2_GPIO_Port, Czlon5_D2_Pin, GPIO_PIN_RESET);
 80015c4:	2200      	movs	r2, #0
 80015c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ca:	4805      	ldr	r0, [pc, #20]	; (80015e0 <stopczlon5+0x2c>)
 80015cc:	f001 fee6 	bl	800339c <HAL_GPIO_WritePin>
	PWMval(5, 0);
 80015d0:	2100      	movs	r1, #0
 80015d2:	2005      	movs	r0, #5
 80015d4:	f7ff fe46 	bl	8001264 <PWMval>
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40020000 	.word	0x40020000
 80015e0:	40020400 	.word	0x40020400

080015e4 <LmotorF>:

void LmotorF() {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L_D1_GPIO_Port, L_D1_Pin, GPIO_PIN_RESET);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2104      	movs	r1, #4
 80015ec:	4805      	ldr	r0, [pc, #20]	; (8001604 <LmotorF+0x20>)
 80015ee:	f001 fed5 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L_D2_GPIO_Port, L_D2_Pin, GPIO_PIN_SET);
 80015f2:	2201      	movs	r2, #1
 80015f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015f8:	4802      	ldr	r0, [pc, #8]	; (8001604 <LmotorF+0x20>)
 80015fa:	f001 fecf 	bl	800339c <HAL_GPIO_WritePin>
}
 80015fe:	bf00      	nop
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40020800 	.word	0x40020800

08001608 <LmotorB>:
void LmotorB() {
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(L_D2_GPIO_Port, L_D2_Pin, GPIO_PIN_RESET);
 800160c:	2200      	movs	r2, #0
 800160e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001612:	4805      	ldr	r0, [pc, #20]	; (8001628 <LmotorB+0x20>)
 8001614:	f001 fec2 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L_D1_GPIO_Port, L_D1_Pin, GPIO_PIN_SET);
 8001618:	2201      	movs	r2, #1
 800161a:	2104      	movs	r1, #4
 800161c:	4802      	ldr	r0, [pc, #8]	; (8001628 <LmotorB+0x20>)
 800161e:	f001 febd 	bl	800339c <HAL_GPIO_WritePin>
}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40020800 	.word	0x40020800

0800162c <RmotorF>:

void RmotorF() {
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R_D1_GPIO_Port, R_D1_Pin, GPIO_PIN_RESET);
 8001630:	2200      	movs	r2, #0
 8001632:	2104      	movs	r1, #4
 8001634:	4805      	ldr	r0, [pc, #20]	; (800164c <RmotorF+0x20>)
 8001636:	f001 feb1 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_D2_GPIO_Port, R_D2_Pin, GPIO_PIN_SET);
 800163a:	2201      	movs	r2, #1
 800163c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001640:	4803      	ldr	r0, [pc, #12]	; (8001650 <RmotorF+0x24>)
 8001642:	f001 feab 	bl	800339c <HAL_GPIO_WritePin>
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40020c00 	.word	0x40020c00
 8001650:	40020800 	.word	0x40020800

08001654 <RmotorB>:
void RmotorB() {
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(R_D2_GPIO_Port, R_D2_Pin, GPIO_PIN_RESET);
 8001658:	2200      	movs	r2, #0
 800165a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800165e:	4805      	ldr	r0, [pc, #20]	; (8001674 <RmotorB+0x20>)
 8001660:	f001 fe9c 	bl	800339c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_D1_GPIO_Port, R_D1_Pin, GPIO_PIN_SET);
 8001664:	2201      	movs	r2, #1
 8001666:	2104      	movs	r1, #4
 8001668:	4803      	ldr	r0, [pc, #12]	; (8001678 <RmotorB+0x24>)
 800166a:	f001 fe97 	bl	800339c <HAL_GPIO_WritePin>
}
 800166e:	bf00      	nop
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40020800 	.word	0x40020800
 8001678:	40020c00 	.word	0x40020c00

0800167c <stopjazdaR>:

void stopjazdaR() {
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	if (0 > pwmRight) {
 8001680:	4b30      	ldr	r3, [pc, #192]	; (8001744 <stopjazdaR+0xc8>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f04f 0100 	mov.w	r1, #0
 8001688:	4618      	mov	r0, r3
 800168a:	f7fe fed3 	bl	8000434 <__aeabi_fcmplt>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d00c      	beq.n	80016ae <stopjazdaR+0x32>
		pwmRight = pwmRight + step;
 8001694:	4b2b      	ldr	r3, [pc, #172]	; (8001744 <stopjazdaR+0xc8>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a2b      	ldr	r2, [pc, #172]	; (8001748 <stopjazdaR+0xcc>)
 800169a:	6812      	ldr	r2, [r2, #0]
 800169c:	4611      	mov	r1, r2
 800169e:	4618      	mov	r0, r3
 80016a0:	f7fe fd72 	bl	8000188 <__addsf3>
 80016a4:	4603      	mov	r3, r0
 80016a6:	461a      	mov	r2, r3
 80016a8:	4b26      	ldr	r3, [pc, #152]	; (8001744 <stopjazdaR+0xc8>)
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	e015      	b.n	80016da <stopjazdaR+0x5e>
	} else if (0 < pwmRight) {
 80016ae:	4b25      	ldr	r3, [pc, #148]	; (8001744 <stopjazdaR+0xc8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f04f 0100 	mov.w	r1, #0
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7fe feda 	bl	8000470 <__aeabi_fcmpgt>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d00b      	beq.n	80016da <stopjazdaR+0x5e>
		pwmRight = pwmRight - step;
 80016c2:	4b20      	ldr	r3, [pc, #128]	; (8001744 <stopjazdaR+0xc8>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a20      	ldr	r2, [pc, #128]	; (8001748 <stopjazdaR+0xcc>)
 80016c8:	6812      	ldr	r2, [r2, #0]
 80016ca:	4611      	mov	r1, r2
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7fe fd59 	bl	8000184 <__aeabi_fsub>
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <stopjazdaR+0xc8>)
 80016d8:	601a      	str	r2, [r3, #0]
	}
	if (pwmRight > 0) {
 80016da:	4b1a      	ldr	r3, [pc, #104]	; (8001744 <stopjazdaR+0xc8>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f04f 0100 	mov.w	r1, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe fec4 	bl	8000470 <__aeabi_fcmpgt>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d00d      	beq.n	800170a <stopjazdaR+0x8e>
		RmotorF();
 80016ee:	f7ff ff9d 	bl	800162c <RmotorF>
		PWMval(6, (int) pwmRight);
 80016f2:	4b14      	ldr	r3, [pc, #80]	; (8001744 <stopjazdaR+0xc8>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7fe fec4 	bl	8000484 <__aeabi_f2iz>
 80016fc:	4603      	mov	r3, r0
 80016fe:	b29b      	uxth	r3, r3
 8001700:	4619      	mov	r1, r3
 8001702:	2006      	movs	r0, #6
 8001704:	f7ff fdae 	bl	8001264 <PWMval>
	} else if (pwmRight < 0) {
		RmotorB();
		PWMval(6, ((int) pwmRight) * -1);
	}

}
 8001708:	e019      	b.n	800173e <stopjazdaR+0xc2>
	} else if (pwmRight < 0) {
 800170a:	4b0e      	ldr	r3, [pc, #56]	; (8001744 <stopjazdaR+0xc8>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f04f 0100 	mov.w	r1, #0
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe fe8e 	bl	8000434 <__aeabi_fcmplt>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d100      	bne.n	8001720 <stopjazdaR+0xa4>
}
 800171e:	e00e      	b.n	800173e <stopjazdaR+0xc2>
		RmotorB();
 8001720:	f7ff ff98 	bl	8001654 <RmotorB>
		PWMval(6, ((int) pwmRight) * -1);
 8001724:	4b07      	ldr	r3, [pc, #28]	; (8001744 <stopjazdaR+0xc8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe feab 	bl	8000484 <__aeabi_f2iz>
 800172e:	4603      	mov	r3, r0
 8001730:	b29b      	uxth	r3, r3
 8001732:	425b      	negs	r3, r3
 8001734:	b29b      	uxth	r3, r3
 8001736:	4619      	mov	r1, r3
 8001738:	2006      	movs	r0, #6
 800173a:	f7ff fd93 	bl	8001264 <PWMval>
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000068 	.word	0x20000068
 8001748:	20000008 	.word	0x20000008

0800174c <stopjazdaL>:
void stopjazdaL() {
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	if (0 > pwmLeft) {
 8001750:	4b30      	ldr	r3, [pc, #192]	; (8001814 <stopjazdaL+0xc8>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f04f 0100 	mov.w	r1, #0
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fe6b 	bl	8000434 <__aeabi_fcmplt>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00c      	beq.n	800177e <stopjazdaL+0x32>
		pwmLeft = pwmLeft + step;
 8001764:	4b2b      	ldr	r3, [pc, #172]	; (8001814 <stopjazdaL+0xc8>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2b      	ldr	r2, [pc, #172]	; (8001818 <stopjazdaL+0xcc>)
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	4611      	mov	r1, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fd0a 	bl	8000188 <__addsf3>
 8001774:	4603      	mov	r3, r0
 8001776:	461a      	mov	r2, r3
 8001778:	4b26      	ldr	r3, [pc, #152]	; (8001814 <stopjazdaL+0xc8>)
 800177a:	601a      	str	r2, [r3, #0]
 800177c:	e015      	b.n	80017aa <stopjazdaL+0x5e>
	} else if (0 < pwmLeft) {
 800177e:	4b25      	ldr	r3, [pc, #148]	; (8001814 <stopjazdaL+0xc8>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f04f 0100 	mov.w	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f7fe fe72 	bl	8000470 <__aeabi_fcmpgt>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00b      	beq.n	80017aa <stopjazdaL+0x5e>
		pwmLeft = pwmLeft - step;
 8001792:	4b20      	ldr	r3, [pc, #128]	; (8001814 <stopjazdaL+0xc8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a20      	ldr	r2, [pc, #128]	; (8001818 <stopjazdaL+0xcc>)
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	4611      	mov	r1, r2
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fcf1 	bl	8000184 <__aeabi_fsub>
 80017a2:	4603      	mov	r3, r0
 80017a4:	461a      	mov	r2, r3
 80017a6:	4b1b      	ldr	r3, [pc, #108]	; (8001814 <stopjazdaL+0xc8>)
 80017a8:	601a      	str	r2, [r3, #0]
	}
	if (pwmLeft > 0) {
 80017aa:	4b1a      	ldr	r3, [pc, #104]	; (8001814 <stopjazdaL+0xc8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f04f 0100 	mov.w	r1, #0
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7fe fe5c 	bl	8000470 <__aeabi_fcmpgt>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00d      	beq.n	80017da <stopjazdaL+0x8e>
		LmotorF();
 80017be:	f7ff ff11 	bl	80015e4 <LmotorF>
		PWMval(7, (int) pwmLeft);
 80017c2:	4b14      	ldr	r3, [pc, #80]	; (8001814 <stopjazdaL+0xc8>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7fe fe5c 	bl	8000484 <__aeabi_f2iz>
 80017cc:	4603      	mov	r3, r0
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	4619      	mov	r1, r3
 80017d2:	2007      	movs	r0, #7
 80017d4:	f7ff fd46 	bl	8001264 <PWMval>
	} else if (pwmLeft < 0) {
		LmotorB();
		PWMval(7, ((int) pwmLeft) * -1);
	}

}
 80017d8:	e019      	b.n	800180e <stopjazdaL+0xc2>
	} else if (pwmLeft < 0) {
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <stopjazdaL+0xc8>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f04f 0100 	mov.w	r1, #0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fe26 	bl	8000434 <__aeabi_fcmplt>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d100      	bne.n	80017f0 <stopjazdaL+0xa4>
}
 80017ee:	e00e      	b.n	800180e <stopjazdaL+0xc2>
		LmotorB();
 80017f0:	f7ff ff0a 	bl	8001608 <LmotorB>
		PWMval(7, ((int) pwmLeft) * -1);
 80017f4:	4b07      	ldr	r3, [pc, #28]	; (8001814 <stopjazdaL+0xc8>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7fe fe43 	bl	8000484 <__aeabi_f2iz>
 80017fe:	4603      	mov	r3, r0
 8001800:	b29b      	uxth	r3, r3
 8001802:	425b      	negs	r3, r3
 8001804:	b29b      	uxth	r3, r3
 8001806:	4619      	mov	r1, r3
 8001808:	2007      	movs	r0, #7
 800180a:	f7ff fd2b 	bl	8001264 <PWMval>
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	2000006c 	.word	0x2000006c
 8001818:	20000008 	.word	0x20000008

0800181c <rightside>:
void rightside() {
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af02      	add	r7, sp, #8
	pwm1 = map(byte7, 32, 127, 0, 1000);
 8001822:	4b40      	ldr	r3, [pc, #256]	; (8001924 <rightside+0x108>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	b298      	uxth	r0, r3
 8001828:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182c:	9300      	str	r3, [sp, #0]
 800182e:	2300      	movs	r3, #0
 8001830:	227f      	movs	r2, #127	; 0x7f
 8001832:	2120      	movs	r1, #32
 8001834:	f7ff fcf0 	bl	8001218 <map>
 8001838:	4603      	mov	r3, r0
 800183a:	4618      	mov	r0, r3
 800183c:	f7fe fd54 	bl	80002e8 <__aeabi_ui2f>
 8001840:	4603      	mov	r3, r0
 8001842:	4a39      	ldr	r2, [pc, #228]	; (8001928 <rightside+0x10c>)
 8001844:	6013      	str	r3, [r2, #0]
	if (button) {
 8001846:	4b39      	ldr	r3, [pc, #228]	; (800192c <rightside+0x110>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d005      	beq.n	800185a <rightside+0x3e>
		pwm1 = pwm1 * -1;
 800184e:	4b36      	ldr	r3, [pc, #216]	; (8001928 <rightside+0x10c>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001856:	4a34      	ldr	r2, [pc, #208]	; (8001928 <rightside+0x10c>)
 8001858:	6013      	str	r3, [r2, #0]
	}

	if (pwm1 > pwmRight) {
 800185a:	4b33      	ldr	r3, [pc, #204]	; (8001928 <rightside+0x10c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a34      	ldr	r2, [pc, #208]	; (8001930 <rightside+0x114>)
 8001860:	6812      	ldr	r2, [r2, #0]
 8001862:	4611      	mov	r1, r2
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe03 	bl	8000470 <__aeabi_fcmpgt>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d00c      	beq.n	800188a <rightside+0x6e>
		pwmRight = pwmRight + step;
 8001870:	4b2f      	ldr	r3, [pc, #188]	; (8001930 <rightside+0x114>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a2f      	ldr	r2, [pc, #188]	; (8001934 <rightside+0x118>)
 8001876:	6812      	ldr	r2, [r2, #0]
 8001878:	4611      	mov	r1, r2
 800187a:	4618      	mov	r0, r3
 800187c:	f7fe fc84 	bl	8000188 <__addsf3>
 8001880:	4603      	mov	r3, r0
 8001882:	461a      	mov	r2, r3
 8001884:	4b2a      	ldr	r3, [pc, #168]	; (8001930 <rightside+0x114>)
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	e016      	b.n	80018b8 <rightside+0x9c>
	} else if (pwm1 < pwmRight) {
 800188a:	4b27      	ldr	r3, [pc, #156]	; (8001928 <rightside+0x10c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a28      	ldr	r2, [pc, #160]	; (8001930 <rightside+0x114>)
 8001890:	6812      	ldr	r2, [r2, #0]
 8001892:	4611      	mov	r1, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fdcd 	bl	8000434 <__aeabi_fcmplt>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d00b      	beq.n	80018b8 <rightside+0x9c>
		pwmRight = pwmRight - step;
 80018a0:	4b23      	ldr	r3, [pc, #140]	; (8001930 <rightside+0x114>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a23      	ldr	r2, [pc, #140]	; (8001934 <rightside+0x118>)
 80018a6:	6812      	ldr	r2, [r2, #0]
 80018a8:	4611      	mov	r1, r2
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7fe fc6a 	bl	8000184 <__aeabi_fsub>
 80018b0:	4603      	mov	r3, r0
 80018b2:	461a      	mov	r2, r3
 80018b4:	4b1e      	ldr	r3, [pc, #120]	; (8001930 <rightside+0x114>)
 80018b6:	601a      	str	r2, [r3, #0]
	}
	if (pwmRight > 0) {
 80018b8:	4b1d      	ldr	r3, [pc, #116]	; (8001930 <rightside+0x114>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f04f 0100 	mov.w	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fdd5 	bl	8000470 <__aeabi_fcmpgt>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d00d      	beq.n	80018e8 <rightside+0xcc>
		RmotorF();
 80018cc:	f7ff feae 	bl	800162c <RmotorF>
		PWMval(6, (int) pwmRight);
 80018d0:	4b17      	ldr	r3, [pc, #92]	; (8001930 <rightside+0x114>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fdd5 	bl	8000484 <__aeabi_f2iz>
 80018da:	4603      	mov	r3, r0
 80018dc:	b29b      	uxth	r3, r3
 80018de:	4619      	mov	r1, r3
 80018e0:	2006      	movs	r0, #6
 80018e2:	f7ff fcbf 	bl	8001264 <PWMval>
	} else if (pwmRight < 0) {
		RmotorB();
		PWMval(6, ((int) pwmRight) * -1);
	}

}
 80018e6:	e019      	b.n	800191c <rightside+0x100>
	} else if (pwmRight < 0) {
 80018e8:	4b11      	ldr	r3, [pc, #68]	; (8001930 <rightside+0x114>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f04f 0100 	mov.w	r1, #0
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fd9f 	bl	8000434 <__aeabi_fcmplt>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d100      	bne.n	80018fe <rightside+0xe2>
}
 80018fc:	e00e      	b.n	800191c <rightside+0x100>
		RmotorB();
 80018fe:	f7ff fea9 	bl	8001654 <RmotorB>
		PWMval(6, ((int) pwmRight) * -1);
 8001902:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <rightside+0x114>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fdbc 	bl	8000484 <__aeabi_f2iz>
 800190c:	4603      	mov	r3, r0
 800190e:	b29b      	uxth	r3, r3
 8001910:	425b      	negs	r3, r3
 8001912:	b29b      	uxth	r3, r3
 8001914:	4619      	mov	r1, r3
 8001916:	2006      	movs	r0, #6
 8001918:	f7ff fca4 	bl	8001264 <PWMval>
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	2000005c 	.word	0x2000005c
 8001928:	20000060 	.word	0x20000060
 800192c:	20000045 	.word	0x20000045
 8001930:	20000068 	.word	0x20000068
 8001934:	20000008 	.word	0x20000008

08001938 <leftside>:
void leftside() {
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af02      	add	r7, sp, #8

	pwm2 = map(byte8, 32, 127, 0, 1000);
 800193e:	4b40      	ldr	r3, [pc, #256]	; (8001a40 <leftside+0x108>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	b298      	uxth	r0, r3
 8001944:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	2300      	movs	r3, #0
 800194c:	227f      	movs	r2, #127	; 0x7f
 800194e:	2120      	movs	r1, #32
 8001950:	f7ff fc62 	bl	8001218 <map>
 8001954:	4603      	mov	r3, r0
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fcc6 	bl	80002e8 <__aeabi_ui2f>
 800195c:	4603      	mov	r3, r0
 800195e:	4a39      	ldr	r2, [pc, #228]	; (8001a44 <leftside+0x10c>)
 8001960:	6013      	str	r3, [r2, #0]

	if (button01) {
 8001962:	4b39      	ldr	r3, [pc, #228]	; (8001a48 <leftside+0x110>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d005      	beq.n	8001976 <leftside+0x3e>
		pwm2 = pwm2 * -1;
 800196a:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <leftside+0x10c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001972:	4a34      	ldr	r2, [pc, #208]	; (8001a44 <leftside+0x10c>)
 8001974:	6013      	str	r3, [r2, #0]
	}

	if (pwm2 > pwmLeft) {
 8001976:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <leftside+0x10c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a34      	ldr	r2, [pc, #208]	; (8001a4c <leftside+0x114>)
 800197c:	6812      	ldr	r2, [r2, #0]
 800197e:	4611      	mov	r1, r2
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fd75 	bl	8000470 <__aeabi_fcmpgt>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d00c      	beq.n	80019a6 <leftside+0x6e>
		pwmLeft = pwmLeft + step;
 800198c:	4b2f      	ldr	r3, [pc, #188]	; (8001a4c <leftside+0x114>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a2f      	ldr	r2, [pc, #188]	; (8001a50 <leftside+0x118>)
 8001992:	6812      	ldr	r2, [r2, #0]
 8001994:	4611      	mov	r1, r2
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe fbf6 	bl	8000188 <__addsf3>
 800199c:	4603      	mov	r3, r0
 800199e:	461a      	mov	r2, r3
 80019a0:	4b2a      	ldr	r3, [pc, #168]	; (8001a4c <leftside+0x114>)
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	e016      	b.n	80019d4 <leftside+0x9c>
	} else if (pwm2 < pwmLeft) {
 80019a6:	4b27      	ldr	r3, [pc, #156]	; (8001a44 <leftside+0x10c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a28      	ldr	r2, [pc, #160]	; (8001a4c <leftside+0x114>)
 80019ac:	6812      	ldr	r2, [r2, #0]
 80019ae:	4611      	mov	r1, r2
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7fe fd3f 	bl	8000434 <__aeabi_fcmplt>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d00b      	beq.n	80019d4 <leftside+0x9c>
		pwmLeft = pwmLeft - step;
 80019bc:	4b23      	ldr	r3, [pc, #140]	; (8001a4c <leftside+0x114>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a23      	ldr	r2, [pc, #140]	; (8001a50 <leftside+0x118>)
 80019c2:	6812      	ldr	r2, [r2, #0]
 80019c4:	4611      	mov	r1, r2
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7fe fbdc 	bl	8000184 <__aeabi_fsub>
 80019cc:	4603      	mov	r3, r0
 80019ce:	461a      	mov	r2, r3
 80019d0:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <leftside+0x114>)
 80019d2:	601a      	str	r2, [r3, #0]
	}
	if (pwmLeft > 0) {
 80019d4:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <leftside+0x114>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f04f 0100 	mov.w	r1, #0
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fd47 	bl	8000470 <__aeabi_fcmpgt>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d00d      	beq.n	8001a04 <leftside+0xcc>
		LmotorF();
 80019e8:	f7ff fdfc 	bl	80015e4 <LmotorF>
		PWMval(7, (int) pwmLeft);
 80019ec:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <leftside+0x114>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7fe fd47 	bl	8000484 <__aeabi_f2iz>
 80019f6:	4603      	mov	r3, r0
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	4619      	mov	r1, r3
 80019fc:	2007      	movs	r0, #7
 80019fe:	f7ff fc31 	bl	8001264 <PWMval>
	} else if (pwmLeft < 0) {
		LmotorB();
		PWMval(7, ((int) pwmLeft) * -1);
	}

}
 8001a02:	e019      	b.n	8001a38 <leftside+0x100>
	} else if (pwmLeft < 0) {
 8001a04:	4b11      	ldr	r3, [pc, #68]	; (8001a4c <leftside+0x114>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f04f 0100 	mov.w	r1, #0
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7fe fd11 	bl	8000434 <__aeabi_fcmplt>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d100      	bne.n	8001a1a <leftside+0xe2>
}
 8001a18:	e00e      	b.n	8001a38 <leftside+0x100>
		LmotorB();
 8001a1a:	f7ff fdf5 	bl	8001608 <LmotorB>
		PWMval(7, ((int) pwmLeft) * -1);
 8001a1e:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <leftside+0x114>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7fe fd2e 	bl	8000484 <__aeabi_f2iz>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	425b      	negs	r3, r3
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	4619      	mov	r1, r3
 8001a32:	2007      	movs	r0, #7
 8001a34:	f7ff fc16 	bl	8001264 <PWMval>
}
 8001a38:	bf00      	nop
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2000005d 	.word	0x2000005d
 8001a44:	20000064 	.word	0x20000064
 8001a48:	20000046 	.word	0x20000046
 8001a4c:	2000006c 	.word	0x2000006c
 8001a50:	20000008 	.word	0x20000008

08001a54 <servox>:

void servox() {
 8001a54:	b590      	push	{r4, r7, lr}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af02      	add	r7, sp, #8

	sx = map(byte5, 32, 127, 1000, 2000);
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <servox+0x5c>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	b298      	uxth	r0, r3
 8001a60:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a6a:	227f      	movs	r2, #127	; 0x7f
 8001a6c:	2120      	movs	r1, #32
 8001a6e:	f7ff fbd3 	bl	8001218 <map>
 8001a72:	4603      	mov	r3, r0
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fc37 	bl	80002e8 <__aeabi_ui2f>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	4a0d      	ldr	r2, [pc, #52]	; (8001ab4 <servox+0x60>)
 8001a7e:	6013      	str	r3, [r2, #0]
	if(byte5 < 90 && byte5 > 70)
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <servox+0x5c>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	2b59      	cmp	r3, #89	; 0x59
 8001a86:	d806      	bhi.n	8001a96 <servox+0x42>
 8001a88:	4b09      	ldr	r3, [pc, #36]	; (8001ab0 <servox+0x5c>)
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	2b46      	cmp	r3, #70	; 0x46
 8001a8e:	d902      	bls.n	8001a96 <servox+0x42>
	{
		sx = 1500;
 8001a90:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <servox+0x60>)
 8001a92:	4a09      	ldr	r2, [pc, #36]	; (8001ab8 <servox+0x64>)
 8001a94:	601a      	str	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, sx);
 8001a96:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <servox+0x60>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a08      	ldr	r2, [pc, #32]	; (8001abc <servox+0x68>)
 8001a9c:	6814      	ldr	r4, [r2, #0]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7fe fd16 	bl	80004d0 <__aeabi_f2uiz>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	6363      	str	r3, [r4, #52]	; 0x34

}
 8001aa8:	bf00      	nop
 8001aaa:	3704      	adds	r7, #4
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd90      	pop	{r4, r7, pc}
 8001ab0:	2000005a 	.word	0x2000005a
 8001ab4:	20000070 	.word	0x20000070
 8001ab8:	44bb8000 	.word	0x44bb8000
 8001abc:	200000e4 	.word	0x200000e4

08001ac0 <servox0>:
void servox0() {
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 1500);
 8001ac4:	4b04      	ldr	r3, [pc, #16]	; (8001ad8 <servox0+0x18>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001acc:	635a      	str	r2, [r3, #52]	; 0x34

}
 8001ace:	bf00      	nop
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	200000e4 	.word	0x200000e4

08001adc <servoy>:
void servoy() {
 8001adc:	b590      	push	{r4, r7, lr}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af02      	add	r7, sp, #8

	sy = map(byte6, 32, 127, 1000, 2000);
 8001ae2:	4b10      	ldr	r3, [pc, #64]	; (8001b24 <servoy+0x48>)
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	b298      	uxth	r0, r3
 8001ae8:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001af2:	227f      	movs	r2, #127	; 0x7f
 8001af4:	2120      	movs	r1, #32
 8001af6:	f7ff fb8f 	bl	8001218 <map>
 8001afa:	4603      	mov	r3, r0
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fbf3 	bl	80002e8 <__aeabi_ui2f>
 8001b02:	4603      	mov	r3, r0
 8001b04:	4a08      	ldr	r2, [pc, #32]	; (8001b28 <servoy+0x4c>)
 8001b06:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, sy);
 8001b08:	4b07      	ldr	r3, [pc, #28]	; (8001b28 <servoy+0x4c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a07      	ldr	r2, [pc, #28]	; (8001b2c <servoy+0x50>)
 8001b0e:	6814      	ldr	r4, [r2, #0]
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7fe fcdd 	bl	80004d0 <__aeabi_f2uiz>
 8001b16:	4603      	mov	r3, r0
 8001b18:	6423      	str	r3, [r4, #64]	; 0x40

}
 8001b1a:	bf00      	nop
 8001b1c:	3704      	adds	r7, #4
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd90      	pop	{r4, r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000005b 	.word	0x2000005b
 8001b28:	20000074 	.word	0x20000074
 8001b2c:	200000e4 	.word	0x200000e4

08001b30 <servoy0>:
void servoy0(){
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 1500);
 8001b34:	4b04      	ldr	r3, [pc, #16]	; (8001b48 <servoy0+0x18>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001b3c:	641a      	str	r2, [r3, #64]	; 0x40

}
 8001b3e:	bf00      	nop
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	200000e4 	.word	0x200000e4

08001b4c <motor0control>:

void motor0control() {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	if (button1A) {
 8001b50:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <motor0control+0x3c>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d007      	beq.n	8001b68 <motor0control+0x1c>
		podstL();
 8001b58:	f7ff fbe6 	bl	8001328 <podstL>
		PWMval(0, 1000);
 8001b5c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001b60:	2000      	movs	r0, #0
 8001b62:	f7ff fb7f 	bl	8001264 <PWMval>
		podstR();
		PWMval(0, 1000);
	} else {
		stoppodst();
	}
}
 8001b66:	e00d      	b.n	8001b84 <motor0control+0x38>
	} else if (button1B) {
 8001b68:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <motor0control+0x40>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d007      	beq.n	8001b80 <motor0control+0x34>
		podstR();
 8001b70:	f7ff fbca 	bl	8001308 <podstR>
		PWMval(0, 1000);
 8001b74:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001b78:	2000      	movs	r0, #0
 8001b7a:	f7ff fb73 	bl	8001264 <PWMval>
}
 8001b7e:	e001      	b.n	8001b84 <motor0control+0x38>
		stoppodst();
 8001b80:	f7ff fbe2 	bl	8001348 <stoppodst>
}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000047 	.word	0x20000047
 8001b8c:	20000048 	.word	0x20000048

08001b90 <motor1control>:

void motor1control() {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
	if (button2A) {
 8001b94:	4b0d      	ldr	r3, [pc, #52]	; (8001bcc <motor1control+0x3c>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d007      	beq.n	8001bac <motor1control+0x1c>
		czlon1L();
 8001b9c:	f7ff fbfc 	bl	8001398 <czlon1L>
		PWMval(1, 1000);
 8001ba0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ba4:	2001      	movs	r0, #1
 8001ba6:	f7ff fb5d 	bl	8001264 <PWMval>
		czlon1R();
		PWMval(1, 1000);
	} else {
		stopczlon1();
	}
}
 8001baa:	e00d      	b.n	8001bc8 <motor1control+0x38>
	} else if (button2B) {
 8001bac:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <motor1control+0x40>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d007      	beq.n	8001bc4 <motor1control+0x34>
		czlon1R();
 8001bb4:	f7ff fbdc 	bl	8001370 <czlon1R>
		PWMval(1, 1000);
 8001bb8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	f7ff fb51 	bl	8001264 <PWMval>
}
 8001bc2:	e001      	b.n	8001bc8 <motor1control+0x38>
		stopczlon1();
 8001bc4:	f7ff fbfc 	bl	80013c0 <stopczlon1>
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20000049 	.word	0x20000049
 8001bd0:	2000004a 	.word	0x2000004a

08001bd4 <motor2control>:

void motor2control() {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	if (button3A) {
 8001bd8:	4b0d      	ldr	r3, [pc, #52]	; (8001c10 <motor2control+0x3c>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d007      	beq.n	8001bf0 <motor2control+0x1c>
		czlon2L();
 8001be0:	f7ff fc1a 	bl	8001418 <czlon2L>
		PWMval(2, 1000);
 8001be4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001be8:	2002      	movs	r0, #2
 8001bea:	f7ff fb3b 	bl	8001264 <PWMval>
		czlon2R();
		PWMval(2, 1000);
	} else {
		stopczlon2();
	}
}
 8001bee:	e00d      	b.n	8001c0c <motor2control+0x38>
	} else if (button3B) {
 8001bf0:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <motor2control+0x40>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d007      	beq.n	8001c08 <motor2control+0x34>
		czlon2R();
 8001bf8:	f7ff fbfa 	bl	80013f0 <czlon2R>
		PWMval(2, 1000);
 8001bfc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c00:	2002      	movs	r0, #2
 8001c02:	f7ff fb2f 	bl	8001264 <PWMval>
}
 8001c06:	e001      	b.n	8001c0c <motor2control+0x38>
		stopczlon2();
 8001c08:	f7ff fc1a 	bl	8001440 <stopczlon2>
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	2000004b 	.word	0x2000004b
 8001c14:	2000004c 	.word	0x2000004c

08001c18 <motor3control>:

void motor3control() {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
	if (button4A) {
 8001c1c:	4b0d      	ldr	r3, [pc, #52]	; (8001c54 <motor3control+0x3c>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d007      	beq.n	8001c34 <motor3control+0x1c>
		czlon3L();
 8001c24:	f7ff fc36 	bl	8001494 <czlon3L>
		PWMval(3, 1000);
 8001c28:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c2c:	2003      	movs	r0, #3
 8001c2e:	f7ff fb19 	bl	8001264 <PWMval>
		czlon3R();
		PWMval(3, 1000);
	} else {
		stopczlon3();
	}
}
 8001c32:	e00d      	b.n	8001c50 <motor3control+0x38>
	} else if (button4B) {
 8001c34:	4b08      	ldr	r3, [pc, #32]	; (8001c58 <motor3control+0x40>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d007      	beq.n	8001c4c <motor3control+0x34>
		czlon3R();
 8001c3c:	f7ff fc18 	bl	8001470 <czlon3R>
		PWMval(3, 1000);
 8001c40:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c44:	2003      	movs	r0, #3
 8001c46:	f7ff fb0d 	bl	8001264 <PWMval>
}
 8001c4a:	e001      	b.n	8001c50 <motor3control+0x38>
		stopczlon3();
 8001c4c:	f7ff fc34 	bl	80014b8 <stopczlon3>
}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	2000004d 	.word	0x2000004d
 8001c58:	2000004e 	.word	0x2000004e

08001c5c <motor4control>:

void motor4control() {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
	if (moveA) {
 8001c60:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <motor4control+0x3c>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d007      	beq.n	8001c78 <motor4control+0x1c>
		czlon4L();
 8001c68:	f7ff fc50 	bl	800150c <czlon4L>
		PWMval(4, 1000);
 8001c6c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c70:	2004      	movs	r0, #4
 8001c72:	f7ff faf7 	bl	8001264 <PWMval>
		czlon4R();
		PWMval(4, 1000);
	} else {
		stopczlon4();
	}
}
 8001c76:	e00d      	b.n	8001c94 <motor4control+0x38>
	} else if (moveB) {
 8001c78:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <motor4control+0x40>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d007      	beq.n	8001c90 <motor4control+0x34>
		czlon4R();
 8001c80:	f7ff fc30 	bl	80014e4 <czlon4R>
		PWMval(4, 1000);
 8001c84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001c88:	2004      	movs	r0, #4
 8001c8a:	f7ff faeb 	bl	8001264 <PWMval>
}
 8001c8e:	e001      	b.n	8001c94 <motor4control+0x38>
		stopczlon4();
 8001c90:	f7ff fc50 	bl	8001534 <stopczlon4>
}
 8001c94:	bf00      	nop
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	2000004f 	.word	0x2000004f
 8001c9c:	20000050 	.word	0x20000050

08001ca0 <motor5control>:

void motor5control() {
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
	if (rotateA) {
 8001ca4:	4b0d      	ldr	r3, [pc, #52]	; (8001cdc <motor5control+0x3c>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d007      	beq.n	8001cbc <motor5control+0x1c>
		czlon5L();
 8001cac:	f7ff fc6e 	bl	800158c <czlon5L>
		PWMval(5, 1000);
 8001cb0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001cb4:	2005      	movs	r0, #5
 8001cb6:	f7ff fad5 	bl	8001264 <PWMval>
		czlon5R();
		PWMval(5, 1000);
	} else {
		stopczlon5();
	}
}
 8001cba:	e00d      	b.n	8001cd8 <motor5control+0x38>
	} else if (rotateB) {
 8001cbc:	4b08      	ldr	r3, [pc, #32]	; (8001ce0 <motor5control+0x40>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d007      	beq.n	8001cd4 <motor5control+0x34>
		czlon5R();
 8001cc4:	f7ff fc4e 	bl	8001564 <czlon5R>
		PWMval(5, 1000);
 8001cc8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ccc:	2005      	movs	r0, #5
 8001cce:	f7ff fac9 	bl	8001264 <PWMval>
}
 8001cd2:	e001      	b.n	8001cd8 <motor5control+0x38>
		stopczlon5();
 8001cd4:	f7ff fc6e 	bl	80015b4 <stopczlon5>
}
 8001cd8:	bf00      	nop
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000051 	.word	0x20000051
 8001ce0:	20000052 	.word	0x20000052

08001ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ce8:	b672      	cpsid	i
}
 8001cea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001cec:	e7fe      	b.n	8001cec <Error_Handler+0x8>
	...

08001cf0 <nRF24_SendSpi>:
#define NRF24_CE_LOW		HAL_GPIO_WritePin(CE_GPIO_Port, CE_Pin, GPIO_PIN_RESET)

// Spi send and read

static void nRF24_SendSpi(uint8_t *Data, uint8_t length)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(hspi_nrf, Data, length, 1000);
 8001cfc:	4b06      	ldr	r3, [pc, #24]	; (8001d18 <nRF24_SendSpi+0x28>)
 8001cfe:	6818      	ldr	r0, [r3, #0]
 8001d00:	78fb      	ldrb	r3, [r7, #3]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d08:	6879      	ldr	r1, [r7, #4]
 8001d0a:	f002 f9f8 	bl	80040fe <HAL_SPI_Transmit>
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000084 	.word	0x20000084

08001d1c <nRF24_ReadSpi>:

static void nRF24_ReadSpi(uint8_t *Data, uint8_t length)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Receive(hspi_nrf, Data, length, 1000);
 8001d28:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <nRF24_ReadSpi+0x28>)
 8001d2a:	6818      	ldr	r0, [r3, #0]
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d34:	6879      	ldr	r1, [r7, #4]
 8001d36:	f002 fb25 	bl	8004384 <HAL_SPI_Receive>
}
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000084 	.word	0x20000084

08001d48 <nRF24_ReadRegister>:

//Reading register

static uint8_t nRF24_ReadRegister(uint8_t reg)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
	uint8_t result;

	reg = NRF24_CMD_R_REGISTER | reg;
 8001d52:	79fb      	ldrb	r3, [r7, #7]
 8001d54:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001d56:	2200      	movs	r2, #0
 8001d58:	2104      	movs	r1, #4
 8001d5a:	480c      	ldr	r0, [pc, #48]	; (8001d8c <nRF24_ReadRegister+0x44>)
 8001d5c:	f001 fb1e 	bl	800339c <HAL_GPIO_WritePin>
	nRF24_SendSpi(&reg, 1);
 8001d60:	1dfb      	adds	r3, r7, #7
 8001d62:	2101      	movs	r1, #1
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff ffc3 	bl	8001cf0 <nRF24_SendSpi>
	nRF24_ReadSpi(&result, 1);
 8001d6a:	f107 030f 	add.w	r3, r7, #15
 8001d6e:	2101      	movs	r1, #1
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ffd3 	bl	8001d1c <nRF24_ReadSpi>
	NRF24_CSN_HIGH;
 8001d76:	2201      	movs	r2, #1
 8001d78:	2104      	movs	r1, #4
 8001d7a:	4804      	ldr	r0, [pc, #16]	; (8001d8c <nRF24_ReadRegister+0x44>)
 8001d7c:	f001 fb0e 	bl	800339c <HAL_GPIO_WritePin>

	return result;
 8001d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40020400 	.word	0x40020400

08001d90 <nRF24_ReadRegisters>:

static void nRF24_ReadRegisters(uint8_t reg, uint8_t* result, uint8_t lenght)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	4603      	mov	r3, r0
 8001d98:	6039      	str	r1, [r7, #0]
 8001d9a:	71fb      	strb	r3, [r7, #7]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_R_REGISTER | reg;
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001da4:	2200      	movs	r2, #0
 8001da6:	2104      	movs	r1, #4
 8001da8:	480a      	ldr	r0, [pc, #40]	; (8001dd4 <nRF24_ReadRegisters+0x44>)
 8001daa:	f001 faf7 	bl	800339c <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8001dae:	1dfb      	adds	r3, r7, #7
 8001db0:	2101      	movs	r1, #1
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff ff9c 	bl	8001cf0 <nRF24_SendSpi>
	nRF24_ReadSpi(result, lenght);
 8001db8:	79bb      	ldrb	r3, [r7, #6]
 8001dba:	4619      	mov	r1, r3
 8001dbc:	6838      	ldr	r0, [r7, #0]
 8001dbe:	f7ff ffad 	bl	8001d1c <nRF24_ReadSpi>

	NRF24_CSN_HIGH;
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	2104      	movs	r1, #4
 8001dc6:	4803      	ldr	r0, [pc, #12]	; (8001dd4 <nRF24_ReadRegisters+0x44>)
 8001dc8:	f001 fae8 	bl	800339c <HAL_GPIO_WritePin>
}
 8001dcc:	bf00      	nop
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40020400 	.word	0x40020400

08001dd8 <nRF24_WriteRegister>:

static void nRF24_WriteRegister(uint8_t reg, uint8_t value)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b084      	sub	sp, #16
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	460a      	mov	r2, r1
 8001de2:	71fb      	strb	r3, [r7, #7]
 8001de4:	4613      	mov	r3, r2
 8001de6:	71bb      	strb	r3, [r7, #6]
	uint8_t list[2];

	list[0] = NRF24_CMD_W_REGISTER | reg;
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	f043 0320 	orr.w	r3, r3, #32
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	733b      	strb	r3, [r7, #12]
	list[1] = value;
 8001df2:	79bb      	ldrb	r3, [r7, #6]
 8001df4:	737b      	strb	r3, [r7, #13]

	NRF24_CSN_LOW;
 8001df6:	2200      	movs	r2, #0
 8001df8:	2104      	movs	r1, #4
 8001dfa:	4809      	ldr	r0, [pc, #36]	; (8001e20 <nRF24_WriteRegister+0x48>)
 8001dfc:	f001 face 	bl	800339c <HAL_GPIO_WritePin>

	nRF24_SendSpi(list, 2);
 8001e00:	f107 030c 	add.w	r3, r7, #12
 8001e04:	2102      	movs	r1, #2
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff ff72 	bl	8001cf0 <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	2104      	movs	r1, #4
 8001e10:	4803      	ldr	r0, [pc, #12]	; (8001e20 <nRF24_WriteRegister+0x48>)
 8001e12:	f001 fac3 	bl	800339c <HAL_GPIO_WritePin>
}
 8001e16:	bf00      	nop
 8001e18:	3710      	adds	r7, #16
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40020400 	.word	0x40020400

08001e24 <nRF24_WriteRegisters>:

static void nRF24_WriteRegisters(uint8_t reg, uint8_t* result, uint8_t lenght)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	6039      	str	r1, [r7, #0]
 8001e2e:	71fb      	strb	r3, [r7, #7]
 8001e30:	4613      	mov	r3, r2
 8001e32:	71bb      	strb	r3, [r7, #6]
	reg = NRF24_CMD_W_REGISTER | reg;
 8001e34:	79fb      	ldrb	r3, [r7, #7]
 8001e36:	f043 0320 	orr.w	r3, r3, #32
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2104      	movs	r1, #4
 8001e42:	480b      	ldr	r0, [pc, #44]	; (8001e70 <nRF24_WriteRegisters+0x4c>)
 8001e44:	f001 faaa 	bl	800339c <HAL_GPIO_WritePin>

	nRF24_SendSpi(&reg, 1);
 8001e48:	1dfb      	adds	r3, r7, #7
 8001e4a:	2101      	movs	r1, #1
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff4f 	bl	8001cf0 <nRF24_SendSpi>
	nRF24_SendSpi(result, lenght);
 8001e52:	79bb      	ldrb	r3, [r7, #6]
 8001e54:	4619      	mov	r1, r3
 8001e56:	6838      	ldr	r0, [r7, #0]
 8001e58:	f7ff ff4a 	bl	8001cf0 <nRF24_SendSpi>

	NRF24_CSN_HIGH;
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	2104      	movs	r1, #4
 8001e60:	4803      	ldr	r0, [pc, #12]	; (8001e70 <nRF24_WriteRegisters+0x4c>)
 8001e62:	f001 fa9b 	bl	800339c <HAL_GPIO_WritePin>
}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40020400 	.word	0x40020400

08001e74 <nRF24_ReadConfig>:

uint8_t nRF24_ReadConfig(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_CONFIG));
 8001e78:	2000      	movs	r0, #0
 8001e7a:	f7ff ff65 	bl	8001d48 <nRF24_ReadRegister>
 8001e7e:	4603      	mov	r3, r0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <nRF24_WriteConfig>:

void nRF24_WriteConfig(uint8_t config)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_CONFIG, config);
 8001e8e:	79fb      	ldrb	r3, [r7, #7]
 8001e90:	4619      	mov	r1, r3
 8001e92:	2000      	movs	r0, #0
 8001e94:	f7ff ffa0 	bl	8001dd8 <nRF24_WriteRegister>
}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <nRF24_ReadStatus>:

uint8_t nRF24_ReadStatus(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
	return (nRF24_ReadRegister(NRF24_STATUS));
 8001ea4:	2007      	movs	r0, #7
 8001ea6:	f7ff ff4f 	bl	8001d48 <nRF24_ReadRegister>
 8001eaa:	4603      	mov	r3, r0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <nRF24_WriteStatus>:

void nRF24_WriteStatus(uint8_t st)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_STATUS, st);
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	2007      	movs	r0, #7
 8001ec0:	f7ff ff8a 	bl	8001dd8 <nRF24_WriteRegister>
}
 8001ec4:	bf00      	nop
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <nRF24_RX_Mode>:

void nRF24_RX_Mode(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
	uint8_t config = nRF24_ReadConfig();
 8001ed2:	f7ff ffcf 	bl	8001e74 <nRF24_ReadConfig>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	71fb      	strb	r3, [r7, #7]
	// Restore pipe 0 adress after comeback from TX mode
	nRF24_SetRXAddress(0, addr_p0_backup);
 8001eda:	4911      	ldr	r1, [pc, #68]	; (8001f20 <nRF24_RX_Mode+0x54>)
 8001edc:	2000      	movs	r0, #0
 8001ede:	f000 f9a6 	bl	800222e <nRF24_SetRXAddress>
	// PWR_UP bit set
	config |= (1<<NRF24_PWR_UP);
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
 8001ee4:	f043 0302 	orr.w	r3, r3, #2
 8001ee8:	71fb      	strb	r3, [r7, #7]
	// PRIM_RX bit set
	config |= (1<<NRF24_PRIM_RX);
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	f043 0301 	orr.w	r3, r3, #1
 8001ef0:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteConfig(config);
 8001ef2:	79fb      	ldrb	r3, [r7, #7]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ffc5 	bl	8001e84 <nRF24_WriteConfig>
	// Reset status
	nRF24_WriteStatus((1<<NRF24_RX_DR)|(1<<NRF24_TX_DS)|(1<<NRF24_MAX_RT));
 8001efa:	2070      	movs	r0, #112	; 0x70
 8001efc:	f7ff ffd8 	bl	8001eb0 <nRF24_WriteStatus>
	// Flush RX
	nRF24_FlushRX();
 8001f00:	f000 f858 	bl	8001fb4 <nRF24_FlushRX>
	// Flush TX
	nRF24_FlushTX();
 8001f04:	f000 f870 	bl	8001fe8 <nRF24_FlushTX>

	NRF24_CE_HIGH;
 8001f08:	2201      	movs	r2, #1
 8001f0a:	2102      	movs	r1, #2
 8001f0c:	4805      	ldr	r0, [pc, #20]	; (8001f24 <nRF24_RX_Mode+0x58>)
 8001f0e:	f001 fa45 	bl	800339c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001f12:	2001      	movs	r0, #1
 8001f14:	f000 ffac 	bl	8002e70 <HAL_Delay>
}
 8001f18:	bf00      	nop
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000088 	.word	0x20000088
 8001f24:	40020400 	.word	0x40020400

08001f28 <nRF24_SetPALevel>:




void nRF24_SetPALevel(uint8_t lev)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8001f32:	2006      	movs	r0, #6
 8001f34:	f7ff ff08 	bl	8001d48 <nRF24_ReadRegister>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xF8; // Clear PWR bits
 8001f3c:	7bfb      	ldrb	r3, [r7, #15]
 8001f3e:	f023 0307 	bic.w	r3, r3, #7
 8001f42:	73fb      	strb	r3, [r7, #15]
	rf_setup |= (lev<<1);
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	b25a      	sxtb	r2, r3
 8001f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	b25b      	sxtb	r3, r3
 8001f52:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
 8001f56:	4619      	mov	r1, r3
 8001f58:	2006      	movs	r0, #6
 8001f5a:	f7ff ff3d 	bl	8001dd8 <nRF24_WriteRegister>
}
 8001f5e:	bf00      	nop
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <nRF24_SetDataRate>:

void nRF24_SetDataRate(uint8_t dr)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b084      	sub	sp, #16
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	71fb      	strb	r3, [r7, #7]
	uint8_t rf_setup = nRF24_ReadRegister(NRF24_RF_SETUP);
 8001f70:	2006      	movs	r0, #6
 8001f72:	f7ff fee9 	bl	8001d48 <nRF24_ReadRegister>
 8001f76:	4603      	mov	r3, r0
 8001f78:	73fb      	strb	r3, [r7, #15]
	rf_setup &= 0xD7; // Clear DR bits (1MBPS)
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8001f80:	73fb      	strb	r3, [r7, #15]
	if(dr == NRF24_RF_DR_250KBPS)
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	2b02      	cmp	r3, #2
 8001f86:	d104      	bne.n	8001f92 <nRF24_SetDataRate+0x2c>
		rf_setup |= (1<<NRF24_RF_DR_LOW);
 8001f88:	7bfb      	ldrb	r3, [r7, #15]
 8001f8a:	f043 0320 	orr.w	r3, r3, #32
 8001f8e:	73fb      	strb	r3, [r7, #15]
 8001f90:	e006      	b.n	8001fa0 <nRF24_SetDataRate+0x3a>
	else if(dr == NRF24_RF_DR_2MBPS)
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d103      	bne.n	8001fa0 <nRF24_SetDataRate+0x3a>
		rf_setup |= (1<<NRF24_RF_DR_HIGH);
 8001f98:	7bfb      	ldrb	r3, [r7, #15]
 8001f9a:	f043 0308 	orr.w	r3, r3, #8
 8001f9e:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_RF_SETUP, rf_setup);
 8001fa0:	7bfb      	ldrb	r3, [r7, #15]
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	2006      	movs	r0, #6
 8001fa6:	f7ff ff17 	bl	8001dd8 <nRF24_WriteRegister>
}
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
	...

08001fb4 <nRF24_FlushRX>:



void nRF24_FlushRX(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_RX;
 8001fba:	23e2      	movs	r3, #226	; 0xe2
 8001fbc:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2104      	movs	r1, #4
 8001fc2:	4808      	ldr	r0, [pc, #32]	; (8001fe4 <nRF24_FlushRX+0x30>)
 8001fc4:	f001 f9ea 	bl	800339c <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 8001fc8:	1dfb      	adds	r3, r7, #7
 8001fca:	2101      	movs	r1, #1
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff fe8f 	bl	8001cf0 <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	2104      	movs	r1, #4
 8001fd6:	4803      	ldr	r0, [pc, #12]	; (8001fe4 <nRF24_FlushRX+0x30>)
 8001fd8:	f001 f9e0 	bl	800339c <HAL_GPIO_WritePin>
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40020400 	.word	0x40020400

08001fe8 <nRF24_FlushTX>:

void nRF24_FlushTX(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
	uint8_t command = NRF24_CMD_FLUSH_TX;
 8001fee:	23e1      	movs	r3, #225	; 0xe1
 8001ff0:	71fb      	strb	r3, [r7, #7]

	NRF24_CSN_LOW;
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	2104      	movs	r1, #4
 8001ff6:	4808      	ldr	r0, [pc, #32]	; (8002018 <nRF24_FlushTX+0x30>)
 8001ff8:	f001 f9d0 	bl	800339c <HAL_GPIO_WritePin>
	nRF24_SendSpi(&command, 1);
 8001ffc:	1dfb      	adds	r3, r7, #7
 8001ffe:	2101      	movs	r1, #1
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff fe75 	bl	8001cf0 <nRF24_SendSpi>
	NRF24_CSN_HIGH;
 8002006:	2201      	movs	r2, #1
 8002008:	2104      	movs	r1, #4
 800200a:	4803      	ldr	r0, [pc, #12]	; (8002018 <nRF24_FlushTX+0x30>)
 800200c:	f001 f9c6 	bl	800339c <HAL_GPIO_WritePin>
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40020400 	.word	0x40020400

0800201c <nRF24_EnableCRC>:

void nRF24_EnableCRC(uint8_t onoff)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002026:	f7ff ff25 	bl	8001e74 <nRF24_ReadConfig>
 800202a:	4603      	mov	r3, r0
 800202c:	73fb      	strb	r3, [r7, #15]

	if(onoff)
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d004      	beq.n	800203e <nRF24_EnableCRC+0x22>
		config |= (1<<NRF24_EN_CRC);
 8002034:	7bfb      	ldrb	r3, [r7, #15]
 8002036:	f043 0308 	orr.w	r3, r3, #8
 800203a:	73fb      	strb	r3, [r7, #15]
 800203c:	e003      	b.n	8002046 <nRF24_EnableCRC+0x2a>
	else
		config &= ~(1<<NRF24_EN_CRC);
 800203e:	7bfb      	ldrb	r3, [r7, #15]
 8002040:	f023 0308 	bic.w	r3, r3, #8
 8002044:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 8002046:	7bfb      	ldrb	r3, [r7, #15]
 8002048:	4618      	mov	r0, r3
 800204a:	f7ff ff1b 	bl	8001e84 <nRF24_WriteConfig>
}
 800204e:	bf00      	nop
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <nRF24_SetCRCLength>:

void nRF24_SetCRCLength(uint8_t crcl)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b084      	sub	sp, #16
 800205a:	af00      	add	r7, sp, #0
 800205c:	4603      	mov	r3, r0
 800205e:	71fb      	strb	r3, [r7, #7]
	uint8_t config = nRF24_ReadConfig();
 8002060:	f7ff ff08 	bl	8001e74 <nRF24_ReadConfig>
 8002064:	4603      	mov	r3, r0
 8002066:	73fb      	strb	r3, [r7, #15]
	if(crcl == NRF24_CRC_WIDTH_2B)
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d104      	bne.n	8002078 <nRF24_SetCRCLength+0x22>
		config |= (1<<NRF24_CRCO);
 800206e:	7bfb      	ldrb	r3, [r7, #15]
 8002070:	f043 0304 	orr.w	r3, r3, #4
 8002074:	73fb      	strb	r3, [r7, #15]
 8002076:	e003      	b.n	8002080 <nRF24_SetCRCLength+0x2a>
	else
		config &= ~(1<<NRF24_CRCO);
 8002078:	7bfb      	ldrb	r3, [r7, #15]
 800207a:	f023 0304 	bic.w	r3, r3, #4
 800207e:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteConfig(config);
 8002080:	7bfb      	ldrb	r3, [r7, #15]
 8002082:	4618      	mov	r0, r3
 8002084:	f7ff fefe 	bl	8001e84 <nRF24_WriteConfig>
}
 8002088:	bf00      	nop
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <nRF24_SetRetries>:

void nRF24_SetRetries(uint8_t ard, uint8_t arc)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	460a      	mov	r2, r1
 800209a:	71fb      	strb	r3, [r7, #7]
 800209c:	4613      	mov	r3, r2
 800209e:	71bb      	strb	r3, [r7, #6]
	// ard * 250us, arc repeats
	nRF24_WriteRegister(NRF24_SETUP_RETR, (((ard & 0x0F)<<NRF24_ARD) | ((arc & 0x0F)<<NRF24_ARC)));
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	011b      	lsls	r3, r3, #4
 80020a4:	b25a      	sxtb	r2, r3
 80020a6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80020aa:	f003 030f 	and.w	r3, r3, #15
 80020ae:	b25b      	sxtb	r3, r3
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b25b      	sxtb	r3, r3
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	4619      	mov	r1, r3
 80020b8:	2004      	movs	r0, #4
 80020ba:	f7ff fe8d 	bl	8001dd8 <nRF24_WriteRegister>
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <nRF24_SetRFChannel>:

void nRF24_SetRFChannel(uint8_t channel)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	4603      	mov	r3, r0
 80020ce:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RF_CH, (channel & 0x7F));
 80020d0:	79fb      	ldrb	r3, [r7, #7]
 80020d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	4619      	mov	r1, r3
 80020da:	2005      	movs	r0, #5
 80020dc:	f7ff fe7c 	bl	8001dd8 <nRF24_WriteRegister>
}
 80020e0:	bf00      	nop
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <nRF24_SetPayloadSize>:

void nRF24_SetPayloadSize(uint8_t pipe, uint8_t size)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	460a      	mov	r2, r1
 80020f2:	71fb      	strb	r3, [r7, #7]
 80020f4:	4613      	mov	r3, r2
 80020f6:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 80020f8:	79fb      	ldrb	r3, [r7, #7]
 80020fa:	2b05      	cmp	r3, #5
 80020fc:	d901      	bls.n	8002102 <nRF24_SetPayloadSize+0x1a>
		pipe = 5; // Block too high pipe number
 80020fe:	2305      	movs	r3, #5
 8002100:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_RX_PW_P0 + pipe , (size & 0x3F));
 8002102:	79fb      	ldrb	r3, [r7, #7]
 8002104:	3311      	adds	r3, #17
 8002106:	b2da      	uxtb	r2, r3
 8002108:	79bb      	ldrb	r3, [r7, #6]
 800210a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800210e:	b2db      	uxtb	r3, r3
 8002110:	4619      	mov	r1, r3
 8002112:	4610      	mov	r0, r2
 8002114:	f7ff fe60 	bl	8001dd8 <nRF24_WriteRegister>
}
 8002118:	bf00      	nop
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <nRF24_EnablePipe>:

void nRF24_EnablePipe(uint8_t pipe, uint8_t onoff)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b084      	sub	sp, #16
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	460a      	mov	r2, r1
 800212a:	71fb      	strb	r3, [r7, #7]
 800212c:	4613      	mov	r3, r2
 800212e:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	2b05      	cmp	r3, #5
 8002134:	d901      	bls.n	800213a <nRF24_EnablePipe+0x1a>
		pipe = 5; // Block too high pipe number
 8002136:	2305      	movs	r3, #5
 8002138:	71fb      	strb	r3, [r7, #7]
	uint8_t enable_pipe = nRF24_ReadRegister(NRF24_EN_RXADDR);
 800213a:	2002      	movs	r0, #2
 800213c:	f7ff fe04 	bl	8001d48 <nRF24_ReadRegister>
 8002140:	4603      	mov	r3, r0
 8002142:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 8002144:	79bb      	ldrb	r3, [r7, #6]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d10a      	bne.n	8002160 <nRF24_EnablePipe+0x40>
		enable_pipe |= (1<<pipe);
 800214a:	79fb      	ldrb	r3, [r7, #7]
 800214c:	2201      	movs	r2, #1
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	b25a      	sxtb	r2, r3
 8002154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002158:	4313      	orrs	r3, r2
 800215a:	b25b      	sxtb	r3, r3
 800215c:	73fb      	strb	r3, [r7, #15]
 800215e:	e00b      	b.n	8002178 <nRF24_EnablePipe+0x58>
	else
		enable_pipe &= ~(1<<pipe);
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	2201      	movs	r2, #1
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	b25b      	sxtb	r3, r3
 800216a:	43db      	mvns	r3, r3
 800216c:	b25a      	sxtb	r2, r3
 800216e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002172:	4013      	ands	r3, r2
 8002174:	b25b      	sxtb	r3, r3
 8002176:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_RXADDR, enable_pipe);
 8002178:	7bfb      	ldrb	r3, [r7, #15]
 800217a:	4619      	mov	r1, r3
 800217c:	2002      	movs	r0, #2
 800217e:	f7ff fe2b 	bl	8001dd8 <nRF24_WriteRegister>
}
 8002182:	bf00      	nop
 8002184:	3710      	adds	r7, #16
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}

0800218a <nRF24_AutoACK>:

void nRF24_AutoACK(uint8_t pipe, uint8_t onoff)
{
 800218a:	b580      	push	{r7, lr}
 800218c:	b084      	sub	sp, #16
 800218e:	af00      	add	r7, sp, #0
 8002190:	4603      	mov	r3, r0
 8002192:	460a      	mov	r2, r1
 8002194:	71fb      	strb	r3, [r7, #7]
 8002196:	4613      	mov	r3, r2
 8002198:	71bb      	strb	r3, [r7, #6]
	if(pipe > 5)
 800219a:	79fb      	ldrb	r3, [r7, #7]
 800219c:	2b05      	cmp	r3, #5
 800219e:	d901      	bls.n	80021a4 <nRF24_AutoACK+0x1a>
		pipe = 5; // Block too high pipe number
 80021a0:	2305      	movs	r3, #5
 80021a2:	71fb      	strb	r3, [r7, #7]
	uint8_t enaa = nRF24_ReadRegister(NRF24_EN_AA);
 80021a4:	2001      	movs	r0, #1
 80021a6:	f7ff fdcf 	bl	8001d48 <nRF24_ReadRegister>
 80021aa:	4603      	mov	r3, r0
 80021ac:	73fb      	strb	r3, [r7, #15]
	if(onoff == 1)
 80021ae:	79bb      	ldrb	r3, [r7, #6]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d10a      	bne.n	80021ca <nRF24_AutoACK+0x40>
		enaa |= (1<<pipe);
 80021b4:	79fb      	ldrb	r3, [r7, #7]
 80021b6:	2201      	movs	r2, #1
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	b25a      	sxtb	r2, r3
 80021be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	b25b      	sxtb	r3, r3
 80021c6:	73fb      	strb	r3, [r7, #15]
 80021c8:	e00b      	b.n	80021e2 <nRF24_AutoACK+0x58>
	else
		enaa &= ~(1<<pipe);
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	2201      	movs	r2, #1
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	b25b      	sxtb	r3, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	b25a      	sxtb	r2, r3
 80021d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021dc:	4013      	ands	r3, r2
 80021de:	b25b      	sxtb	r3, r3
 80021e0:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteRegister(NRF24_EN_AA, enaa);
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	4619      	mov	r1, r3
 80021e6:	2001      	movs	r0, #1
 80021e8:	f7ff fdf6 	bl	8001dd8 <nRF24_WriteRegister>
}
 80021ec:	bf00      	nop
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <nRF24_SetAddressWidth>:

void nRF24_SetAddressWidth(uint8_t size)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	71fb      	strb	r3, [r7, #7]
	if(size > 5)
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	2b05      	cmp	r3, #5
 8002202:	d901      	bls.n	8002208 <nRF24_SetAddressWidth+0x14>
		size = 5; // Maximum are 5 bytes
 8002204:	2305      	movs	r3, #5
 8002206:	71fb      	strb	r3, [r7, #7]
	if(size < 3)
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	2b02      	cmp	r3, #2
 800220c:	d801      	bhi.n	8002212 <nRF24_SetAddressWidth+0x1e>
		size = 3; // Minimum are 3 bytes
 800220e:	2303      	movs	r3, #3
 8002210:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteRegister(NRF24_SETUP_AW, ((size-2) & 0x03));
 8002212:	79fb      	ldrb	r3, [r7, #7]
 8002214:	3b02      	subs	r3, #2
 8002216:	b2db      	uxtb	r3, r3
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	4619      	mov	r1, r3
 8002220:	2003      	movs	r0, #3
 8002222:	f7ff fdd9 	bl	8001dd8 <nRF24_WriteRegister>
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <nRF24_SetRXAddress>:

void nRF24_SetRXAddress(uint8_t pipe, uint8_t* address)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	6039      	str	r1, [r7, #0]
 8002238:	71fb      	strb	r3, [r7, #7]
	// pipe 0 and pipe 1 are fully 40-bits storaged
	// pipe 2-5 is storaged only with last byte. Rest are as same as pipe 1
	// pipe 0 and 1 are LSByte first so they are needed to reverse address
	if((pipe == 0) || (pipe == 1))
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d002      	beq.n	8002246 <nRF24_SetRXAddress+0x18>
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	2b01      	cmp	r3, #1
 8002244:	d11d      	bne.n	8002282 <nRF24_SetRXAddress+0x54>
	{
		uint8_t i;
		uint8_t address_rev[NRF24_ADDR_SIZE];
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002246:	2300      	movs	r3, #0
 8002248:	73fb      	strb	r3, [r7, #15]
 800224a:	e00d      	b.n	8002268 <nRF24_SetRXAddress+0x3a>
			address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 800224c:	7bfb      	ldrb	r3, [r7, #15]
 800224e:	683a      	ldr	r2, [r7, #0]
 8002250:	441a      	add	r2, r3
 8002252:	7bfb      	ldrb	r3, [r7, #15]
 8002254:	f1c3 0302 	rsb	r3, r3, #2
 8002258:	7812      	ldrb	r2, [r2, #0]
 800225a:	3310      	adds	r3, #16
 800225c:	443b      	add	r3, r7
 800225e:	f803 2c04 	strb.w	r2, [r3, #-4]
		for(i = 0; i<NRF24_ADDR_SIZE; i++)
 8002262:	7bfb      	ldrb	r3, [r7, #15]
 8002264:	3301      	adds	r3, #1
 8002266:	73fb      	strb	r3, [r7, #15]
 8002268:	7bfb      	ldrb	r3, [r7, #15]
 800226a:	2b02      	cmp	r3, #2
 800226c:	d9ee      	bls.n	800224c <nRF24_SetRXAddress+0x1e>
		nRF24_WriteRegisters(NRF24_RX_ADDR_P0 + pipe, address_rev, NRF24_ADDR_SIZE);
 800226e:	79fb      	ldrb	r3, [r7, #7]
 8002270:	330a      	adds	r3, #10
 8002272:	b2db      	uxtb	r3, r3
 8002274:	f107 010c 	add.w	r1, r7, #12
 8002278:	2203      	movs	r2, #3
 800227a:	4618      	mov	r0, r3
 800227c:	f7ff fdd2 	bl	8001e24 <nRF24_WriteRegisters>
	{
 8002280:	e00a      	b.n	8002298 <nRF24_SetRXAddress+0x6a>
	}
	else
		nRF24_WriteRegister(NRF24_RX_ADDR_P0 + pipe, address[NRF24_ADDR_SIZE-1]);
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	330a      	adds	r3, #10
 8002286:	b2da      	uxtb	r2, r3
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	3302      	adds	r3, #2
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	4619      	mov	r1, r3
 8002290:	4610      	mov	r0, r2
 8002292:	f7ff fda1 	bl	8001dd8 <nRF24_WriteRegister>
}
 8002296:	bf00      	nop
 8002298:	bf00      	nop
 800229a:	3710      	adds	r7, #16
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}

080022a0 <nRF24_SetTXAddress>:

void nRF24_SetTXAddress(uint8_t* address)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
	// TX address is storaged similar to RX pipe 0 - LSByte first
	uint8_t i;
	uint8_t address_rev[NRF24_ADDR_SIZE];

	nRF24_ReadRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Backup P0 address
 80022a8:	f107 030c 	add.w	r3, r7, #12
 80022ac:	2203      	movs	r2, #3
 80022ae:	4619      	mov	r1, r3
 80022b0:	200a      	movs	r0, #10
 80022b2:	f7ff fd6d 	bl	8001d90 <nRF24_ReadRegisters>
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80022b6:	2300      	movs	r3, #0
 80022b8:	73fb      	strb	r3, [r7, #15]
 80022ba:	e00c      	b.n	80022d6 <nRF24_SetTXAddress+0x36>
		addr_p0_backup[NRF24_ADDR_SIZE - 1 - i] = address_rev[i]; //Reverse P0 address
 80022bc:	7bfa      	ldrb	r2, [r7, #15]
 80022be:	7bfb      	ldrb	r3, [r7, #15]
 80022c0:	f1c3 0302 	rsb	r3, r3, #2
 80022c4:	3210      	adds	r2, #16
 80022c6:	443a      	add	r2, r7
 80022c8:	f812 1c04 	ldrb.w	r1, [r2, #-4]
 80022cc:	4a16      	ldr	r2, [pc, #88]	; (8002328 <nRF24_SetTXAddress+0x88>)
 80022ce:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80022d0:	7bfb      	ldrb	r3, [r7, #15]
 80022d2:	3301      	adds	r3, #1
 80022d4:	73fb      	strb	r3, [r7, #15]
 80022d6:	7bfb      	ldrb	r3, [r7, #15]
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d9ef      	bls.n	80022bc <nRF24_SetTXAddress+0x1c>

	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80022dc:	2300      	movs	r3, #0
 80022de:	73fb      	strb	r3, [r7, #15]
 80022e0:	e00d      	b.n	80022fe <nRF24_SetTXAddress+0x5e>
		address_rev[NRF24_ADDR_SIZE - 1 - i] = address[i];
 80022e2:	7bfb      	ldrb	r3, [r7, #15]
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	441a      	add	r2, r3
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	f1c3 0302 	rsb	r3, r3, #2
 80022ee:	7812      	ldrb	r2, [r2, #0]
 80022f0:	3310      	adds	r3, #16
 80022f2:	443b      	add	r3, r7
 80022f4:	f803 2c04 	strb.w	r2, [r3, #-4]
	for(i = 0; i<NRF24_ADDR_SIZE; i++)
 80022f8:	7bfb      	ldrb	r3, [r7, #15]
 80022fa:	3301      	adds	r3, #1
 80022fc:	73fb      	strb	r3, [r7, #15]
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	2b02      	cmp	r3, #2
 8002302:	d9ee      	bls.n	80022e2 <nRF24_SetTXAddress+0x42>
	//make pipe 0 address backup;

	nRF24_WriteRegisters(NRF24_RX_ADDR_P0, address_rev, NRF24_ADDR_SIZE); // Pipe 0 must be same for auto ACk
 8002304:	f107 030c 	add.w	r3, r7, #12
 8002308:	2203      	movs	r2, #3
 800230a:	4619      	mov	r1, r3
 800230c:	200a      	movs	r0, #10
 800230e:	f7ff fd89 	bl	8001e24 <nRF24_WriteRegisters>
	nRF24_WriteRegisters(NRF24_TX_ADDR, address_rev, NRF24_ADDR_SIZE);
 8002312:	f107 030c 	add.w	r3, r7, #12
 8002316:	2203      	movs	r2, #3
 8002318:	4619      	mov	r1, r3
 800231a:	2010      	movs	r0, #16
 800231c:	f7ff fd82 	bl	8001e24 <nRF24_WriteRegisters>

}
 8002320:	bf00      	nop
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20000088 	.word	0x20000088

0800232c <nRF24_ReadRXPaylaod>:
	}while(!((status & (1<<NRF24_MAX_RT)) || (status & (1<<NRF24_TX_DS))));

}

void nRF24_ReadRXPaylaod(uint8_t *data)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
	nRF24_ReadRegisters(NRF24_CMD_R_RX_PAYLOAD, data, NRF24_PAYLOAD_SIZE);
 8002334:	2209      	movs	r2, #9
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	2061      	movs	r0, #97	; 0x61
 800233a:	f7ff fd29 	bl	8001d90 <nRF24_ReadRegisters>
	nRF24_WriteRegister(NRF24_STATUS, (1<NRF24_RX_DR));
 800233e:	2101      	movs	r1, #1
 8002340:	2007      	movs	r0, #7
 8002342:	f7ff fd49 	bl	8001dd8 <nRF24_WriteRegister>
	if(nRF24_ReadStatus() & (1<<NRF24_TX_DS))
 8002346:	f7ff fdab 	bl	8001ea0 <nRF24_ReadStatus>
 800234a:	4603      	mov	r3, r0
 800234c:	f003 0320 	and.w	r3, r3, #32
 8002350:	2b00      	cmp	r3, #0
 8002352:	d003      	beq.n	800235c <nRF24_ReadRXPaylaod+0x30>
		nRF24_WriteRegister(NRF24_STATUS, (1<<NRF24_TX_DS));
 8002354:	2120      	movs	r1, #32
 8002356:	2007      	movs	r0, #7
 8002358:	f7ff fd3e 	bl	8001dd8 <nRF24_WriteRegister>
}
 800235c:	bf00      	nop
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <nRF24_RXAvailible>:


uint8_t nRF24_RXAvailible(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
	uint8_t status = nRF24_ReadStatus();
 800236a:	f7ff fd99 	bl	8001ea0 <nRF24_ReadStatus>
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]

	// RX FIFO Interrupt
	if ((status & (1 << 6)))
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002378:	2b00      	cmp	r3, #0
 800237a:	d00c      	beq.n	8002396 <nRF24_RXAvailible+0x32>
	{
		nrf24_rx_flag = 1;
 800237c:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <nRF24_RXAvailible+0x3c>)
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]
		status |= (1<<6); // Interrupt flag clear
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002388:	71fb      	strb	r3, [r7, #7]
		nRF24_WriteStatus(status);
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff fd8f 	bl	8001eb0 <nRF24_WriteStatus>
		return 1;
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <nRF24_RXAvailible+0x34>
	}
	return 0;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3708      	adds	r7, #8
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	2000008b 	.word	0x2000008b

080023a4 <nRF24_Init>:

void nRF24_Init(SPI_HandleTypeDef *hspi)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
	hspi_nrf = hspi;
 80023ac:	4a1e      	ldr	r2, [pc, #120]	; (8002428 <nRF24_Init+0x84>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6013      	str	r3, [r2, #0]

	NRF24_CE_LOW;
 80023b2:	2200      	movs	r2, #0
 80023b4:	2102      	movs	r1, #2
 80023b6:	481d      	ldr	r0, [pc, #116]	; (800242c <nRF24_Init+0x88>)
 80023b8:	f000 fff0 	bl	800339c <HAL_GPIO_WritePin>
	NRF24_CSN_HIGH;
 80023bc:	2201      	movs	r2, #1
 80023be:	2104      	movs	r1, #4
 80023c0:	481a      	ldr	r0, [pc, #104]	; (800242c <nRF24_Init+0x88>)
 80023c2:	f000 ffeb 	bl	800339c <HAL_GPIO_WritePin>

	HAL_Delay(5);
 80023c6:	2005      	movs	r0, #5
 80023c8:	f000 fd52 	bl	8002e70 <HAL_Delay>

	nRF24_SetDataRate(NRF24_RF_DR_250KBPS); // Data Rate
 80023cc:	2002      	movs	r0, #2
 80023ce:	f7ff fdca 	bl	8001f66 <nRF24_SetDataRate>
	nRF24_EnableCRC(1); // Enable CRC
 80023d2:	2001      	movs	r0, #1
 80023d4:	f7ff fe22 	bl	800201c <nRF24_EnableCRC>
	nRF24_SetCRCLength(NRF24_CRC_WIDTH_1B); // CRC Length 1 byte
 80023d8:	2000      	movs	r0, #0
 80023da:	f7ff fe3c 	bl	8002056 <nRF24_SetCRCLength>
	nRF24_SetPALevel(NRF24_PA_PWR_0dBM);
 80023de:	2003      	movs	r0, #3
 80023e0:	f7ff fda2 	bl	8001f28 <nRF24_SetPALevel>
	nRF24_SetRetries(0x04, 0x07); // 1000us, 7 times
 80023e4:	2107      	movs	r1, #7
 80023e6:	2004      	movs	r0, #4
 80023e8:	f7ff fe52 	bl	8002090 <nRF24_SetRetries>
	nRF24_WriteRegister(NRF24_DYNPD, 0); // Disable dynamic payloads for all pipes
 80023ec:	2100      	movs	r1, #0
 80023ee:	201c      	movs	r0, #28
 80023f0:	f7ff fcf2 	bl	8001dd8 <nRF24_WriteRegister>
	nRF24_SetRFChannel(10); // Set RF channel for transmission
 80023f4:	200a      	movs	r0, #10
 80023f6:	f7ff fe66 	bl	80020c6 <nRF24_SetRFChannel>
	nRF24_SetPayloadSize(0, NRF24_PAYLOAD_SIZE); // Set 32 bytes payload for pipe 0
 80023fa:	2109      	movs	r1, #9
 80023fc:	2000      	movs	r0, #0
 80023fe:	f7ff fe73 	bl	80020e8 <nRF24_SetPayloadSize>
	nRF24_EnablePipe(0, 1); // Enable pipe 0
 8002402:	2101      	movs	r1, #1
 8002404:	2000      	movs	r0, #0
 8002406:	f7ff fe8b 	bl	8002120 <nRF24_EnablePipe>
	nRF24_AutoACK(0, 1); // Enable auto ACK for pipe 0
 800240a:	2101      	movs	r1, #1
 800240c:	2000      	movs	r0, #0
 800240e:	f7ff febc 	bl	800218a <nRF24_AutoACK>
	nRF24_SetAddressWidth(NRF24_ADDR_SIZE); // Set address size
 8002412:	2003      	movs	r0, #3
 8002414:	f7ff feee 	bl	80021f4 <nRF24_SetAddressWidth>

	HAL_Delay(20);
 8002418:	2014      	movs	r0, #20
 800241a:	f000 fd29 	bl	8002e70 <HAL_Delay>

}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000084 	.word	0x20000084
 800242c:	40020400 	.word	0x40020400

08002430 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002434:	4b17      	ldr	r3, [pc, #92]	; (8002494 <MX_SPI2_Init+0x64>)
 8002436:	4a18      	ldr	r2, [pc, #96]	; (8002498 <MX_SPI2_Init+0x68>)
 8002438:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800243a:	4b16      	ldr	r3, [pc, #88]	; (8002494 <MX_SPI2_Init+0x64>)
 800243c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002440:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002442:	4b14      	ldr	r3, [pc, #80]	; (8002494 <MX_SPI2_Init+0x64>)
 8002444:	2200      	movs	r2, #0
 8002446:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002448:	4b12      	ldr	r3, [pc, #72]	; (8002494 <MX_SPI2_Init+0x64>)
 800244a:	2200      	movs	r2, #0
 800244c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800244e:	4b11      	ldr	r3, [pc, #68]	; (8002494 <MX_SPI2_Init+0x64>)
 8002450:	2200      	movs	r2, #0
 8002452:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002454:	4b0f      	ldr	r3, [pc, #60]	; (8002494 <MX_SPI2_Init+0x64>)
 8002456:	2200      	movs	r2, #0
 8002458:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800245a:	4b0e      	ldr	r3, [pc, #56]	; (8002494 <MX_SPI2_Init+0x64>)
 800245c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002460:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002462:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <MX_SPI2_Init+0x64>)
 8002464:	2210      	movs	r2, #16
 8002466:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002468:	4b0a      	ldr	r3, [pc, #40]	; (8002494 <MX_SPI2_Init+0x64>)
 800246a:	2200      	movs	r2, #0
 800246c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <MX_SPI2_Init+0x64>)
 8002470:	2200      	movs	r2, #0
 8002472:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002474:	4b07      	ldr	r3, [pc, #28]	; (8002494 <MX_SPI2_Init+0x64>)
 8002476:	2200      	movs	r2, #0
 8002478:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <MX_SPI2_Init+0x64>)
 800247c:	220a      	movs	r2, #10
 800247e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002480:	4804      	ldr	r0, [pc, #16]	; (8002494 <MX_SPI2_Init+0x64>)
 8002482:	f001 fdb3 	bl	8003fec <HAL_SPI_Init>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800248c:	f7ff fc2a 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}
 8002494:	2000008c 	.word	0x2000008c
 8002498:	40003800 	.word	0x40003800

0800249c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b08a      	sub	sp, #40	; 0x28
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a4:	f107 0314 	add.w	r3, r7, #20
 80024a8:	2200      	movs	r2, #0
 80024aa:	601a      	str	r2, [r3, #0]
 80024ac:	605a      	str	r2, [r3, #4]
 80024ae:	609a      	str	r2, [r3, #8]
 80024b0:	60da      	str	r2, [r3, #12]
 80024b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a17      	ldr	r2, [pc, #92]	; (8002518 <HAL_SPI_MspInit+0x7c>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d128      	bne.n	8002510 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80024be:	4b17      	ldr	r3, [pc, #92]	; (800251c <HAL_SPI_MspInit+0x80>)
 80024c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c2:	4a16      	ldr	r2, [pc, #88]	; (800251c <HAL_SPI_MspInit+0x80>)
 80024c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024c8:	6253      	str	r3, [r2, #36]	; 0x24
 80024ca:	4b14      	ldr	r3, [pc, #80]	; (800251c <HAL_SPI_MspInit+0x80>)
 80024cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024d2:	613b      	str	r3, [r7, #16]
 80024d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d6:	4b11      	ldr	r3, [pc, #68]	; (800251c <HAL_SPI_MspInit+0x80>)
 80024d8:	69db      	ldr	r3, [r3, #28]
 80024da:	4a10      	ldr	r2, [pc, #64]	; (800251c <HAL_SPI_MspInit+0x80>)
 80024dc:	f043 0302 	orr.w	r3, r3, #2
 80024e0:	61d3      	str	r3, [r2, #28]
 80024e2:	4b0e      	ldr	r3, [pc, #56]	; (800251c <HAL_SPI_MspInit+0x80>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80024ee:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80024f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f4:	2302      	movs	r3, #2
 80024f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fc:	2303      	movs	r3, #3
 80024fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002500:	2305      	movs	r3, #5
 8002502:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002504:	f107 0314 	add.w	r3, r7, #20
 8002508:	4619      	mov	r1, r3
 800250a:	4805      	ldr	r0, [pc, #20]	; (8002520 <HAL_SPI_MspInit+0x84>)
 800250c:	f000 fdb6 	bl	800307c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002510:	bf00      	nop
 8002512:	3728      	adds	r7, #40	; 0x28
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40003800 	.word	0x40003800
 800251c:	40023800 	.word	0x40023800
 8002520:	40020400 	.word	0x40020400

08002524 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800252a:	4b15      	ldr	r3, [pc, #84]	; (8002580 <HAL_MspInit+0x5c>)
 800252c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800252e:	4a14      	ldr	r2, [pc, #80]	; (8002580 <HAL_MspInit+0x5c>)
 8002530:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002534:	6253      	str	r3, [r2, #36]	; 0x24
 8002536:	4b12      	ldr	r3, [pc, #72]	; (8002580 <HAL_MspInit+0x5c>)
 8002538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800253a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002542:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <HAL_MspInit+0x5c>)
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	4a0e      	ldr	r2, [pc, #56]	; (8002580 <HAL_MspInit+0x5c>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6213      	str	r3, [r2, #32]
 800254e:	4b0c      	ldr	r3, [pc, #48]	; (8002580 <HAL_MspInit+0x5c>)
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	f003 0301 	and.w	r3, r3, #1
 8002556:	60bb      	str	r3, [r7, #8]
 8002558:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800255a:	4b09      	ldr	r3, [pc, #36]	; (8002580 <HAL_MspInit+0x5c>)
 800255c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800255e:	4a08      	ldr	r2, [pc, #32]	; (8002580 <HAL_MspInit+0x5c>)
 8002560:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002564:	6253      	str	r3, [r2, #36]	; 0x24
 8002566:	4b06      	ldr	r3, [pc, #24]	; (8002580 <HAL_MspInit+0x5c>)
 8002568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256e:	607b      	str	r3, [r7, #4]
 8002570:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002572:	2007      	movs	r0, #7
 8002574:	f000 fd4e 	bl	8003014 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002578:	bf00      	nop
 800257a:	3710      	adds	r7, #16
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40023800 	.word	0x40023800

08002584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002588:	e7fe      	b.n	8002588 <NMI_Handler+0x4>

0800258a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258e:	e7fe      	b.n	800258e <HardFault_Handler+0x4>

08002590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002594:	e7fe      	b.n	8002594 <MemManage_Handler+0x4>

08002596 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800259a:	e7fe      	b.n	800259a <BusFault_Handler+0x4>

0800259c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <UsageFault_Handler+0x4>

080025a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80025a6:	bf00      	nop
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr

080025ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc80      	pop	{r7}
 80025c4:	4770      	bx	lr

080025c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025ca:	f000 fc35 	bl	8002e38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025d2:	b480      	push	{r7}
 80025d4:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d6:	bf00      	nop
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr
	...

080025e0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08a      	sub	sp, #40	; 0x28
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025e6:	f107 0318 	add.w	r3, r7, #24
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	609a      	str	r2, [r3, #8]
 80025f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f4:	f107 0310 	add.w	r3, r7, #16
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025fe:	463b      	mov	r3, r7
 8002600:	2200      	movs	r2, #0
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	605a      	str	r2, [r3, #4]
 8002606:	609a      	str	r2, [r3, #8]
 8002608:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800260a:	4b33      	ldr	r3, [pc, #204]	; (80026d8 <MX_TIM2_Init+0xf8>)
 800260c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002610:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 30-1;
 8002612:	4b31      	ldr	r3, [pc, #196]	; (80026d8 <MX_TIM2_Init+0xf8>)
 8002614:	221d      	movs	r2, #29
 8002616:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002618:	4b2f      	ldr	r3, [pc, #188]	; (80026d8 <MX_TIM2_Init+0xf8>)
 800261a:	2200      	movs	r2, #0
 800261c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 800261e:	4b2e      	ldr	r3, [pc, #184]	; (80026d8 <MX_TIM2_Init+0xf8>)
 8002620:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002624:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002626:	4b2c      	ldr	r3, [pc, #176]	; (80026d8 <MX_TIM2_Init+0xf8>)
 8002628:	2200      	movs	r2, #0
 800262a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800262c:	4b2a      	ldr	r3, [pc, #168]	; (80026d8 <MX_TIM2_Init+0xf8>)
 800262e:	2200      	movs	r2, #0
 8002630:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002632:	4829      	ldr	r0, [pc, #164]	; (80026d8 <MX_TIM2_Init+0xf8>)
 8002634:	f002 fa9e 	bl	8004b74 <HAL_TIM_Base_Init>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 800263e:	f7ff fb51 	bl	8001ce4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002642:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002646:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002648:	f107 0318 	add.w	r3, r7, #24
 800264c:	4619      	mov	r1, r3
 800264e:	4822      	ldr	r0, [pc, #136]	; (80026d8 <MX_TIM2_Init+0xf8>)
 8002650:	f002 fc70 	bl	8004f34 <HAL_TIM_ConfigClockSource>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800265a:	f7ff fb43 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800265e:	481e      	ldr	r0, [pc, #120]	; (80026d8 <MX_TIM2_Init+0xf8>)
 8002660:	f002 fac7 	bl	8004bf2 <HAL_TIM_PWM_Init>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800266a:	f7ff fb3b 	bl	8001ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002672:	2300      	movs	r3, #0
 8002674:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002676:	f107 0310 	add.w	r3, r7, #16
 800267a:	4619      	mov	r1, r3
 800267c:	4816      	ldr	r0, [pc, #88]	; (80026d8 <MX_TIM2_Init+0xf8>)
 800267e:	f002 ff41 	bl	8005504 <HAL_TIMEx_MasterConfigSynchronization>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d001      	beq.n	800268c <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8002688:	f7ff fb2c 	bl	8001ce4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800268c:	2360      	movs	r3, #96	; 0x60
 800268e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 8002690:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8002694:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002696:	2300      	movs	r3, #0
 8002698:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800269a:	2300      	movs	r3, #0
 800269c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800269e:	463b      	mov	r3, r7
 80026a0:	2200      	movs	r2, #0
 80026a2:	4619      	mov	r1, r3
 80026a4:	480c      	ldr	r0, [pc, #48]	; (80026d8 <MX_TIM2_Init+0xf8>)
 80026a6:	f002 fb83 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 80026b0:	f7ff fb18 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80026b4:	463b      	mov	r3, r7
 80026b6:	220c      	movs	r2, #12
 80026b8:	4619      	mov	r1, r3
 80026ba:	4807      	ldr	r0, [pc, #28]	; (80026d8 <MX_TIM2_Init+0xf8>)
 80026bc:	f002 fb78 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 80026c6:	f7ff fb0d 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80026ca:	4803      	ldr	r0, [pc, #12]	; (80026d8 <MX_TIM2_Init+0xf8>)
 80026cc:	f000 f9f0 	bl	8002ab0 <HAL_TIM_MspPostInit>

}
 80026d0:	bf00      	nop
 80026d2:	3728      	adds	r7, #40	; 0x28
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	200000e4 	.word	0x200000e4

080026dc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b08a      	sub	sp, #40	; 0x28
 80026e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026e2:	f107 0318 	add.w	r3, r7, #24
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]
 80026ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026f0:	f107 0310 	add.w	r3, r7, #16
 80026f4:	2200      	movs	r2, #0
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026fa:	463b      	mov	r3, r7
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002706:	4b38      	ldr	r3, [pc, #224]	; (80027e8 <MX_TIM3_Init+0x10c>)
 8002708:	4a38      	ldr	r2, [pc, #224]	; (80027ec <MX_TIM3_Init+0x110>)
 800270a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 800270c:	4b36      	ldr	r3, [pc, #216]	; (80027e8 <MX_TIM3_Init+0x10c>)
 800270e:	220f      	movs	r2, #15
 8002710:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002712:	4b35      	ldr	r3, [pc, #212]	; (80027e8 <MX_TIM3_Init+0x10c>)
 8002714:	2200      	movs	r2, #0
 8002716:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002718:	4b33      	ldr	r3, [pc, #204]	; (80027e8 <MX_TIM3_Init+0x10c>)
 800271a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800271e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002720:	4b31      	ldr	r3, [pc, #196]	; (80027e8 <MX_TIM3_Init+0x10c>)
 8002722:	2200      	movs	r2, #0
 8002724:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002726:	4b30      	ldr	r3, [pc, #192]	; (80027e8 <MX_TIM3_Init+0x10c>)
 8002728:	2200      	movs	r2, #0
 800272a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800272c:	482e      	ldr	r0, [pc, #184]	; (80027e8 <MX_TIM3_Init+0x10c>)
 800272e:	f002 fa21 	bl	8004b74 <HAL_TIM_Base_Init>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002738:	f7ff fad4 	bl	8001ce4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800273c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002740:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002742:	f107 0318 	add.w	r3, r7, #24
 8002746:	4619      	mov	r1, r3
 8002748:	4827      	ldr	r0, [pc, #156]	; (80027e8 <MX_TIM3_Init+0x10c>)
 800274a:	f002 fbf3 	bl	8004f34 <HAL_TIM_ConfigClockSource>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002754:	f7ff fac6 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002758:	4823      	ldr	r0, [pc, #140]	; (80027e8 <MX_TIM3_Init+0x10c>)
 800275a:	f002 fa4a 	bl	8004bf2 <HAL_TIM_PWM_Init>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002764:	f7ff fabe 	bl	8001ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002768:	2300      	movs	r3, #0
 800276a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002770:	f107 0310 	add.w	r3, r7, #16
 8002774:	4619      	mov	r1, r3
 8002776:	481c      	ldr	r0, [pc, #112]	; (80027e8 <MX_TIM3_Init+0x10c>)
 8002778:	f002 fec4 	bl	8005504 <HAL_TIMEx_MasterConfigSynchronization>
 800277c:	4603      	mov	r3, r0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d001      	beq.n	8002786 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002782:	f7ff faaf 	bl	8001ce4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002786:	2360      	movs	r3, #96	; 0x60
 8002788:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800278a:	2300      	movs	r3, #0
 800278c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800278e:	2300      	movs	r3, #0
 8002790:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002796:	463b      	mov	r3, r7
 8002798:	2200      	movs	r2, #0
 800279a:	4619      	mov	r1, r3
 800279c:	4812      	ldr	r0, [pc, #72]	; (80027e8 <MX_TIM3_Init+0x10c>)
 800279e:	f002 fb07 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80027a8:	f7ff fa9c 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80027ac:	463b      	mov	r3, r7
 80027ae:	2204      	movs	r2, #4
 80027b0:	4619      	mov	r1, r3
 80027b2:	480d      	ldr	r0, [pc, #52]	; (80027e8 <MX_TIM3_Init+0x10c>)
 80027b4:	f002 fafc 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80027be:	f7ff fa91 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80027c2:	463b      	mov	r3, r7
 80027c4:	2208      	movs	r2, #8
 80027c6:	4619      	mov	r1, r3
 80027c8:	4807      	ldr	r0, [pc, #28]	; (80027e8 <MX_TIM3_Init+0x10c>)
 80027ca:	f002 faf1 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 80027d4:	f7ff fa86 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80027d8:	4803      	ldr	r0, [pc, #12]	; (80027e8 <MX_TIM3_Init+0x10c>)
 80027da:	f000 f969 	bl	8002ab0 <HAL_TIM_MspPostInit>

}
 80027de:	bf00      	nop
 80027e0:	3728      	adds	r7, #40	; 0x28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000124 	.word	0x20000124
 80027ec:	40000400 	.word	0x40000400

080027f0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	; 0x28
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027f6:	f107 0318 	add.w	r3, r7, #24
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002804:	f107 0310 	add.w	r3, r7, #16
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]
 800280c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800280e:	463b      	mov	r3, r7
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800281a:	4b3d      	ldr	r3, [pc, #244]	; (8002910 <MX_TIM4_Init+0x120>)
 800281c:	4a3d      	ldr	r2, [pc, #244]	; (8002914 <MX_TIM4_Init+0x124>)
 800281e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 15;
 8002820:	4b3b      	ldr	r3, [pc, #236]	; (8002910 <MX_TIM4_Init+0x120>)
 8002822:	220f      	movs	r2, #15
 8002824:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002826:	4b3a      	ldr	r3, [pc, #232]	; (8002910 <MX_TIM4_Init+0x120>)
 8002828:	2200      	movs	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800282c:	4b38      	ldr	r3, [pc, #224]	; (8002910 <MX_TIM4_Init+0x120>)
 800282e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002832:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002834:	4b36      	ldr	r3, [pc, #216]	; (8002910 <MX_TIM4_Init+0x120>)
 8002836:	2200      	movs	r2, #0
 8002838:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800283a:	4b35      	ldr	r3, [pc, #212]	; (8002910 <MX_TIM4_Init+0x120>)
 800283c:	2200      	movs	r2, #0
 800283e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002840:	4833      	ldr	r0, [pc, #204]	; (8002910 <MX_TIM4_Init+0x120>)
 8002842:	f002 f997 	bl	8004b74 <HAL_TIM_Base_Init>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 800284c:	f7ff fa4a 	bl	8001ce4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002854:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002856:	f107 0318 	add.w	r3, r7, #24
 800285a:	4619      	mov	r1, r3
 800285c:	482c      	ldr	r0, [pc, #176]	; (8002910 <MX_TIM4_Init+0x120>)
 800285e:	f002 fb69 	bl	8004f34 <HAL_TIM_ConfigClockSource>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002868:	f7ff fa3c 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800286c:	4828      	ldr	r0, [pc, #160]	; (8002910 <MX_TIM4_Init+0x120>)
 800286e:	f002 f9c0 	bl	8004bf2 <HAL_TIM_PWM_Init>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002878:	f7ff fa34 	bl	8001ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800287c:	2300      	movs	r3, #0
 800287e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002884:	f107 0310 	add.w	r3, r7, #16
 8002888:	4619      	mov	r1, r3
 800288a:	4821      	ldr	r0, [pc, #132]	; (8002910 <MX_TIM4_Init+0x120>)
 800288c:	f002 fe3a 	bl	8005504 <HAL_TIMEx_MasterConfigSynchronization>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8002896:	f7ff fa25 	bl	8001ce4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800289a:	2360      	movs	r3, #96	; 0x60
 800289c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800289e:	2300      	movs	r3, #0
 80028a0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a6:	2300      	movs	r3, #0
 80028a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028aa:	463b      	mov	r3, r7
 80028ac:	2200      	movs	r2, #0
 80028ae:	4619      	mov	r1, r3
 80028b0:	4817      	ldr	r0, [pc, #92]	; (8002910 <MX_TIM4_Init+0x120>)
 80028b2:	f002 fa7d 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80028bc:	f7ff fa12 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80028c0:	463b      	mov	r3, r7
 80028c2:	2204      	movs	r2, #4
 80028c4:	4619      	mov	r1, r3
 80028c6:	4812      	ldr	r0, [pc, #72]	; (8002910 <MX_TIM4_Init+0x120>)
 80028c8:	f002 fa72 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM4_Init+0xe6>
  {
    Error_Handler();
 80028d2:	f7ff fa07 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80028d6:	463b      	mov	r3, r7
 80028d8:	2208      	movs	r2, #8
 80028da:	4619      	mov	r1, r3
 80028dc:	480c      	ldr	r0, [pc, #48]	; (8002910 <MX_TIM4_Init+0x120>)
 80028de:	f002 fa67 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_TIM4_Init+0xfc>
  {
    Error_Handler();
 80028e8:	f7ff f9fc 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028ec:	463b      	mov	r3, r7
 80028ee:	220c      	movs	r2, #12
 80028f0:	4619      	mov	r1, r3
 80028f2:	4807      	ldr	r0, [pc, #28]	; (8002910 <MX_TIM4_Init+0x120>)
 80028f4:	f002 fa5c 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <MX_TIM4_Init+0x112>
  {
    Error_Handler();
 80028fe:	f7ff f9f1 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002902:	4803      	ldr	r0, [pc, #12]	; (8002910 <MX_TIM4_Init+0x120>)
 8002904:	f000 f8d4 	bl	8002ab0 <HAL_TIM_MspPostInit>

}
 8002908:	bf00      	nop
 800290a:	3728      	adds	r7, #40	; 0x28
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	20000164 	.word	0x20000164
 8002914:	40000800 	.word	0x40000800

08002918 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b08a      	sub	sp, #40	; 0x28
 800291c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800291e:	f107 0318 	add.w	r3, r7, #24
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
 8002926:	605a      	str	r2, [r3, #4]
 8002928:	609a      	str	r2, [r3, #8]
 800292a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800292c:	f107 0310 	add.w	r3, r7, #16
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002936:	463b      	mov	r3, r7
 8002938:	2200      	movs	r2, #0
 800293a:	601a      	str	r2, [r3, #0]
 800293c:	605a      	str	r2, [r3, #4]
 800293e:	609a      	str	r2, [r3, #8]
 8002940:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002942:	4b2d      	ldr	r3, [pc, #180]	; (80029f8 <MX_TIM5_Init+0xe0>)
 8002944:	4a2d      	ldr	r2, [pc, #180]	; (80029fc <MX_TIM5_Init+0xe4>)
 8002946:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 8002948:	4b2b      	ldr	r3, [pc, #172]	; (80029f8 <MX_TIM5_Init+0xe0>)
 800294a:	220f      	movs	r2, #15
 800294c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800294e:	4b2a      	ldr	r3, [pc, #168]	; (80029f8 <MX_TIM5_Init+0xe0>)
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8002954:	4b28      	ldr	r3, [pc, #160]	; (80029f8 <MX_TIM5_Init+0xe0>)
 8002956:	f240 32e7 	movw	r2, #999	; 0x3e7
 800295a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800295c:	4b26      	ldr	r3, [pc, #152]	; (80029f8 <MX_TIM5_Init+0xe0>)
 800295e:	2200      	movs	r2, #0
 8002960:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002962:	4b25      	ldr	r3, [pc, #148]	; (80029f8 <MX_TIM5_Init+0xe0>)
 8002964:	2200      	movs	r2, #0
 8002966:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002968:	4823      	ldr	r0, [pc, #140]	; (80029f8 <MX_TIM5_Init+0xe0>)
 800296a:	f002 f903 	bl	8004b74 <HAL_TIM_Base_Init>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8002974:	f7ff f9b6 	bl	8001ce4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800297c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800297e:	f107 0318 	add.w	r3, r7, #24
 8002982:	4619      	mov	r1, r3
 8002984:	481c      	ldr	r0, [pc, #112]	; (80029f8 <MX_TIM5_Init+0xe0>)
 8002986:	f002 fad5 	bl	8004f34 <HAL_TIM_ConfigClockSource>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002990:	f7ff f9a8 	bl	8001ce4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002994:	4818      	ldr	r0, [pc, #96]	; (80029f8 <MX_TIM5_Init+0xe0>)
 8002996:	f002 f92c 	bl	8004bf2 <HAL_TIM_PWM_Init>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80029a0:	f7ff f9a0 	bl	8001ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a4:	2300      	movs	r3, #0
 80029a6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a8:	2300      	movs	r3, #0
 80029aa:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80029ac:	f107 0310 	add.w	r3, r7, #16
 80029b0:	4619      	mov	r1, r3
 80029b2:	4811      	ldr	r0, [pc, #68]	; (80029f8 <MX_TIM5_Init+0xe0>)
 80029b4:	f002 fda6 	bl	8005504 <HAL_TIMEx_MasterConfigSynchronization>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 80029be:	f7ff f991 	bl	8001ce4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029c2:	2360      	movs	r3, #96	; 0x60
 80029c4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029ca:	2300      	movs	r3, #0
 80029cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029ce:	2300      	movs	r3, #0
 80029d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029d2:	463b      	mov	r3, r7
 80029d4:	2204      	movs	r2, #4
 80029d6:	4619      	mov	r1, r3
 80029d8:	4807      	ldr	r0, [pc, #28]	; (80029f8 <MX_TIM5_Init+0xe0>)
 80029da:	f002 f9e9 	bl	8004db0 <HAL_TIM_PWM_ConfigChannel>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80029e4:	f7ff f97e 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80029e8:	4803      	ldr	r0, [pc, #12]	; (80029f8 <MX_TIM5_Init+0xe0>)
 80029ea:	f000 f861 	bl	8002ab0 <HAL_TIM_MspPostInit>

}
 80029ee:	bf00      	nop
 80029f0:	3728      	adds	r7, #40	; 0x28
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	200001a4 	.word	0x200001a4
 80029fc:	40000c00 	.word	0x40000c00

08002a00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b087      	sub	sp, #28
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a10:	d10c      	bne.n	8002a2c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a12:	4b23      	ldr	r3, [pc, #140]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a16:	4a22      	ldr	r2, [pc, #136]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	6253      	str	r3, [r2, #36]	; 0x24
 8002a1e:	4b20      	ldr	r3, [pc, #128]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	617b      	str	r3, [r7, #20]
 8002a28:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002a2a:	e034      	b.n	8002a96 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM3)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a1c      	ldr	r2, [pc, #112]	; (8002aa4 <HAL_TIM_Base_MspInit+0xa4>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d10c      	bne.n	8002a50 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a36:	4b1a      	ldr	r3, [pc, #104]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3a:	4a19      	ldr	r2, [pc, #100]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a3c:	f043 0302 	orr.w	r3, r3, #2
 8002a40:	6253      	str	r3, [r2, #36]	; 0x24
 8002a42:	4b17      	ldr	r3, [pc, #92]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	f003 0302 	and.w	r3, r3, #2
 8002a4a:	613b      	str	r3, [r7, #16]
 8002a4c:	693b      	ldr	r3, [r7, #16]
}
 8002a4e:	e022      	b.n	8002a96 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM4)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a14      	ldr	r2, [pc, #80]	; (8002aa8 <HAL_TIM_Base_MspInit+0xa8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d10c      	bne.n	8002a74 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002a5a:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	4a10      	ldr	r2, [pc, #64]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a60:	f043 0304 	orr.w	r3, r3, #4
 8002a64:	6253      	str	r3, [r2, #36]	; 0x24
 8002a66:	4b0e      	ldr	r3, [pc, #56]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6a:	f003 0304 	and.w	r3, r3, #4
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
}
 8002a72:	e010      	b.n	8002a96 <HAL_TIM_Base_MspInit+0x96>
  else if(tim_baseHandle->Instance==TIM5)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a0c      	ldr	r2, [pc, #48]	; (8002aac <HAL_TIM_Base_MspInit+0xac>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d10b      	bne.n	8002a96 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002a7e:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	4a07      	ldr	r2, [pc, #28]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a84:	f043 0308 	orr.w	r3, r3, #8
 8002a88:	6253      	str	r3, [r2, #36]	; 0x24
 8002a8a:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <HAL_TIM_Base_MspInit+0xa0>)
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a8e:	f003 0308 	and.w	r3, r3, #8
 8002a92:	60bb      	str	r3, [r7, #8]
 8002a94:	68bb      	ldr	r3, [r7, #8]
}
 8002a96:	bf00      	nop
 8002a98:	371c      	adds	r7, #28
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bc80      	pop	{r7}
 8002a9e:	4770      	bx	lr
 8002aa0:	40023800 	.word	0x40023800
 8002aa4:	40000400 	.word	0x40000400
 8002aa8:	40000800 	.word	0x40000800
 8002aac:	40000c00 	.word	0x40000c00

08002ab0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08e      	sub	sp, #56	; 0x38
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad0:	d13a      	bne.n	8002b48 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ad2:	4b60      	ldr	r3, [pc, #384]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002ad4:	69db      	ldr	r3, [r3, #28]
 8002ad6:	4a5f      	ldr	r2, [pc, #380]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002ad8:	f043 0302 	orr.w	r3, r3, #2
 8002adc:	61d3      	str	r3, [r2, #28]
 8002ade:	4b5d      	ldr	r3, [pc, #372]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002ae0:	69db      	ldr	r3, [r3, #28]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	623b      	str	r3, [r7, #32]
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aea:	4b5a      	ldr	r3, [pc, #360]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	4a59      	ldr	r2, [pc, #356]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	61d3      	str	r3, [r2, #28]
 8002af6:	4b57      	ldr	r3, [pc, #348]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	61fb      	str	r3, [r7, #28]
 8002b00:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = SERVO_2_Pin;
 8002b02:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002b06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b10:	2300      	movs	r3, #0
 8002b12:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b14:	2301      	movs	r3, #1
 8002b16:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_2_GPIO_Port, &GPIO_InitStruct);
 8002b18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	484e      	ldr	r0, [pc, #312]	; (8002c58 <HAL_TIM_MspPostInit+0x1a8>)
 8002b20:	f000 faac 	bl	800307c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SERVO_1_Pin;
 8002b24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b32:	2300      	movs	r3, #0
 8002b34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b36:	2301      	movs	r3, #1
 8002b38:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_1_GPIO_Port, &GPIO_InitStruct);
 8002b3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b3e:	4619      	mov	r1, r3
 8002b40:	4846      	ldr	r0, [pc, #280]	; (8002c5c <HAL_TIM_MspPostInit+0x1ac>)
 8002b42:	f000 fa9b 	bl	800307c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002b46:	e081      	b.n	8002c4c <HAL_TIM_MspPostInit+0x19c>
  else if(timHandle->Instance==TIM3)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a44      	ldr	r2, [pc, #272]	; (8002c60 <HAL_TIM_MspPostInit+0x1b0>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d138      	bne.n	8002bc4 <HAL_TIM_MspPostInit+0x114>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b52:	4b40      	ldr	r3, [pc, #256]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	4a3f      	ldr	r2, [pc, #252]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	61d3      	str	r3, [r2, #28]
 8002b5e:	4b3d      	ldr	r3, [pc, #244]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	61bb      	str	r3, [r7, #24]
 8002b68:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b6a:	4b3a      	ldr	r3, [pc, #232]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	4a39      	ldr	r2, [pc, #228]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002b70:	f043 0302 	orr.w	r3, r3, #2
 8002b74:	61d3      	str	r3, [r2, #28]
 8002b76:	4b37      	ldr	r3, [pc, #220]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	617b      	str	r3, [r7, #20]
 8002b80:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Czlon4PWM_Pin|Czlon5PWM_Pin;
 8002b82:	23c0      	movs	r3, #192	; 0xc0
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b86:	2302      	movs	r3, #2
 8002b88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b92:	2302      	movs	r3, #2
 8002b94:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	482f      	ldr	r0, [pc, #188]	; (8002c5c <HAL_TIM_MspPostInit+0x1ac>)
 8002b9e:	f000 fa6d 	bl	800307c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R_PWM_Pin;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002bb2:	2302      	movs	r3, #2
 8002bb4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(R_PWM_GPIO_Port, &GPIO_InitStruct);
 8002bb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bba:	4619      	mov	r1, r3
 8002bbc:	4826      	ldr	r0, [pc, #152]	; (8002c58 <HAL_TIM_MspPostInit+0x1a8>)
 8002bbe:	f000 fa5d 	bl	800307c <HAL_GPIO_Init>
}
 8002bc2:	e043      	b.n	8002c4c <HAL_TIM_MspPostInit+0x19c>
  else if(timHandle->Instance==TIM4)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a26      	ldr	r2, [pc, #152]	; (8002c64 <HAL_TIM_MspPostInit+0x1b4>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d11d      	bne.n	8002c0a <HAL_TIM_MspPostInit+0x15a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bce:	4b21      	ldr	r3, [pc, #132]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	4a20      	ldr	r2, [pc, #128]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002bd4:	f043 0302 	orr.w	r3, r3, #2
 8002bd8:	61d3      	str	r3, [r2, #28]
 8002bda:	4b1e      	ldr	r3, [pc, #120]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	613b      	str	r3, [r7, #16]
 8002be4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PodstawaPWM_Pin|Czlon1PWM_Pin|Czlon2PWM_Pin|Czlon3PWM_Pin;
 8002be6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002bea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bec:	2302      	movs	r3, #2
 8002bee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c00:	4619      	mov	r1, r3
 8002c02:	4815      	ldr	r0, [pc, #84]	; (8002c58 <HAL_TIM_MspPostInit+0x1a8>)
 8002c04:	f000 fa3a 	bl	800307c <HAL_GPIO_Init>
}
 8002c08:	e020      	b.n	8002c4c <HAL_TIM_MspPostInit+0x19c>
  else if(timHandle->Instance==TIM5)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a16      	ldr	r2, [pc, #88]	; (8002c68 <HAL_TIM_MspPostInit+0x1b8>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d11b      	bne.n	8002c4c <HAL_TIM_MspPostInit+0x19c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c14:	4b0f      	ldr	r3, [pc, #60]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002c16:	69db      	ldr	r3, [r3, #28]
 8002c18:	4a0e      	ldr	r2, [pc, #56]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	61d3      	str	r3, [r2, #28]
 8002c20:	4b0c      	ldr	r3, [pc, #48]	; (8002c54 <HAL_TIM_MspPostInit+0x1a4>)
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	f003 0301 	and.w	r3, r3, #1
 8002c28:	60fb      	str	r3, [r7, #12]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = L_PWM_Pin;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c30:	2302      	movs	r3, #2
 8002c32:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c34:	2300      	movs	r3, #0
 8002c36:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(L_PWM_GPIO_Port, &GPIO_InitStruct);
 8002c40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c44:	4619      	mov	r1, r3
 8002c46:	4805      	ldr	r0, [pc, #20]	; (8002c5c <HAL_TIM_MspPostInit+0x1ac>)
 8002c48:	f000 fa18 	bl	800307c <HAL_GPIO_Init>
}
 8002c4c:	bf00      	nop
 8002c4e:	3738      	adds	r7, #56	; 0x38
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40023800 	.word	0x40023800
 8002c58:	40020400 	.word	0x40020400
 8002c5c:	40020000 	.word	0x40020000
 8002c60:	40000400 	.word	0x40000400
 8002c64:	40000800 	.word	0x40000800
 8002c68:	40000c00 	.word	0x40000c00

08002c6c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c70:	4b11      	ldr	r3, [pc, #68]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002c72:	4a12      	ldr	r2, [pc, #72]	; (8002cbc <MX_USART2_UART_Init+0x50>)
 8002c74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c76:	4b10      	ldr	r3, [pc, #64]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002c78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c7e:	4b0e      	ldr	r3, [pc, #56]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c84:	4b0c      	ldr	r3, [pc, #48]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c8a:	4b0b      	ldr	r3, [pc, #44]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c90:	4b09      	ldr	r3, [pc, #36]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002c92:	220c      	movs	r2, #12
 8002c94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c96:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c9c:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ca2:	4805      	ldr	r0, [pc, #20]	; (8002cb8 <MX_USART2_UART_Init+0x4c>)
 8002ca4:	f002 fc8c 	bl	80055c0 <HAL_UART_Init>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002cae:	f7ff f819 	bl	8001ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200001e4 	.word	0x200001e4
 8002cbc:	40004400 	.word	0x40004400

08002cc0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b08a      	sub	sp, #40	; 0x28
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc8:	f107 0314 	add.w	r3, r7, #20
 8002ccc:	2200      	movs	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	605a      	str	r2, [r3, #4]
 8002cd2:	609a      	str	r2, [r3, #8]
 8002cd4:	60da      	str	r2, [r3, #12]
 8002cd6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a17      	ldr	r2, [pc, #92]	; (8002d3c <HAL_UART_MspInit+0x7c>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d127      	bne.n	8002d32 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ce2:	4b17      	ldr	r3, [pc, #92]	; (8002d40 <HAL_UART_MspInit+0x80>)
 8002ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce6:	4a16      	ldr	r2, [pc, #88]	; (8002d40 <HAL_UART_MspInit+0x80>)
 8002ce8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cec:	6253      	str	r3, [r2, #36]	; 0x24
 8002cee:	4b14      	ldr	r3, [pc, #80]	; (8002d40 <HAL_UART_MspInit+0x80>)
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf6:	613b      	str	r3, [r7, #16]
 8002cf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cfa:	4b11      	ldr	r3, [pc, #68]	; (8002d40 <HAL_UART_MspInit+0x80>)
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	4a10      	ldr	r2, [pc, #64]	; (8002d40 <HAL_UART_MspInit+0x80>)
 8002d00:	f043 0301 	orr.w	r3, r3, #1
 8002d04:	61d3      	str	r3, [r2, #28]
 8002d06:	4b0e      	ldr	r3, [pc, #56]	; (8002d40 <HAL_UART_MspInit+0x80>)
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	60fb      	str	r3, [r7, #12]
 8002d10:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002d12:	230c      	movs	r3, #12
 8002d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d16:	2302      	movs	r3, #2
 8002d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d22:	2307      	movs	r3, #7
 8002d24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d26:	f107 0314 	add.w	r3, r7, #20
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4805      	ldr	r0, [pc, #20]	; (8002d44 <HAL_UART_MspInit+0x84>)
 8002d2e:	f000 f9a5 	bl	800307c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002d32:	bf00      	nop
 8002d34:	3728      	adds	r7, #40	; 0x28
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40004400 	.word	0x40004400
 8002d40:	40023800 	.word	0x40023800
 8002d44:	40020000 	.word	0x40020000

08002d48 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d48:	f7ff fc43 	bl	80025d2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d4c:	480b      	ldr	r0, [pc, #44]	; (8002d7c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d4e:	490c      	ldr	r1, [pc, #48]	; (8002d80 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d50:	4a0c      	ldr	r2, [pc, #48]	; (8002d84 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d54:	e002      	b.n	8002d5c <LoopCopyDataInit>

08002d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d5a:	3304      	adds	r3, #4

08002d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d60:	d3f9      	bcc.n	8002d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d62:	4a09      	ldr	r2, [pc, #36]	; (8002d88 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d64:	4c09      	ldr	r4, [pc, #36]	; (8002d8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d68:	e001      	b.n	8002d6e <LoopFillZerobss>

08002d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d6c:	3204      	adds	r2, #4

08002d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d70:	d3fb      	bcc.n	8002d6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d72:	f002 fedd 	bl	8005b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d76:	f7fd fe05 	bl	8000984 <main>
  bx lr
 8002d7a:	4770      	bx	lr
  ldr r0, =_sdata
 8002d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d80:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002d84:	08005bdc 	.word	0x08005bdc
  ldr r2, =_sbss
 8002d88:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002d8c:	20000230 	.word	0x20000230

08002d90 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d90:	e7fe      	b.n	8002d90 <ADC1_IRQHandler>

08002d92 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b082      	sub	sp, #8
 8002d96:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d9c:	2003      	movs	r0, #3
 8002d9e:	f000 f939 	bl	8003014 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002da2:	2000      	movs	r0, #0
 8002da4:	f000 f80e 	bl	8002dc4 <HAL_InitTick>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d002      	beq.n	8002db4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	71fb      	strb	r3, [r7, #7]
 8002db2:	e001      	b.n	8002db8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002db4:	f7ff fbb6 	bl	8002524 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002db8:	79fb      	ldrb	r3, [r7, #7]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002dd0:	4b16      	ldr	r3, [pc, #88]	; (8002e2c <HAL_InitTick+0x68>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d022      	beq.n	8002e1e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002dd8:	4b15      	ldr	r3, [pc, #84]	; (8002e30 <HAL_InitTick+0x6c>)
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	4b13      	ldr	r3, [pc, #76]	; (8002e2c <HAL_InitTick+0x68>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002de4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dec:	4618      	mov	r0, r3
 8002dee:	f000 f938 	bl	8003062 <HAL_SYSTICK_Config>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d10f      	bne.n	8002e18 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2b0f      	cmp	r3, #15
 8002dfc:	d809      	bhi.n	8002e12 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002dfe:	2200      	movs	r2, #0
 8002e00:	6879      	ldr	r1, [r7, #4]
 8002e02:	f04f 30ff 	mov.w	r0, #4294967295
 8002e06:	f000 f910 	bl	800302a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e0a:	4a0a      	ldr	r2, [pc, #40]	; (8002e34 <HAL_InitTick+0x70>)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6013      	str	r3, [r2, #0]
 8002e10:	e007      	b.n	8002e22 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	73fb      	strb	r3, [r7, #15]
 8002e16:	e004      	b.n	8002e22 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]
 8002e1c:	e001      	b.n	8002e22 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	20000014 	.word	0x20000014
 8002e30:	2000000c 	.word	0x2000000c
 8002e34:	20000010 	.word	0x20000010

08002e38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e3c:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <HAL_IncTick+0x1c>)
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <HAL_IncTick+0x20>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4413      	add	r3, r2
 8002e46:	4a03      	ldr	r2, [pc, #12]	; (8002e54 <HAL_IncTick+0x1c>)
 8002e48:	6013      	str	r3, [r2, #0]
}
 8002e4a:	bf00      	nop
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	2000022c 	.word	0x2000022c
 8002e58:	20000014 	.word	0x20000014

08002e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e60:	4b02      	ldr	r3, [pc, #8]	; (8002e6c <HAL_GetTick+0x10>)
 8002e62:	681b      	ldr	r3, [r3, #0]
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bc80      	pop	{r7}
 8002e6a:	4770      	bx	lr
 8002e6c:	2000022c 	.word	0x2000022c

08002e70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e78:	f7ff fff0 	bl	8002e5c <HAL_GetTick>
 8002e7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e88:	d004      	beq.n	8002e94 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e8a:	4b09      	ldr	r3, [pc, #36]	; (8002eb0 <HAL_Delay+0x40>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	4413      	add	r3, r2
 8002e92:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e94:	bf00      	nop
 8002e96:	f7ff ffe1 	bl	8002e5c <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d8f7      	bhi.n	8002e96 <HAL_Delay+0x26>
  {
  }
}
 8002ea6:	bf00      	nop
 8002ea8:	bf00      	nop
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	20000014 	.word	0x20000014

08002eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f003 0307 	and.w	r3, r3, #7
 8002ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002edc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ee0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ee4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ee6:	4a04      	ldr	r2, [pc, #16]	; (8002ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	60d3      	str	r3, [r2, #12]
}
 8002eec:	bf00      	nop
 8002eee:	3714      	adds	r7, #20
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	e000ed00 	.word	0xe000ed00

08002efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f00:	4b04      	ldr	r3, [pc, #16]	; (8002f14 <__NVIC_GetPriorityGrouping+0x18>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	f003 0307 	and.w	r3, r3, #7
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bc80      	pop	{r7}
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	e000ed00 	.word	0xe000ed00

08002f18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	6039      	str	r1, [r7, #0]
 8002f22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	db0a      	blt.n	8002f42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	490c      	ldr	r1, [pc, #48]	; (8002f64 <__NVIC_SetPriority+0x4c>)
 8002f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f36:	0112      	lsls	r2, r2, #4
 8002f38:	b2d2      	uxtb	r2, r2
 8002f3a:	440b      	add	r3, r1
 8002f3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f40:	e00a      	b.n	8002f58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	b2da      	uxtb	r2, r3
 8002f46:	4908      	ldr	r1, [pc, #32]	; (8002f68 <__NVIC_SetPriority+0x50>)
 8002f48:	79fb      	ldrb	r3, [r7, #7]
 8002f4a:	f003 030f 	and.w	r3, r3, #15
 8002f4e:	3b04      	subs	r3, #4
 8002f50:	0112      	lsls	r2, r2, #4
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	440b      	add	r3, r1
 8002f56:	761a      	strb	r2, [r3, #24]
}
 8002f58:	bf00      	nop
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bc80      	pop	{r7}
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	e000e100 	.word	0xe000e100
 8002f68:	e000ed00 	.word	0xe000ed00

08002f6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b089      	sub	sp, #36	; 0x24
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	f1c3 0307 	rsb	r3, r3, #7
 8002f86:	2b04      	cmp	r3, #4
 8002f88:	bf28      	it	cs
 8002f8a:	2304      	movcs	r3, #4
 8002f8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	3304      	adds	r3, #4
 8002f92:	2b06      	cmp	r3, #6
 8002f94:	d902      	bls.n	8002f9c <NVIC_EncodePriority+0x30>
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	3b03      	subs	r3, #3
 8002f9a:	e000      	b.n	8002f9e <NVIC_EncodePriority+0x32>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fa4:	69bb      	ldr	r3, [r7, #24]
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	43da      	mvns	r2, r3
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	401a      	ands	r2, r3
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	fa01 f303 	lsl.w	r3, r1, r3
 8002fbe:	43d9      	mvns	r1, r3
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fc4:	4313      	orrs	r3, r2
         );
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3724      	adds	r7, #36	; 0x24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr

08002fd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fe0:	d301      	bcc.n	8002fe6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e00f      	b.n	8003006 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fe6:	4a0a      	ldr	r2, [pc, #40]	; (8003010 <SysTick_Config+0x40>)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	3b01      	subs	r3, #1
 8002fec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fee:	210f      	movs	r1, #15
 8002ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff4:	f7ff ff90 	bl	8002f18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ff8:	4b05      	ldr	r3, [pc, #20]	; (8003010 <SysTick_Config+0x40>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ffe:	4b04      	ldr	r3, [pc, #16]	; (8003010 <SysTick_Config+0x40>)
 8003000:	2207      	movs	r2, #7
 8003002:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	e000e010 	.word	0xe000e010

08003014 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff ff49 	bl	8002eb4 <__NVIC_SetPriorityGrouping>
}
 8003022:	bf00      	nop
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b086      	sub	sp, #24
 800302e:	af00      	add	r7, sp, #0
 8003030:	4603      	mov	r3, r0
 8003032:	60b9      	str	r1, [r7, #8]
 8003034:	607a      	str	r2, [r7, #4]
 8003036:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800303c:	f7ff ff5e 	bl	8002efc <__NVIC_GetPriorityGrouping>
 8003040:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	68b9      	ldr	r1, [r7, #8]
 8003046:	6978      	ldr	r0, [r7, #20]
 8003048:	f7ff ff90 	bl	8002f6c <NVIC_EncodePriority>
 800304c:	4602      	mov	r2, r0
 800304e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003052:	4611      	mov	r1, r2
 8003054:	4618      	mov	r0, r3
 8003056:	f7ff ff5f 	bl	8002f18 <__NVIC_SetPriority>
}
 800305a:	bf00      	nop
 800305c:	3718      	adds	r7, #24
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}

08003062 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b082      	sub	sp, #8
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f7ff ffb0 	bl	8002fd0 <SysTick_Config>
 8003070:	4603      	mov	r3, r0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800307c:	b480      	push	{r7}
 800307e:	b087      	sub	sp, #28
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003086:	2300      	movs	r3, #0
 8003088:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800308a:	2300      	movs	r3, #0
 800308c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800308e:	2300      	movs	r3, #0
 8003090:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003092:	e160      	b.n	8003356 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	2101      	movs	r1, #1
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	fa01 f303 	lsl.w	r3, r1, r3
 80030a0:	4013      	ands	r3, r2
 80030a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f000 8152 	beq.w	8003350 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	685b      	ldr	r3, [r3, #4]
 80030b0:	f003 0303 	and.w	r3, r3, #3
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d005      	beq.n	80030c4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d130      	bne.n	8003126 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	2203      	movs	r2, #3
 80030d0:	fa02 f303 	lsl.w	r3, r2, r3
 80030d4:	43db      	mvns	r3, r3
 80030d6:	693a      	ldr	r2, [r7, #16]
 80030d8:	4013      	ands	r3, r2
 80030da:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	693a      	ldr	r2, [r7, #16]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	693a      	ldr	r2, [r7, #16]
 80030f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80030fa:	2201      	movs	r2, #1
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003102:	43db      	mvns	r3, r3
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	4013      	ands	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	091b      	lsrs	r3, r3, #4
 8003110:	f003 0201 	and.w	r2, r3, #1
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	fa02 f303 	lsl.w	r3, r2, r3
 800311a:	693a      	ldr	r2, [r7, #16]
 800311c:	4313      	orrs	r3, r2
 800311e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f003 0303 	and.w	r3, r3, #3
 800312e:	2b03      	cmp	r3, #3
 8003130:	d017      	beq.n	8003162 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	2203      	movs	r2, #3
 800313e:	fa02 f303 	lsl.w	r3, r2, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	4013      	ands	r3, r2
 8003148:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	689a      	ldr	r2, [r3, #8]
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f003 0303 	and.w	r3, r3, #3
 800316a:	2b02      	cmp	r3, #2
 800316c:	d123      	bne.n	80031b6 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	08da      	lsrs	r2, r3, #3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	3208      	adds	r2, #8
 8003176:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800317a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f003 0307 	and.w	r3, r3, #7
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	220f      	movs	r2, #15
 8003186:	fa02 f303 	lsl.w	r3, r2, r3
 800318a:	43db      	mvns	r3, r3
 800318c:	693a      	ldr	r2, [r7, #16]
 800318e:	4013      	ands	r3, r2
 8003190:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	691a      	ldr	r2, [r3, #16]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f003 0307 	and.w	r3, r3, #7
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	08da      	lsrs	r2, r3, #3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3208      	adds	r2, #8
 80031b0:	6939      	ldr	r1, [r7, #16]
 80031b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	2203      	movs	r2, #3
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43db      	mvns	r3, r3
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	f003 0203 	and.w	r2, r3, #3
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	4313      	orrs	r3, r2
 80031e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	f000 80ac 	beq.w	8003350 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031f8:	4b5e      	ldr	r3, [pc, #376]	; (8003374 <HAL_GPIO_Init+0x2f8>)
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	4a5d      	ldr	r2, [pc, #372]	; (8003374 <HAL_GPIO_Init+0x2f8>)
 80031fe:	f043 0301 	orr.w	r3, r3, #1
 8003202:	6213      	str	r3, [r2, #32]
 8003204:	4b5b      	ldr	r3, [pc, #364]	; (8003374 <HAL_GPIO_Init+0x2f8>)
 8003206:	6a1b      	ldr	r3, [r3, #32]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	60bb      	str	r3, [r7, #8]
 800320e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8003210:	4a59      	ldr	r2, [pc, #356]	; (8003378 <HAL_GPIO_Init+0x2fc>)
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	089b      	lsrs	r3, r3, #2
 8003216:	3302      	adds	r3, #2
 8003218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800321c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	220f      	movs	r2, #15
 8003228:	fa02 f303 	lsl.w	r3, r2, r3
 800322c:	43db      	mvns	r3, r3
 800322e:	693a      	ldr	r2, [r7, #16]
 8003230:	4013      	ands	r3, r2
 8003232:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a51      	ldr	r2, [pc, #324]	; (800337c <HAL_GPIO_Init+0x300>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d025      	beq.n	8003288 <HAL_GPIO_Init+0x20c>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	4a50      	ldr	r2, [pc, #320]	; (8003380 <HAL_GPIO_Init+0x304>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d01f      	beq.n	8003284 <HAL_GPIO_Init+0x208>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	4a4f      	ldr	r2, [pc, #316]	; (8003384 <HAL_GPIO_Init+0x308>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d019      	beq.n	8003280 <HAL_GPIO_Init+0x204>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a4e      	ldr	r2, [pc, #312]	; (8003388 <HAL_GPIO_Init+0x30c>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d013      	beq.n	800327c <HAL_GPIO_Init+0x200>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a4d      	ldr	r2, [pc, #308]	; (800338c <HAL_GPIO_Init+0x310>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d00d      	beq.n	8003278 <HAL_GPIO_Init+0x1fc>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	4a4c      	ldr	r2, [pc, #304]	; (8003390 <HAL_GPIO_Init+0x314>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d007      	beq.n	8003274 <HAL_GPIO_Init+0x1f8>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a4b      	ldr	r2, [pc, #300]	; (8003394 <HAL_GPIO_Init+0x318>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d101      	bne.n	8003270 <HAL_GPIO_Init+0x1f4>
 800326c:	2306      	movs	r3, #6
 800326e:	e00c      	b.n	800328a <HAL_GPIO_Init+0x20e>
 8003270:	2307      	movs	r3, #7
 8003272:	e00a      	b.n	800328a <HAL_GPIO_Init+0x20e>
 8003274:	2305      	movs	r3, #5
 8003276:	e008      	b.n	800328a <HAL_GPIO_Init+0x20e>
 8003278:	2304      	movs	r3, #4
 800327a:	e006      	b.n	800328a <HAL_GPIO_Init+0x20e>
 800327c:	2303      	movs	r3, #3
 800327e:	e004      	b.n	800328a <HAL_GPIO_Init+0x20e>
 8003280:	2302      	movs	r3, #2
 8003282:	e002      	b.n	800328a <HAL_GPIO_Init+0x20e>
 8003284:	2301      	movs	r3, #1
 8003286:	e000      	b.n	800328a <HAL_GPIO_Init+0x20e>
 8003288:	2300      	movs	r3, #0
 800328a:	697a      	ldr	r2, [r7, #20]
 800328c:	f002 0203 	and.w	r2, r2, #3
 8003290:	0092      	lsls	r2, r2, #2
 8003292:	4093      	lsls	r3, r2
 8003294:	693a      	ldr	r2, [r7, #16]
 8003296:	4313      	orrs	r3, r2
 8003298:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800329a:	4937      	ldr	r1, [pc, #220]	; (8003378 <HAL_GPIO_Init+0x2fc>)
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	089b      	lsrs	r3, r3, #2
 80032a0:	3302      	adds	r3, #2
 80032a2:	693a      	ldr	r2, [r7, #16]
 80032a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032a8:	4b3b      	ldr	r3, [pc, #236]	; (8003398 <HAL_GPIO_Init+0x31c>)
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	43db      	mvns	r3, r3
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	4013      	ands	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d003      	beq.n	80032cc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80032cc:	4a32      	ldr	r2, [pc, #200]	; (8003398 <HAL_GPIO_Init+0x31c>)
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032d2:	4b31      	ldr	r3, [pc, #196]	; (8003398 <HAL_GPIO_Init+0x31c>)
 80032d4:	68db      	ldr	r3, [r3, #12]
 80032d6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	43db      	mvns	r3, r3
 80032dc:	693a      	ldr	r2, [r7, #16]
 80032de:	4013      	ands	r3, r2
 80032e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80032f6:	4a28      	ldr	r2, [pc, #160]	; (8003398 <HAL_GPIO_Init+0x31c>)
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80032fc:	4b26      	ldr	r3, [pc, #152]	; (8003398 <HAL_GPIO_Init+0x31c>)
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	43db      	mvns	r3, r3
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4013      	ands	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d003      	beq.n	8003320 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	4313      	orrs	r3, r2
 800331e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003320:	4a1d      	ldr	r2, [pc, #116]	; (8003398 <HAL_GPIO_Init+0x31c>)
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003326:	4b1c      	ldr	r3, [pc, #112]	; (8003398 <HAL_GPIO_Init+0x31c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	43db      	mvns	r3, r3
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	4013      	ands	r3, r2
 8003334:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d003      	beq.n	800334a <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	4313      	orrs	r3, r2
 8003348:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800334a:	4a13      	ldr	r2, [pc, #76]	; (8003398 <HAL_GPIO_Init+0x31c>)
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	3301      	adds	r3, #1
 8003354:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	fa22 f303 	lsr.w	r3, r2, r3
 8003360:	2b00      	cmp	r3, #0
 8003362:	f47f ae97 	bne.w	8003094 <HAL_GPIO_Init+0x18>
  }
}
 8003366:	bf00      	nop
 8003368:	bf00      	nop
 800336a:	371c      	adds	r7, #28
 800336c:	46bd      	mov	sp, r7
 800336e:	bc80      	pop	{r7}
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40023800 	.word	0x40023800
 8003378:	40010000 	.word	0x40010000
 800337c:	40020000 	.word	0x40020000
 8003380:	40020400 	.word	0x40020400
 8003384:	40020800 	.word	0x40020800
 8003388:	40020c00 	.word	0x40020c00
 800338c:	40021000 	.word	0x40021000
 8003390:	40021400 	.word	0x40021400
 8003394:	40021800 	.word	0x40021800
 8003398:	40010400 	.word	0x40010400

0800339c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	807b      	strh	r3, [r7, #2]
 80033a8:	4613      	mov	r3, r2
 80033aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80033ac:	787b      	ldrb	r3, [r7, #1]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80033b2:	887a      	ldrh	r2, [r7, #2]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80033b8:	e003      	b.n	80033c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80033ba:	887b      	ldrh	r3, [r7, #2]
 80033bc:	041a      	lsls	r2, r3, #16
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	619a      	str	r2, [r3, #24]
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..G depending on device used) to select the GPIO peripheral for STM32L1XX family devices
  * @param  GPIO_Pin specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	460b      	mov	r3, r1
 80033d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	695b      	ldr	r3, [r3, #20]
 80033dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80033de:	887a      	ldrh	r2, [r7, #2]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	4013      	ands	r3, r2
 80033e4:	041a      	lsls	r2, r3, #16
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	43d9      	mvns	r1, r3
 80033ea:	887b      	ldrh	r3, [r7, #2]
 80033ec:	400b      	ands	r3, r1
 80033ee:	431a      	orrs	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	619a      	str	r2, [r3, #24]
}
 80033f4:	bf00      	nop
 80033f6:	3714      	adds	r7, #20
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bc80      	pop	{r7}
 80033fc:	4770      	bx	lr
	...

08003400 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b088      	sub	sp, #32
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e31d      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003412:	4b94      	ldr	r3, [pc, #592]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f003 030c 	and.w	r3, r3, #12
 800341a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800341c:	4b91      	ldr	r3, [pc, #580]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003424:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b00      	cmp	r3, #0
 8003430:	d07b      	beq.n	800352a <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003432:	69bb      	ldr	r3, [r7, #24]
 8003434:	2b08      	cmp	r3, #8
 8003436:	d006      	beq.n	8003446 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	2b0c      	cmp	r3, #12
 800343c:	d10f      	bne.n	800345e <HAL_RCC_OscConfig+0x5e>
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003444:	d10b      	bne.n	800345e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003446:	4b87      	ldr	r3, [pc, #540]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d06a      	beq.n	8003528 <HAL_RCC_OscConfig+0x128>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d166      	bne.n	8003528 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e2f7      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d106      	bne.n	8003474 <HAL_RCC_OscConfig+0x74>
 8003466:	4b7f      	ldr	r3, [pc, #508]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a7e      	ldr	r2, [pc, #504]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800346c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003470:	6013      	str	r3, [r2, #0]
 8003472:	e02d      	b.n	80034d0 <HAL_RCC_OscConfig+0xd0>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10c      	bne.n	8003496 <HAL_RCC_OscConfig+0x96>
 800347c:	4b79      	ldr	r3, [pc, #484]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a78      	ldr	r2, [pc, #480]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 8003482:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003486:	6013      	str	r3, [r2, #0]
 8003488:	4b76      	ldr	r3, [pc, #472]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a75      	ldr	r2, [pc, #468]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800348e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	e01c      	b.n	80034d0 <HAL_RCC_OscConfig+0xd0>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2b05      	cmp	r3, #5
 800349c:	d10c      	bne.n	80034b8 <HAL_RCC_OscConfig+0xb8>
 800349e:	4b71      	ldr	r3, [pc, #452]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a70      	ldr	r2, [pc, #448]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	4b6e      	ldr	r3, [pc, #440]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a6d      	ldr	r2, [pc, #436]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80034b4:	6013      	str	r3, [r2, #0]
 80034b6:	e00b      	b.n	80034d0 <HAL_RCC_OscConfig+0xd0>
 80034b8:	4b6a      	ldr	r3, [pc, #424]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a69      	ldr	r2, [pc, #420]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034c2:	6013      	str	r3, [r2, #0]
 80034c4:	4b67      	ldr	r3, [pc, #412]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a66      	ldr	r2, [pc, #408]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80034ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d013      	beq.n	8003500 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d8:	f7ff fcc0 	bl	8002e5c <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034e0:	f7ff fcbc 	bl	8002e5c <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b64      	cmp	r3, #100	; 0x64
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e2ad      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80034f2:	4b5c      	ldr	r3, [pc, #368]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCC_OscConfig+0xe0>
 80034fe:	e014      	b.n	800352a <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003500:	f7ff fcac 	bl	8002e5c <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003508:	f7ff fca8 	bl	8002e5c <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b64      	cmp	r3, #100	; 0x64
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e299      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800351a:	4b52      	ldr	r3, [pc, #328]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1f0      	bne.n	8003508 <HAL_RCC_OscConfig+0x108>
 8003526:	e000      	b.n	800352a <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003528:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d05a      	beq.n	80035ec <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	2b04      	cmp	r3, #4
 800353a:	d005      	beq.n	8003548 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	2b0c      	cmp	r3, #12
 8003540:	d119      	bne.n	8003576 <HAL_RCC_OscConfig+0x176>
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d116      	bne.n	8003576 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003548:	4b46      	ldr	r3, [pc, #280]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d005      	beq.n	8003560 <HAL_RCC_OscConfig+0x160>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d001      	beq.n	8003560 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e276      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003560:	4b40      	ldr	r3, [pc, #256]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	021b      	lsls	r3, r3, #8
 800356e:	493d      	ldr	r1, [pc, #244]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 8003570:	4313      	orrs	r3, r2
 8003572:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003574:	e03a      	b.n	80035ec <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	68db      	ldr	r3, [r3, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d020      	beq.n	80035c0 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800357e:	4b3a      	ldr	r3, [pc, #232]	; (8003668 <HAL_RCC_OscConfig+0x268>)
 8003580:	2201      	movs	r2, #1
 8003582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003584:	f7ff fc6a 	bl	8002e5c <HAL_GetTick>
 8003588:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800358a:	e008      	b.n	800359e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800358c:	f7ff fc66 	bl	8002e5c <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d901      	bls.n	800359e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e257      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800359e:	4b31      	ldr	r3, [pc, #196]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0f0      	beq.n	800358c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035aa:	4b2e      	ldr	r3, [pc, #184]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	021b      	lsls	r3, r3, #8
 80035b8:	492a      	ldr	r1, [pc, #168]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	604b      	str	r3, [r1, #4]
 80035be:	e015      	b.n	80035ec <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035c0:	4b29      	ldr	r3, [pc, #164]	; (8003668 <HAL_RCC_OscConfig+0x268>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c6:	f7ff fc49 	bl	8002e5c <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035ce:	f7ff fc45 	bl	8002e5c <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e236      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80035e0:	4b20      	ldr	r3, [pc, #128]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d1f0      	bne.n	80035ce <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0310 	and.w	r3, r3, #16
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80b8 	beq.w	800376a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d170      	bne.n	80036e2 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003600:	4b18      	ldr	r3, [pc, #96]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_RCC_OscConfig+0x218>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	699b      	ldr	r3, [r3, #24]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d101      	bne.n	8003618 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e21a      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6a1a      	ldr	r2, [r3, #32]
 800361c:	4b11      	ldr	r3, [pc, #68]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003624:	429a      	cmp	r2, r3
 8003626:	d921      	bls.n	800366c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	4618      	mov	r0, r3
 800362e:	f000 fc7d 	bl	8003f2c <RCC_SetFlashLatencyFromMSIRange>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d001      	beq.n	800363c <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e208      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800363c:	4b09      	ldr	r3, [pc, #36]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	4906      	ldr	r1, [pc, #24]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800364a:	4313      	orrs	r3, r2
 800364c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800364e:	4b05      	ldr	r3, [pc, #20]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	69db      	ldr	r3, [r3, #28]
 800365a:	061b      	lsls	r3, r3, #24
 800365c:	4901      	ldr	r1, [pc, #4]	; (8003664 <HAL_RCC_OscConfig+0x264>)
 800365e:	4313      	orrs	r3, r2
 8003660:	604b      	str	r3, [r1, #4]
 8003662:	e020      	b.n	80036a6 <HAL_RCC_OscConfig+0x2a6>
 8003664:	40023800 	.word	0x40023800
 8003668:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800366c:	4b99      	ldr	r3, [pc, #612]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	4996      	ldr	r1, [pc, #600]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800367a:	4313      	orrs	r3, r2
 800367c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800367e:	4b95      	ldr	r3, [pc, #596]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	061b      	lsls	r3, r3, #24
 800368c:	4991      	ldr	r1, [pc, #580]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800368e:	4313      	orrs	r3, r2
 8003690:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	4618      	mov	r0, r3
 8003698:	f000 fc48 	bl	8003f2c <RCC_SetFlashLatencyFromMSIRange>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e1d3      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	0b5b      	lsrs	r3, r3, #13
 80036ac:	3301      	adds	r3, #1
 80036ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80036b2:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80036b6:	4a87      	ldr	r2, [pc, #540]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80036b8:	6892      	ldr	r2, [r2, #8]
 80036ba:	0912      	lsrs	r2, r2, #4
 80036bc:	f002 020f 	and.w	r2, r2, #15
 80036c0:	4985      	ldr	r1, [pc, #532]	; (80038d8 <HAL_RCC_OscConfig+0x4d8>)
 80036c2:	5c8a      	ldrb	r2, [r1, r2]
 80036c4:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80036c6:	4a85      	ldr	r2, [pc, #532]	; (80038dc <HAL_RCC_OscConfig+0x4dc>)
 80036c8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80036ca:	4b85      	ldr	r3, [pc, #532]	; (80038e0 <HAL_RCC_OscConfig+0x4e0>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff fb78 	bl	8002dc4 <HAL_InitTick>
 80036d4:	4603      	mov	r3, r0
 80036d6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80036d8:	7bfb      	ldrb	r3, [r7, #15]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d045      	beq.n	800376a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80036de:	7bfb      	ldrb	r3, [r7, #15]
 80036e0:	e1b5      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d029      	beq.n	800373e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036ea:	4b7e      	ldr	r3, [pc, #504]	; (80038e4 <HAL_RCC_OscConfig+0x4e4>)
 80036ec:	2201      	movs	r2, #1
 80036ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036f0:	f7ff fbb4 	bl	8002e5c <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036f8:	f7ff fbb0 	bl	8002e5c <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e1a1      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800370a:	4b72      	ldr	r3, [pc, #456]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003716:	4b6f      	ldr	r3, [pc, #444]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	496c      	ldr	r1, [pc, #432]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003724:	4313      	orrs	r3, r2
 8003726:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003728:	4b6a      	ldr	r3, [pc, #424]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69db      	ldr	r3, [r3, #28]
 8003734:	061b      	lsls	r3, r3, #24
 8003736:	4967      	ldr	r1, [pc, #412]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003738:	4313      	orrs	r3, r2
 800373a:	604b      	str	r3, [r1, #4]
 800373c:	e015      	b.n	800376a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800373e:	4b69      	ldr	r3, [pc, #420]	; (80038e4 <HAL_RCC_OscConfig+0x4e4>)
 8003740:	2200      	movs	r2, #0
 8003742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003744:	f7ff fb8a 	bl	8002e5c <HAL_GetTick>
 8003748:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800374c:	f7ff fb86 	bl	8002e5c <HAL_GetTick>
 8003750:	4602      	mov	r2, r0
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e177      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800375e:	4b5d      	ldr	r3, [pc, #372]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003766:	2b00      	cmp	r3, #0
 8003768:	d1f0      	bne.n	800374c <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d030      	beq.n	80037d8 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d016      	beq.n	80037ac <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800377e:	4b5a      	ldr	r3, [pc, #360]	; (80038e8 <HAL_RCC_OscConfig+0x4e8>)
 8003780:	2201      	movs	r2, #1
 8003782:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003784:	f7ff fb6a 	bl	8002e5c <HAL_GetTick>
 8003788:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800378a:	e008      	b.n	800379e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800378c:	f7ff fb66 	bl	8002e5c <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d901      	bls.n	800379e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e157      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800379e:	4b4d      	ldr	r3, [pc, #308]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80037a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d0f0      	beq.n	800378c <HAL_RCC_OscConfig+0x38c>
 80037aa:	e015      	b.n	80037d8 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037ac:	4b4e      	ldr	r3, [pc, #312]	; (80038e8 <HAL_RCC_OscConfig+0x4e8>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037b2:	f7ff fb53 	bl	8002e5c <HAL_GetTick>
 80037b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80037b8:	e008      	b.n	80037cc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037ba:	f7ff fb4f 	bl	8002e5c <HAL_GetTick>
 80037be:	4602      	mov	r2, r0
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	1ad3      	subs	r3, r2, r3
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d901      	bls.n	80037cc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80037c8:	2303      	movs	r3, #3
 80037ca:	e140      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80037cc:	4b41      	ldr	r3, [pc, #260]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80037ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1f0      	bne.n	80037ba <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 80b5 	beq.w	8003950 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037e6:	2300      	movs	r3, #0
 80037e8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037ea:	4b3a      	ldr	r3, [pc, #232]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d10d      	bne.n	8003812 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037f6:	4b37      	ldr	r3, [pc, #220]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80037f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fa:	4a36      	ldr	r2, [pc, #216]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80037fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003800:	6253      	str	r3, [r2, #36]	; 0x24
 8003802:	4b34      	ldr	r3, [pc, #208]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800380a:	60bb      	str	r3, [r7, #8]
 800380c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800380e:	2301      	movs	r3, #1
 8003810:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003812:	4b36      	ldr	r3, [pc, #216]	; (80038ec <HAL_RCC_OscConfig+0x4ec>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800381a:	2b00      	cmp	r3, #0
 800381c:	d118      	bne.n	8003850 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800381e:	4b33      	ldr	r3, [pc, #204]	; (80038ec <HAL_RCC_OscConfig+0x4ec>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a32      	ldr	r2, [pc, #200]	; (80038ec <HAL_RCC_OscConfig+0x4ec>)
 8003824:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003828:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800382a:	f7ff fb17 	bl	8002e5c <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003830:	e008      	b.n	8003844 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003832:	f7ff fb13 	bl	8002e5c <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b64      	cmp	r3, #100	; 0x64
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e104      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003844:	4b29      	ldr	r3, [pc, #164]	; (80038ec <HAL_RCC_OscConfig+0x4ec>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0f0      	beq.n	8003832 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d106      	bne.n	8003866 <HAL_RCC_OscConfig+0x466>
 8003858:	4b1e      	ldr	r3, [pc, #120]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800385a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800385c:	4a1d      	ldr	r2, [pc, #116]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800385e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003862:	6353      	str	r3, [r2, #52]	; 0x34
 8003864:	e02d      	b.n	80038c2 <HAL_RCC_OscConfig+0x4c2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10c      	bne.n	8003888 <HAL_RCC_OscConfig+0x488>
 800386e:	4b19      	ldr	r3, [pc, #100]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003872:	4a18      	ldr	r2, [pc, #96]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003874:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003878:	6353      	str	r3, [r2, #52]	; 0x34
 800387a:	4b16      	ldr	r3, [pc, #88]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800387c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800387e:	4a15      	ldr	r2, [pc, #84]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003880:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003884:	6353      	str	r3, [r2, #52]	; 0x34
 8003886:	e01c      	b.n	80038c2 <HAL_RCC_OscConfig+0x4c2>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	2b05      	cmp	r3, #5
 800388e:	d10c      	bne.n	80038aa <HAL_RCC_OscConfig+0x4aa>
 8003890:	4b10      	ldr	r3, [pc, #64]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003894:	4a0f      	ldr	r2, [pc, #60]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 8003896:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800389a:	6353      	str	r3, [r2, #52]	; 0x34
 800389c:	4b0d      	ldr	r3, [pc, #52]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 800389e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038a0:	4a0c      	ldr	r2, [pc, #48]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80038a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038a6:	6353      	str	r3, [r2, #52]	; 0x34
 80038a8:	e00b      	b.n	80038c2 <HAL_RCC_OscConfig+0x4c2>
 80038aa:	4b0a      	ldr	r3, [pc, #40]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80038ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ae:	4a09      	ldr	r2, [pc, #36]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80038b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038b4:	6353      	str	r3, [r2, #52]	; 0x34
 80038b6:	4b07      	ldr	r3, [pc, #28]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80038b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ba:	4a06      	ldr	r2, [pc, #24]	; (80038d4 <HAL_RCC_OscConfig+0x4d4>)
 80038bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038c0:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d024      	beq.n	8003914 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ca:	f7ff fac7 	bl	8002e5c <HAL_GetTick>
 80038ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038d0:	e019      	b.n	8003906 <HAL_RCC_OscConfig+0x506>
 80038d2:	bf00      	nop
 80038d4:	40023800 	.word	0x40023800
 80038d8:	08005bb4 	.word	0x08005bb4
 80038dc:	2000000c 	.word	0x2000000c
 80038e0:	20000010 	.word	0x20000010
 80038e4:	42470020 	.word	0x42470020
 80038e8:	42470680 	.word	0x42470680
 80038ec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038f0:	f7ff fab4 	bl	8002e5c <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80038fe:	4293      	cmp	r3, r2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e0a3      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003906:	4b54      	ldr	r3, [pc, #336]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 8003908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0ee      	beq.n	80038f0 <HAL_RCC_OscConfig+0x4f0>
 8003912:	e014      	b.n	800393e <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003914:	f7ff faa2 	bl	8002e5c <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800391a:	e00a      	b.n	8003932 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800391c:	f7ff fa9e 	bl	8002e5c <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	f241 3288 	movw	r2, #5000	; 0x1388
 800392a:	4293      	cmp	r3, r2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e08d      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003932:	4b49      	ldr	r3, [pc, #292]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 8003934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003936:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1ee      	bne.n	800391c <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800393e:	7ffb      	ldrb	r3, [r7, #31]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d105      	bne.n	8003950 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003944:	4b44      	ldr	r3, [pc, #272]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	4a43      	ldr	r2, [pc, #268]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 800394a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800394e:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003954:	2b00      	cmp	r3, #0
 8003956:	d079      	beq.n	8003a4c <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	2b0c      	cmp	r3, #12
 800395c:	d056      	beq.n	8003a0c <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003962:	2b02      	cmp	r3, #2
 8003964:	d13b      	bne.n	80039de <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003966:	4b3d      	ldr	r3, [pc, #244]	; (8003a5c <HAL_RCC_OscConfig+0x65c>)
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7ff fa76 	bl	8002e5c <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003974:	f7ff fa72 	bl	8002e5c <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b02      	cmp	r3, #2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e063      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003986:	4b34      	ldr	r3, [pc, #208]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003992:	4b31      	ldr	r3, [pc, #196]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a2:	4319      	orrs	r1, r3
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a8:	430b      	orrs	r3, r1
 80039aa:	492b      	ldr	r1, [pc, #172]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039b0:	4b2a      	ldr	r3, [pc, #168]	; (8003a5c <HAL_RCC_OscConfig+0x65c>)
 80039b2:	2201      	movs	r2, #1
 80039b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039b6:	f7ff fa51 	bl	8002e5c <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039bc:	e008      	b.n	80039d0 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039be:	f7ff fa4d 	bl	8002e5c <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e03e      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80039d0:	4b21      	ldr	r3, [pc, #132]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0f0      	beq.n	80039be <HAL_RCC_OscConfig+0x5be>
 80039dc:	e036      	b.n	8003a4c <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039de:	4b1f      	ldr	r3, [pc, #124]	; (8003a5c <HAL_RCC_OscConfig+0x65c>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e4:	f7ff fa3a 	bl	8002e5c <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039ec:	f7ff fa36 	bl	8002e5c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e027      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80039fe:	4b16      	ldr	r3, [pc, #88]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x5ec>
 8003a0a:	e01f      	b.n	8003a4c <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d101      	bne.n	8003a18 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e01a      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a18:	4b0f      	ldr	r3, [pc, #60]	; (8003a58 <HAL_RCC_OscConfig+0x658>)
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d10d      	bne.n	8003a48 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d106      	bne.n	8003a48 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d001      	beq.n	8003a4c <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e000      	b.n	8003a4e <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3720      	adds	r7, #32
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	42470060 	.word	0x42470060

08003a60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d101      	bne.n	8003a74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e11a      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a74:	4b8f      	ldr	r3, [pc, #572]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0301 	and.w	r3, r3, #1
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d919      	bls.n	8003ab6 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d105      	bne.n	8003a94 <HAL_RCC_ClockConfig+0x34>
 8003a88:	4b8a      	ldr	r3, [pc, #552]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a89      	ldr	r2, [pc, #548]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003a8e:	f043 0304 	orr.w	r3, r3, #4
 8003a92:	6013      	str	r3, [r2, #0]
 8003a94:	4b87      	ldr	r3, [pc, #540]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f023 0201 	bic.w	r2, r3, #1
 8003a9c:	4985      	ldr	r1, [pc, #532]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aa4:	4b83      	ldr	r3, [pc, #524]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d001      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e0f9      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d008      	beq.n	8003ad4 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ac2:	4b7d      	ldr	r3, [pc, #500]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	497a      	ldr	r1, [pc, #488]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	f000 808e 	beq.w	8003bfe <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d107      	bne.n	8003afa <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003aea:	4b73      	ldr	r3, [pc, #460]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d121      	bne.n	8003b3a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e0d7      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2b03      	cmp	r3, #3
 8003b00:	d107      	bne.n	8003b12 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b02:	4b6d      	ldr	r3, [pc, #436]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d115      	bne.n	8003b3a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e0cb      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d107      	bne.n	8003b2a <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b1a:	4b67      	ldr	r3, [pc, #412]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d109      	bne.n	8003b3a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e0bf      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003b2a:	4b63      	ldr	r3, [pc, #396]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d101      	bne.n	8003b3a <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e0b7      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b3a:	4b5f      	ldr	r3, [pc, #380]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f023 0203 	bic.w	r2, r3, #3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	495c      	ldr	r1, [pc, #368]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b4c:	f7ff f986 	bl	8002e5c <HAL_GetTick>
 8003b50:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d112      	bne.n	8003b80 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b5a:	e00a      	b.n	8003b72 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b5c:	f7ff f97e 	bl	8002e5c <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e09b      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b72:	4b51      	ldr	r3, [pc, #324]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 030c 	and.w	r3, r3, #12
 8003b7a:	2b08      	cmp	r3, #8
 8003b7c:	d1ee      	bne.n	8003b5c <HAL_RCC_ClockConfig+0xfc>
 8003b7e:	e03e      	b.n	8003bfe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b03      	cmp	r3, #3
 8003b86:	d112      	bne.n	8003bae <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b88:	e00a      	b.n	8003ba0 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b8a:	f7ff f967 	bl	8002e5c <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d901      	bls.n	8003ba0 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e084      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ba0:	4b45      	ldr	r3, [pc, #276]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f003 030c 	and.w	r3, r3, #12
 8003ba8:	2b0c      	cmp	r3, #12
 8003baa:	d1ee      	bne.n	8003b8a <HAL_RCC_ClockConfig+0x12a>
 8003bac:	e027      	b.n	8003bfe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d11d      	bne.n	8003bf2 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bb6:	e00a      	b.n	8003bce <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bb8:	f7ff f950 	bl	8002e5c <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e06d      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003bce:	4b3a      	ldr	r3, [pc, #232]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
 8003bd6:	2b04      	cmp	r3, #4
 8003bd8:	d1ee      	bne.n	8003bb8 <HAL_RCC_ClockConfig+0x158>
 8003bda:	e010      	b.n	8003bfe <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bdc:	f7ff f93e 	bl	8002e5c <HAL_GetTick>
 8003be0:	4602      	mov	r2, r0
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	1ad3      	subs	r3, r2, r3
 8003be6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e05b      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003bf2:	4b31      	ldr	r3, [pc, #196]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 030c 	and.w	r3, r3, #12
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1ee      	bne.n	8003bdc <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bfe:	4b2d      	ldr	r3, [pc, #180]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	683a      	ldr	r2, [r7, #0]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d219      	bcs.n	8003c40 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d105      	bne.n	8003c1e <HAL_RCC_ClockConfig+0x1be>
 8003c12:	4b28      	ldr	r3, [pc, #160]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a27      	ldr	r2, [pc, #156]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003c18:	f043 0304 	orr.w	r3, r3, #4
 8003c1c:	6013      	str	r3, [r2, #0]
 8003c1e:	4b25      	ldr	r3, [pc, #148]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f023 0201 	bic.w	r2, r3, #1
 8003c26:	4923      	ldr	r1, [pc, #140]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2e:	4b21      	ldr	r3, [pc, #132]	; (8003cb4 <HAL_RCC_ClockConfig+0x254>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e034      	b.n	8003caa <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0304 	and.w	r3, r3, #4
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d008      	beq.n	8003c5e <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c4c:	4b1a      	ldr	r3, [pc, #104]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	4917      	ldr	r1, [pc, #92]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0308 	and.w	r3, r3, #8
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d009      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c6a:	4b13      	ldr	r3, [pc, #76]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	00db      	lsls	r3, r3, #3
 8003c78:	490f      	ldr	r1, [pc, #60]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c7e:	f000 f823 	bl	8003cc8 <HAL_RCC_GetSysClockFreq>
 8003c82:	4602      	mov	r2, r0
 8003c84:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <HAL_RCC_ClockConfig+0x258>)
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	091b      	lsrs	r3, r3, #4
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	490b      	ldr	r1, [pc, #44]	; (8003cbc <HAL_RCC_ClockConfig+0x25c>)
 8003c90:	5ccb      	ldrb	r3, [r1, r3]
 8003c92:	fa22 f303 	lsr.w	r3, r2, r3
 8003c96:	4a0a      	ldr	r2, [pc, #40]	; (8003cc0 <HAL_RCC_ClockConfig+0x260>)
 8003c98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c9a:	4b0a      	ldr	r3, [pc, #40]	; (8003cc4 <HAL_RCC_ClockConfig+0x264>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7ff f890 	bl	8002dc4 <HAL_InitTick>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ca8:	7afb      	ldrb	r3, [r7, #11]
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	40023c00 	.word	0x40023c00
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	08005bb4 	.word	0x08005bb4
 8003cc0:	2000000c 	.word	0x2000000c
 8003cc4:	20000010 	.word	0x20000010

08003cc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ccc:	b092      	sub	sp, #72	; 0x48
 8003cce:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8003cd0:	4b79      	ldr	r3, [pc, #484]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003cd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cd8:	f003 030c 	and.w	r3, r3, #12
 8003cdc:	2b0c      	cmp	r3, #12
 8003cde:	d00d      	beq.n	8003cfc <HAL_RCC_GetSysClockFreq+0x34>
 8003ce0:	2b0c      	cmp	r3, #12
 8003ce2:	f200 80d5 	bhi.w	8003e90 <HAL_RCC_GetSysClockFreq+0x1c8>
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d002      	beq.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x28>
 8003cea:	2b08      	cmp	r3, #8
 8003cec:	d003      	beq.n	8003cf6 <HAL_RCC_GetSysClockFreq+0x2e>
 8003cee:	e0cf      	b.n	8003e90 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cf0:	4b72      	ldr	r3, [pc, #456]	; (8003ebc <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003cf2:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003cf4:	e0da      	b.n	8003eac <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003cf6:	4b72      	ldr	r3, [pc, #456]	; (8003ec0 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003cf8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003cfa:	e0d7      	b.n	8003eac <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cfe:	0c9b      	lsrs	r3, r3, #18
 8003d00:	f003 020f 	and.w	r2, r3, #15
 8003d04:	4b6f      	ldr	r3, [pc, #444]	; (8003ec4 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8003d06:	5c9b      	ldrb	r3, [r3, r2]
 8003d08:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d0c:	0d9b      	lsrs	r3, r3, #22
 8003d0e:	f003 0303 	and.w	r3, r3, #3
 8003d12:	3301      	adds	r3, #1
 8003d14:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d16:	4b68      	ldr	r3, [pc, #416]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d05d      	beq.n	8003dde <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d24:	2200      	movs	r2, #0
 8003d26:	4618      	mov	r0, r3
 8003d28:	4611      	mov	r1, r2
 8003d2a:	4604      	mov	r4, r0
 8003d2c:	460d      	mov	r5, r1
 8003d2e:	4622      	mov	r2, r4
 8003d30:	462b      	mov	r3, r5
 8003d32:	f04f 0000 	mov.w	r0, #0
 8003d36:	f04f 0100 	mov.w	r1, #0
 8003d3a:	0159      	lsls	r1, r3, #5
 8003d3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d40:	0150      	lsls	r0, r2, #5
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	4621      	mov	r1, r4
 8003d48:	1a51      	subs	r1, r2, r1
 8003d4a:	6139      	str	r1, [r7, #16]
 8003d4c:	4629      	mov	r1, r5
 8003d4e:	eb63 0301 	sbc.w	r3, r3, r1
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	f04f 0200 	mov.w	r2, #0
 8003d58:	f04f 0300 	mov.w	r3, #0
 8003d5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003d60:	4659      	mov	r1, fp
 8003d62:	018b      	lsls	r3, r1, #6
 8003d64:	4651      	mov	r1, sl
 8003d66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d6a:	4651      	mov	r1, sl
 8003d6c:	018a      	lsls	r2, r1, #6
 8003d6e:	46d4      	mov	ip, sl
 8003d70:	ebb2 080c 	subs.w	r8, r2, ip
 8003d74:	4659      	mov	r1, fp
 8003d76:	eb63 0901 	sbc.w	r9, r3, r1
 8003d7a:	f04f 0200 	mov.w	r2, #0
 8003d7e:	f04f 0300 	mov.w	r3, #0
 8003d82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003d86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003d8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003d8e:	4690      	mov	r8, r2
 8003d90:	4699      	mov	r9, r3
 8003d92:	4623      	mov	r3, r4
 8003d94:	eb18 0303 	adds.w	r3, r8, r3
 8003d98:	60bb      	str	r3, [r7, #8]
 8003d9a:	462b      	mov	r3, r5
 8003d9c:	eb49 0303 	adc.w	r3, r9, r3
 8003da0:	60fb      	str	r3, [r7, #12]
 8003da2:	f04f 0200 	mov.w	r2, #0
 8003da6:	f04f 0300 	mov.w	r3, #0
 8003daa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003dae:	4629      	mov	r1, r5
 8003db0:	024b      	lsls	r3, r1, #9
 8003db2:	4620      	mov	r0, r4
 8003db4:	4629      	mov	r1, r5
 8003db6:	4604      	mov	r4, r0
 8003db8:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003dbc:	4601      	mov	r1, r0
 8003dbe:	024a      	lsls	r2, r1, #9
 8003dc0:	4610      	mov	r0, r2
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003dcc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003dd0:	f7fc fb9e 	bl	8000510 <__aeabi_uldivmod>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	4613      	mov	r3, r2
 8003dda:	647b      	str	r3, [r7, #68]	; 0x44
 8003ddc:	e055      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003de0:	2200      	movs	r2, #0
 8003de2:	623b      	str	r3, [r7, #32]
 8003de4:	627a      	str	r2, [r7, #36]	; 0x24
 8003de6:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003dea:	4642      	mov	r2, r8
 8003dec:	464b      	mov	r3, r9
 8003dee:	f04f 0000 	mov.w	r0, #0
 8003df2:	f04f 0100 	mov.w	r1, #0
 8003df6:	0159      	lsls	r1, r3, #5
 8003df8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dfc:	0150      	lsls	r0, r2, #5
 8003dfe:	4602      	mov	r2, r0
 8003e00:	460b      	mov	r3, r1
 8003e02:	46c4      	mov	ip, r8
 8003e04:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003e08:	4640      	mov	r0, r8
 8003e0a:	4649      	mov	r1, r9
 8003e0c:	468c      	mov	ip, r1
 8003e0e:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003e12:	f04f 0200 	mov.w	r2, #0
 8003e16:	f04f 0300 	mov.w	r3, #0
 8003e1a:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003e1e:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003e22:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003e26:	ebb2 040a 	subs.w	r4, r2, sl
 8003e2a:	eb63 050b 	sbc.w	r5, r3, fp
 8003e2e:	f04f 0200 	mov.w	r2, #0
 8003e32:	f04f 0300 	mov.w	r3, #0
 8003e36:	00eb      	lsls	r3, r5, #3
 8003e38:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e3c:	00e2      	lsls	r2, r4, #3
 8003e3e:	4614      	mov	r4, r2
 8003e40:	461d      	mov	r5, r3
 8003e42:	4603      	mov	r3, r0
 8003e44:	18e3      	adds	r3, r4, r3
 8003e46:	603b      	str	r3, [r7, #0]
 8003e48:	460b      	mov	r3, r1
 8003e4a:	eb45 0303 	adc.w	r3, r5, r3
 8003e4e:	607b      	str	r3, [r7, #4]
 8003e50:	f04f 0200 	mov.w	r2, #0
 8003e54:	f04f 0300 	mov.w	r3, #0
 8003e58:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e5c:	4629      	mov	r1, r5
 8003e5e:	028b      	lsls	r3, r1, #10
 8003e60:	4620      	mov	r0, r4
 8003e62:	4629      	mov	r1, r5
 8003e64:	4604      	mov	r4, r0
 8003e66:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003e6a:	4601      	mov	r1, r0
 8003e6c:	028a      	lsls	r2, r1, #10
 8003e6e:	4610      	mov	r0, r2
 8003e70:	4619      	mov	r1, r3
 8003e72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e74:	2200      	movs	r2, #0
 8003e76:	61bb      	str	r3, [r7, #24]
 8003e78:	61fa      	str	r2, [r7, #28]
 8003e7a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e7e:	f7fc fb47 	bl	8000510 <__aeabi_uldivmod>
 8003e82:	4602      	mov	r2, r0
 8003e84:	460b      	mov	r3, r1
 8003e86:	4613      	mov	r3, r2
 8003e88:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8003e8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e8c:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003e8e:	e00d      	b.n	8003eac <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003e90:	4b09      	ldr	r3, [pc, #36]	; (8003eb8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	0b5b      	lsrs	r3, r3, #13
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e9e:	3301      	adds	r3, #1
 8003ea0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003eaa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003eac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3748      	adds	r7, #72	; 0x48
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	00f42400 	.word	0x00f42400
 8003ec0:	007a1200 	.word	0x007a1200
 8003ec4:	08005ba8 	.word	0x08005ba8

08003ec8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ecc:	4b02      	ldr	r3, [pc, #8]	; (8003ed8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ece:	681b      	ldr	r3, [r3, #0]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr
 8003ed8:	2000000c 	.word	0x2000000c

08003edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ee0:	f7ff fff2 	bl	8003ec8 <HAL_RCC_GetHCLKFreq>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	4b05      	ldr	r3, [pc, #20]	; (8003efc <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	0a1b      	lsrs	r3, r3, #8
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	4903      	ldr	r1, [pc, #12]	; (8003f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ef2:	5ccb      	ldrb	r3, [r1, r3]
 8003ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	40023800 	.word	0x40023800
 8003f00:	08005bc4 	.word	0x08005bc4

08003f04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003f08:	f7ff ffde 	bl	8003ec8 <HAL_RCC_GetHCLKFreq>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	4b05      	ldr	r3, [pc, #20]	; (8003f24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	0adb      	lsrs	r3, r3, #11
 8003f14:	f003 0307 	and.w	r3, r3, #7
 8003f18:	4903      	ldr	r1, [pc, #12]	; (8003f28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f1a:	5ccb      	ldrb	r3, [r1, r3]
 8003f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40023800 	.word	0x40023800
 8003f28:	08005bc4 	.word	0x08005bc4

08003f2c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b087      	sub	sp, #28
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f34:	2300      	movs	r3, #0
 8003f36:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003f38:	4b29      	ldr	r3, [pc, #164]	; (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d12c      	bne.n	8003f9e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f44:	4b26      	ldr	r3, [pc, #152]	; (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d005      	beq.n	8003f5c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003f50:	4b24      	ldr	r3, [pc, #144]	; (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003f58:	617b      	str	r3, [r7, #20]
 8003f5a:	e016      	b.n	8003f8a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f5c:	4b20      	ldr	r3, [pc, #128]	; (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f60:	4a1f      	ldr	r2, [pc, #124]	; (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003f62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f66:	6253      	str	r3, [r2, #36]	; 0x24
 8003f68:	4b1d      	ldr	r3, [pc, #116]	; (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003f74:	4b1b      	ldr	r3, [pc, #108]	; (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003f7c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f7e:	4b18      	ldr	r3, [pc, #96]	; (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f82:	4a17      	ldr	r2, [pc, #92]	; (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003f84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f88:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003f90:	d105      	bne.n	8003f9e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003f98:	d101      	bne.n	8003f9e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d105      	bne.n	8003fb0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003fa4:	4b10      	ldr	r3, [pc, #64]	; (8003fe8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a0f      	ldr	r2, [pc, #60]	; (8003fe8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003faa:	f043 0304 	orr.w	r3, r3, #4
 8003fae:	6013      	str	r3, [r2, #0]
 8003fb0:	4b0d      	ldr	r3, [pc, #52]	; (8003fe8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f023 0201 	bic.w	r2, r3, #1
 8003fb8:	490b      	ldr	r1, [pc, #44]	; (8003fe8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fc0:	4b09      	ldr	r3, [pc, #36]	; (8003fe8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d001      	beq.n	8003fd2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e000      	b.n	8003fd4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	371c      	adds	r7, #28
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bc80      	pop	{r7}
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	40023800 	.word	0x40023800
 8003fe4:	40007000 	.word	0x40007000
 8003fe8:	40023c00 	.word	0x40023c00

08003fec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e07b      	b.n	80040f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	2b00      	cmp	r3, #0
 8004004:	d108      	bne.n	8004018 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800400e:	d009      	beq.n	8004024 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	61da      	str	r2, [r3, #28]
 8004016:	e005      	b.n	8004024 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	d106      	bne.n	8004044 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2200      	movs	r2, #0
 800403a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f7fe fa2c 	bl	800249c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2202      	movs	r2, #2
 8004048:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800405a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800406c:	431a      	orrs	r2, r3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004076:	431a      	orrs	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	691b      	ldr	r3, [r3, #16]
 800407c:	f003 0302 	and.w	r3, r3, #2
 8004080:	431a      	orrs	r2, r3
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f003 0301 	and.w	r3, r3, #1
 800408a:	431a      	orrs	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	699b      	ldr	r3, [r3, #24]
 8004090:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004094:	431a      	orrs	r2, r3
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	69db      	ldr	r3, [r3, #28]
 800409a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800409e:	431a      	orrs	r2, r3
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a1b      	ldr	r3, [r3, #32]
 80040a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040a8:	ea42 0103 	orr.w	r1, r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	430a      	orrs	r2, r1
 80040ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	0c1b      	lsrs	r3, r3, #16
 80040c2:	f003 0104 	and.w	r1, r3, #4
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ca:	f003 0210 	and.w	r2, r3, #16
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	69da      	ldr	r2, [r3, #28]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80040e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80040f4:	2300      	movs	r3, #0
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040fe:	b580      	push	{r7, lr}
 8004100:	b088      	sub	sp, #32
 8004102:	af00      	add	r7, sp, #0
 8004104:	60f8      	str	r0, [r7, #12]
 8004106:	60b9      	str	r1, [r7, #8]
 8004108:	603b      	str	r3, [r7, #0]
 800410a:	4613      	mov	r3, r2
 800410c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800410e:	2300      	movs	r3, #0
 8004110:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004118:	2b01      	cmp	r3, #1
 800411a:	d101      	bne.n	8004120 <HAL_SPI_Transmit+0x22>
 800411c:	2302      	movs	r3, #2
 800411e:	e12d      	b.n	800437c <HAL_SPI_Transmit+0x27e>
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004128:	f7fe fe98 	bl	8002e5c <HAL_GetTick>
 800412c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800412e:	88fb      	ldrh	r3, [r7, #6]
 8004130:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b01      	cmp	r3, #1
 800413c:	d002      	beq.n	8004144 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800413e:	2302      	movs	r3, #2
 8004140:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004142:	e116      	b.n	8004372 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_SPI_Transmit+0x52>
 800414a:	88fb      	ldrh	r3, [r7, #6]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d102      	bne.n	8004156 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004154:	e10d      	b.n	8004372 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2203      	movs	r2, #3
 800415a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	68ba      	ldr	r2, [r7, #8]
 8004168:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	88fa      	ldrh	r2, [r7, #6]
 800416e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	88fa      	ldrh	r2, [r7, #6]
 8004174:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2200      	movs	r2, #0
 8004186:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	689b      	ldr	r3, [r3, #8]
 8004198:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800419c:	d10f      	bne.n	80041be <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041c8:	2b40      	cmp	r3, #64	; 0x40
 80041ca:	d007      	beq.n	80041dc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041e4:	d14f      	bne.n	8004286 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_SPI_Transmit+0xf6>
 80041ee:	8afb      	ldrh	r3, [r7, #22]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d142      	bne.n	800427a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f8:	881a      	ldrh	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004204:	1c9a      	adds	r2, r3, #2
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004218:	e02f      	b.n	800427a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b02      	cmp	r3, #2
 8004226:	d112      	bne.n	800424e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422c:	881a      	ldrh	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004238:	1c9a      	adds	r2, r3, #2
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004242:	b29b      	uxth	r3, r3
 8004244:	3b01      	subs	r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	86da      	strh	r2, [r3, #54]	; 0x36
 800424c:	e015      	b.n	800427a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800424e:	f7fe fe05 	bl	8002e5c <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	429a      	cmp	r2, r3
 800425c:	d803      	bhi.n	8004266 <HAL_SPI_Transmit+0x168>
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004264:	d102      	bne.n	800426c <HAL_SPI_Transmit+0x16e>
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d106      	bne.n	800427a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004278:	e07b      	b.n	8004372 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800427e:	b29b      	uxth	r3, r3
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1ca      	bne.n	800421a <HAL_SPI_Transmit+0x11c>
 8004284:	e050      	b.n	8004328 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d002      	beq.n	8004294 <HAL_SPI_Transmit+0x196>
 800428e:	8afb      	ldrh	r3, [r7, #22]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d144      	bne.n	800431e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	330c      	adds	r3, #12
 800429e:	7812      	ldrb	r2, [r2, #0]
 80042a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a6:	1c5a      	adds	r2, r3, #1
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	3b01      	subs	r3, #1
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80042ba:	e030      	b.n	800431e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 0302 	and.w	r3, r3, #2
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d113      	bne.n	80042f2 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	330c      	adds	r3, #12
 80042d4:	7812      	ldrb	r2, [r2, #0]
 80042d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042e6:	b29b      	uxth	r3, r3
 80042e8:	3b01      	subs	r3, #1
 80042ea:	b29a      	uxth	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	86da      	strh	r2, [r3, #54]	; 0x36
 80042f0:	e015      	b.n	800431e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042f2:	f7fe fdb3 	bl	8002e5c <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d803      	bhi.n	800430a <HAL_SPI_Transmit+0x20c>
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004308:	d102      	bne.n	8004310 <HAL_SPI_Transmit+0x212>
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d106      	bne.n	800431e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800431c:	e029      	b.n	8004372 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1c9      	bne.n	80042bc <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	6839      	ldr	r1, [r7, #0]
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 fbdf 	bl	8004af0 <SPI_EndRxTxTransaction>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d002      	beq.n	800433e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2220      	movs	r2, #32
 800433c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d10a      	bne.n	800435c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004346:	2300      	movs	r3, #0
 8004348:	613b      	str	r3, [r7, #16]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	613b      	str	r3, [r7, #16]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	613b      	str	r3, [r7, #16]
 800435a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004360:	2b00      	cmp	r3, #0
 8004362:	d002      	beq.n	800436a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	77fb      	strb	r3, [r7, #31]
 8004368:	e003      	b.n	8004372 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2201      	movs	r2, #1
 800436e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800437a:	7ffb      	ldrb	r3, [r7, #31]
}
 800437c:	4618      	mov	r0, r3
 800437e:	3720      	adds	r7, #32
 8004380:	46bd      	mov	sp, r7
 8004382:	bd80      	pop	{r7, pc}

08004384 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b088      	sub	sp, #32
 8004388:	af02      	add	r7, sp, #8
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	603b      	str	r3, [r7, #0]
 8004390:	4613      	mov	r3, r2
 8004392:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004394:	2300      	movs	r3, #0
 8004396:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d002      	beq.n	80043aa <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80043a4:	2302      	movs	r3, #2
 80043a6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80043a8:	e0fb      	b.n	80045a2 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043b2:	d112      	bne.n	80043da <HAL_SPI_Receive+0x56>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10e      	bne.n	80043da <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2204      	movs	r2, #4
 80043c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80043c4:	88fa      	ldrh	r2, [r7, #6]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	9300      	str	r3, [sp, #0]
 80043ca:	4613      	mov	r3, r2
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	68b9      	ldr	r1, [r7, #8]
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f000 f8ef 	bl	80045b4 <HAL_SPI_TransmitReceive>
 80043d6:	4603      	mov	r3, r0
 80043d8:	e0e8      	b.n	80045ac <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d101      	bne.n	80043e8 <HAL_SPI_Receive+0x64>
 80043e4:	2302      	movs	r3, #2
 80043e6:	e0e1      	b.n	80045ac <HAL_SPI_Receive+0x228>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80043f0:	f7fe fd34 	bl	8002e5c <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d002      	beq.n	8004402 <HAL_SPI_Receive+0x7e>
 80043fc:	88fb      	ldrh	r3, [r7, #6]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d102      	bne.n	8004408 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004406:	e0cc      	b.n	80045a2 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2204      	movs	r2, #4
 800440c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	68ba      	ldr	r2, [r7, #8]
 800441a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	88fa      	ldrh	r2, [r7, #6]
 8004420:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	88fa      	ldrh	r2, [r7, #6]
 8004426:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800444e:	d10f      	bne.n	8004470 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681a      	ldr	r2, [r3, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800445e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800446e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800447a:	2b40      	cmp	r3, #64	; 0x40
 800447c:	d007      	beq.n	800448e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800448c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d16a      	bne.n	800456c <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004496:	e032      	b.n	80044fe <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 0301 	and.w	r3, r3, #1
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d115      	bne.n	80044d2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f103 020c 	add.w	r2, r3, #12
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b2:	7812      	ldrb	r2, [r2, #0]
 80044b4:	b2d2      	uxtb	r2, r2
 80044b6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044bc:	1c5a      	adds	r2, r3, #1
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	3b01      	subs	r3, #1
 80044ca:	b29a      	uxth	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80044d0:	e015      	b.n	80044fe <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044d2:	f7fe fcc3 	bl	8002e5c <HAL_GetTick>
 80044d6:	4602      	mov	r2, r0
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	1ad3      	subs	r3, r2, r3
 80044dc:	683a      	ldr	r2, [r7, #0]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d803      	bhi.n	80044ea <HAL_SPI_Receive+0x166>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e8:	d102      	bne.n	80044f0 <HAL_SPI_Receive+0x16c>
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d106      	bne.n	80044fe <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80044fc:	e051      	b.n	80045a2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004502:	b29b      	uxth	r3, r3
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1c7      	bne.n	8004498 <HAL_SPI_Receive+0x114>
 8004508:	e035      	b.n	8004576 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b01      	cmp	r3, #1
 8004516:	d113      	bne.n	8004540 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004522:	b292      	uxth	r2, r2
 8004524:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800452a:	1c9a      	adds	r2, r3, #2
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004534:	b29b      	uxth	r3, r3
 8004536:	3b01      	subs	r3, #1
 8004538:	b29a      	uxth	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800453e:	e015      	b.n	800456c <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004540:	f7fe fc8c 	bl	8002e5c <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	429a      	cmp	r2, r3
 800454e:	d803      	bhi.n	8004558 <HAL_SPI_Receive+0x1d4>
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004556:	d102      	bne.n	800455e <HAL_SPI_Receive+0x1da>
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d106      	bne.n	800456c <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800456a:	e01a      	b.n	80045a2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004570:	b29b      	uxth	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1c9      	bne.n	800450a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	6839      	ldr	r1, [r7, #0]
 800457a:	68f8      	ldr	r0, [r7, #12]
 800457c:	f000 fa52 	bl	8004a24 <SPI_EndRxTransaction>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d002      	beq.n	800458c <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2220      	movs	r2, #32
 800458a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004590:	2b00      	cmp	r3, #0
 8004592:	d002      	beq.n	800459a <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	75fb      	strb	r3, [r7, #23]
 8004598:	e003      	b.n	80045a2 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2201      	movs	r2, #1
 800459e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	3718      	adds	r7, #24
 80045b0:	46bd      	mov	sp, r7
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b08c      	sub	sp, #48	; 0x30
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	60b9      	str	r1, [r7, #8]
 80045be:	607a      	str	r2, [r7, #4]
 80045c0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80045c2:	2301      	movs	r3, #1
 80045c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80045c6:	2300      	movs	r3, #0
 80045c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d101      	bne.n	80045da <HAL_SPI_TransmitReceive+0x26>
 80045d6:	2302      	movs	r3, #2
 80045d8:	e198      	b.n	800490c <HAL_SPI_TransmitReceive+0x358>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2201      	movs	r2, #1
 80045de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045e2:	f7fe fc3b 	bl	8002e5c <HAL_GetTick>
 80045e6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80045f8:	887b      	ldrh	r3, [r7, #2]
 80045fa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80045fc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004600:	2b01      	cmp	r3, #1
 8004602:	d00f      	beq.n	8004624 <HAL_SPI_TransmitReceive+0x70>
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800460a:	d107      	bne.n	800461c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d103      	bne.n	800461c <HAL_SPI_TransmitReceive+0x68>
 8004614:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004618:	2b04      	cmp	r3, #4
 800461a:	d003      	beq.n	8004624 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800461c:	2302      	movs	r3, #2
 800461e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004622:	e16d      	b.n	8004900 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d005      	beq.n	8004636 <HAL_SPI_TransmitReceive+0x82>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d002      	beq.n	8004636 <HAL_SPI_TransmitReceive+0x82>
 8004630:	887b      	ldrh	r3, [r7, #2]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d103      	bne.n	800463e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800463c:	e160      	b.n	8004900 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b04      	cmp	r3, #4
 8004648:	d003      	beq.n	8004652 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2205      	movs	r2, #5
 800464e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	887a      	ldrh	r2, [r7, #2]
 8004662:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	887a      	ldrh	r2, [r7, #2]
 8004668:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	887a      	ldrh	r2, [r7, #2]
 8004674:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	887a      	ldrh	r2, [r7, #2]
 800467a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2200      	movs	r2, #0
 8004686:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004692:	2b40      	cmp	r3, #64	; 0x40
 8004694:	d007      	beq.n	80046a6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046ae:	d17c      	bne.n	80047aa <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d002      	beq.n	80046be <HAL_SPI_TransmitReceive+0x10a>
 80046b8:	8b7b      	ldrh	r3, [r7, #26]
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d16a      	bne.n	8004794 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c2:	881a      	ldrh	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ce:	1c9a      	adds	r2, r3, #2
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046d8:	b29b      	uxth	r3, r3
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046e2:	e057      	b.n	8004794 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d11b      	bne.n	800472a <HAL_SPI_TransmitReceive+0x176>
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046f6:	b29b      	uxth	r3, r3
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d016      	beq.n	800472a <HAL_SPI_TransmitReceive+0x176>
 80046fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046fe:	2b01      	cmp	r3, #1
 8004700:	d113      	bne.n	800472a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004706:	881a      	ldrh	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004712:	1c9a      	adds	r2, r3, #2
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800471c:	b29b      	uxth	r3, r3
 800471e:	3b01      	subs	r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004726:	2300      	movs	r3, #0
 8004728:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b01      	cmp	r3, #1
 8004736:	d119      	bne.n	800476c <HAL_SPI_TransmitReceive+0x1b8>
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800473c:	b29b      	uxth	r3, r3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d014      	beq.n	800476c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68da      	ldr	r2, [r3, #12]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800474c:	b292      	uxth	r2, r2
 800474e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004754:	1c9a      	adds	r2, r3, #2
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004768:	2301      	movs	r3, #1
 800476a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800476c:	f7fe fb76 	bl	8002e5c <HAL_GetTick>
 8004770:	4602      	mov	r2, r0
 8004772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004774:	1ad3      	subs	r3, r2, r3
 8004776:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004778:	429a      	cmp	r2, r3
 800477a:	d80b      	bhi.n	8004794 <HAL_SPI_TransmitReceive+0x1e0>
 800477c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800477e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004782:	d007      	beq.n	8004794 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004792:	e0b5      	b.n	8004900 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004798:	b29b      	uxth	r3, r3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1a2      	bne.n	80046e4 <HAL_SPI_TransmitReceive+0x130>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d19d      	bne.n	80046e4 <HAL_SPI_TransmitReceive+0x130>
 80047a8:	e080      	b.n	80048ac <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <HAL_SPI_TransmitReceive+0x204>
 80047b2:	8b7b      	ldrh	r3, [r7, #26]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d16f      	bne.n	8004898 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	330c      	adds	r3, #12
 80047c2:	7812      	ldrb	r2, [r2, #0]
 80047c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ca:	1c5a      	adds	r2, r3, #1
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	3b01      	subs	r3, #1
 80047d8:	b29a      	uxth	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047de:	e05b      	b.n	8004898 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d11c      	bne.n	8004828 <HAL_SPI_TransmitReceive+0x274>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d017      	beq.n	8004828 <HAL_SPI_TransmitReceive+0x274>
 80047f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d114      	bne.n	8004828 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	330c      	adds	r3, #12
 8004808:	7812      	ldrb	r2, [r2, #0]
 800480a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800481a:	b29b      	uxth	r3, r3
 800481c:	3b01      	subs	r3, #1
 800481e:	b29a      	uxth	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004824:	2300      	movs	r3, #0
 8004826:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f003 0301 	and.w	r3, r3, #1
 8004832:	2b01      	cmp	r3, #1
 8004834:	d119      	bne.n	800486a <HAL_SPI_TransmitReceive+0x2b6>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800483a:	b29b      	uxth	r3, r3
 800483c:	2b00      	cmp	r3, #0
 800483e:	d014      	beq.n	800486a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68da      	ldr	r2, [r3, #12]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800484a:	b2d2      	uxtb	r2, r2
 800484c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004852:	1c5a      	adds	r2, r3, #1
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800485c:	b29b      	uxth	r3, r3
 800485e:	3b01      	subs	r3, #1
 8004860:	b29a      	uxth	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004866:	2301      	movs	r3, #1
 8004868:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800486a:	f7fe faf7 	bl	8002e5c <HAL_GetTick>
 800486e:	4602      	mov	r2, r0
 8004870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004876:	429a      	cmp	r2, r3
 8004878:	d803      	bhi.n	8004882 <HAL_SPI_TransmitReceive+0x2ce>
 800487a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800487c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004880:	d102      	bne.n	8004888 <HAL_SPI_TransmitReceive+0x2d4>
 8004882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004884:	2b00      	cmp	r3, #0
 8004886:	d107      	bne.n	8004898 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2201      	movs	r2, #1
 8004892:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8004896:	e033      	b.n	8004900 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800489c:	b29b      	uxth	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d19e      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x22c>
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d199      	bne.n	80047e0 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048b0:	68f8      	ldr	r0, [r7, #12]
 80048b2:	f000 f91d 	bl	8004af0 <SPI_EndRxTxTransaction>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d006      	beq.n	80048ca <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2220      	movs	r2, #32
 80048c6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80048c8:	e01a      	b.n	8004900 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10a      	bne.n	80048e8 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80048d2:	2300      	movs	r3, #0
 80048d4:	617b      	str	r3, [r7, #20]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	617b      	str	r3, [r7, #20]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	617b      	str	r3, [r7, #20]
 80048e6:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80048f0:	2301      	movs	r3, #1
 80048f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80048f6:	e003      	b.n	8004900 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004908:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800490c:	4618      	mov	r0, r3
 800490e:	3730      	adds	r7, #48	; 0x30
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b088      	sub	sp, #32
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	603b      	str	r3, [r7, #0]
 8004920:	4613      	mov	r3, r2
 8004922:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004924:	f7fe fa9a 	bl	8002e5c <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492c:	1a9b      	subs	r3, r3, r2
 800492e:	683a      	ldr	r2, [r7, #0]
 8004930:	4413      	add	r3, r2
 8004932:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004934:	f7fe fa92 	bl	8002e5c <HAL_GetTick>
 8004938:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800493a:	4b39      	ldr	r3, [pc, #228]	; (8004a20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	015b      	lsls	r3, r3, #5
 8004940:	0d1b      	lsrs	r3, r3, #20
 8004942:	69fa      	ldr	r2, [r7, #28]
 8004944:	fb02 f303 	mul.w	r3, r2, r3
 8004948:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800494a:	e054      	b.n	80049f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004952:	d050      	beq.n	80049f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004954:	f7fe fa82 	bl	8002e5c <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	429a      	cmp	r2, r3
 8004962:	d902      	bls.n	800496a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d13d      	bne.n	80049e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	685a      	ldr	r2, [r3, #4]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004978:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004982:	d111      	bne.n	80049a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800498c:	d004      	beq.n	8004998 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004996:	d107      	bne.n	80049a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049b0:	d10f      	bne.n	80049d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	e017      	b.n	8004a16 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d101      	bne.n	80049f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	3b01      	subs	r3, #1
 80049f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	689a      	ldr	r2, [r3, #8]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	4013      	ands	r3, r2
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	bf0c      	ite	eq
 8004a06:	2301      	moveq	r3, #1
 8004a08:	2300      	movne	r3, #0
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	79fb      	ldrb	r3, [r7, #7]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d19b      	bne.n	800494c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004a14:	2300      	movs	r3, #0
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	3720      	adds	r7, #32
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bd80      	pop	{r7, pc}
 8004a1e:	bf00      	nop
 8004a20:	2000000c 	.word	0x2000000c

08004a24 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af02      	add	r7, sp, #8
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a38:	d111      	bne.n	8004a5e <SPI_EndRxTransaction+0x3a>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a42:	d004      	beq.n	8004a4e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a4c:	d107      	bne.n	8004a5e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a5c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a66:	d12a      	bne.n	8004abe <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a70:	d012      	beq.n	8004a98 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	9300      	str	r3, [sp, #0]
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	2180      	movs	r1, #128	; 0x80
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	f7ff ff49 	bl	8004914 <SPI_WaitFlagStateUntilTimeout>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d02d      	beq.n	8004ae4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a8c:	f043 0220 	orr.w	r2, r3, #32
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e026      	b.n	8004ae6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	9300      	str	r3, [sp, #0]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	2101      	movs	r1, #1
 8004aa2:	68f8      	ldr	r0, [r7, #12]
 8004aa4:	f7ff ff36 	bl	8004914 <SPI_WaitFlagStateUntilTimeout>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d01a      	beq.n	8004ae4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ab2:	f043 0220 	orr.w	r2, r3, #32
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e013      	b.n	8004ae6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	9300      	str	r3, [sp, #0]
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f7ff ff23 	bl	8004914 <SPI_WaitFlagStateUntilTimeout>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d007      	beq.n	8004ae4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ad8:	f043 0220 	orr.w	r2, r3, #32
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e000      	b.n	8004ae6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
	...

08004af0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b088      	sub	sp, #32
 8004af4:	af02      	add	r7, sp, #8
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004afc:	4b1b      	ldr	r3, [pc, #108]	; (8004b6c <SPI_EndRxTxTransaction+0x7c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a1b      	ldr	r2, [pc, #108]	; (8004b70 <SPI_EndRxTxTransaction+0x80>)
 8004b02:	fba2 2303 	umull	r2, r3, r2, r3
 8004b06:	0d5b      	lsrs	r3, r3, #21
 8004b08:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004b0c:	fb02 f303 	mul.w	r3, r2, r3
 8004b10:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b1a:	d112      	bne.n	8004b42 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	9300      	str	r3, [sp, #0]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	2200      	movs	r2, #0
 8004b24:	2180      	movs	r1, #128	; 0x80
 8004b26:	68f8      	ldr	r0, [r7, #12]
 8004b28:	f7ff fef4 	bl	8004914 <SPI_WaitFlagStateUntilTimeout>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d016      	beq.n	8004b60 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b36:	f043 0220 	orr.w	r2, r3, #32
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b3e:	2303      	movs	r3, #3
 8004b40:	e00f      	b.n	8004b62 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00a      	beq.n	8004b5e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b58:	2b80      	cmp	r3, #128	; 0x80
 8004b5a:	d0f2      	beq.n	8004b42 <SPI_EndRxTxTransaction+0x52>
 8004b5c:	e000      	b.n	8004b60 <SPI_EndRxTxTransaction+0x70>
        break;
 8004b5e:	bf00      	nop
  }

  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3718      	adds	r7, #24
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	2000000c 	.word	0x2000000c
 8004b70:	165e9f81 	.word	0x165e9f81

08004b74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b082      	sub	sp, #8
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e031      	b.n	8004bea <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d106      	bne.n	8004ba0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f7fd ff30 	bl	8002a00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2202      	movs	r2, #2
 8004ba4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	3304      	adds	r3, #4
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	4610      	mov	r0, r2
 8004bb4:	f000 fa86 	bl	80050c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2201      	movs	r2, #1
 8004bcc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3708      	adds	r7, #8
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b082      	sub	sp, #8
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e031      	b.n	8004c68 <HAL_TIM_PWM_Init+0x76>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d106      	bne.n	8004c1e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f829 	bl	8004c70 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2202      	movs	r2, #2
 8004c22:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	3304      	adds	r3, #4
 8004c2e:	4619      	mov	r1, r3
 8004c30:	4610      	mov	r0, r2
 8004c32:	f000 fa47 	bl	80050c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3708      	adds	r7, #8
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bc80      	pop	{r7}
 8004c80:	4770      	bx	lr
	...

08004c84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d109      	bne.n	8004ca8 <HAL_TIM_PWM_Start+0x24>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	bf14      	ite	ne
 8004ca0:	2301      	movne	r3, #1
 8004ca2:	2300      	moveq	r3, #0
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	e022      	b.n	8004cee <HAL_TIM_PWM_Start+0x6a>
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	2b04      	cmp	r3, #4
 8004cac:	d109      	bne.n	8004cc2 <HAL_TIM_PWM_Start+0x3e>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	bf14      	ite	ne
 8004cba:	2301      	movne	r3, #1
 8004cbc:	2300      	moveq	r3, #0
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	e015      	b.n	8004cee <HAL_TIM_PWM_Start+0x6a>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d109      	bne.n	8004cdc <HAL_TIM_PWM_Start+0x58>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	bf14      	ite	ne
 8004cd4:	2301      	movne	r3, #1
 8004cd6:	2300      	moveq	r3, #0
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	e008      	b.n	8004cee <HAL_TIM_PWM_Start+0x6a>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	bf14      	ite	ne
 8004ce8:	2301      	movne	r3, #1
 8004cea:	2300      	moveq	r3, #0
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e051      	b.n	8004d9a <HAL_TIM_PWM_Start+0x116>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d104      	bne.n	8004d06 <HAL_TIM_PWM_Start+0x82>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2202      	movs	r2, #2
 8004d00:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004d04:	e013      	b.n	8004d2e <HAL_TIM_PWM_Start+0xaa>
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	2b04      	cmp	r3, #4
 8004d0a:	d104      	bne.n	8004d16 <HAL_TIM_PWM_Start+0x92>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2202      	movs	r2, #2
 8004d10:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8004d14:	e00b      	b.n	8004d2e <HAL_TIM_PWM_Start+0xaa>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	2b08      	cmp	r3, #8
 8004d1a:	d104      	bne.n	8004d26 <HAL_TIM_PWM_Start+0xa2>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004d24:	e003      	b.n	8004d2e <HAL_TIM_PWM_Start+0xaa>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2202      	movs	r2, #2
 8004d2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2201      	movs	r2, #1
 8004d34:	6839      	ldr	r1, [r7, #0]
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 fbbf 	bl	80054ba <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d44:	d00e      	beq.n	8004d64 <HAL_TIM_PWM_Start+0xe0>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a16      	ldr	r2, [pc, #88]	; (8004da4 <HAL_TIM_PWM_Start+0x120>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d009      	beq.n	8004d64 <HAL_TIM_PWM_Start+0xe0>
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a14      	ldr	r2, [pc, #80]	; (8004da8 <HAL_TIM_PWM_Start+0x124>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d004      	beq.n	8004d64 <HAL_TIM_PWM_Start+0xe0>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a13      	ldr	r2, [pc, #76]	; (8004dac <HAL_TIM_PWM_Start+0x128>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d111      	bne.n	8004d88 <HAL_TIM_PWM_Start+0x104>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f003 0307 	and.w	r3, r3, #7
 8004d6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2b06      	cmp	r3, #6
 8004d74:	d010      	beq.n	8004d98 <HAL_TIM_PWM_Start+0x114>
    {
      __HAL_TIM_ENABLE(htim);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0201 	orr.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d86:	e007      	b.n	8004d98 <HAL_TIM_PWM_Start+0x114>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0201 	orr.w	r2, r2, #1
 8004d96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	3710      	adds	r7, #16
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	40000400 	.word	0x40000400
 8004da8:	40000800 	.word	0x40000800
 8004dac:	40010800 	.word	0x40010800

08004db0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	60f8      	str	r0, [r7, #12]
 8004db8:	60b9      	str	r1, [r7, #8]
 8004dba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d101      	bne.n	8004dce <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004dca:	2302      	movs	r3, #2
 8004dcc:	e0ae      	b.n	8004f2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  switch (Channel)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2b0c      	cmp	r3, #12
 8004dda:	f200 809f 	bhi.w	8004f1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004dde:	a201      	add	r2, pc, #4	; (adr r2, 8004de4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004de0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de4:	08004e19 	.word	0x08004e19
 8004de8:	08004f1d 	.word	0x08004f1d
 8004dec:	08004f1d 	.word	0x08004f1d
 8004df0:	08004f1d 	.word	0x08004f1d
 8004df4:	08004e59 	.word	0x08004e59
 8004df8:	08004f1d 	.word	0x08004f1d
 8004dfc:	08004f1d 	.word	0x08004f1d
 8004e00:	08004f1d 	.word	0x08004f1d
 8004e04:	08004e9b 	.word	0x08004e9b
 8004e08:	08004f1d 	.word	0x08004f1d
 8004e0c:	08004f1d 	.word	0x08004f1d
 8004e10:	08004f1d 	.word	0x08004f1d
 8004e14:	08004edb 	.word	0x08004edb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68b9      	ldr	r1, [r7, #8]
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f000 f9c0 	bl	80051a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	699a      	ldr	r2, [r3, #24]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0208 	orr.w	r2, r2, #8
 8004e32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699a      	ldr	r2, [r3, #24]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 0204 	bic.w	r2, r2, #4
 8004e42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	6999      	ldr	r1, [r3, #24]
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	430a      	orrs	r2, r1
 8004e54:	619a      	str	r2, [r3, #24]
      break;
 8004e56:	e064      	b.n	8004f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68b9      	ldr	r1, [r7, #8]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f000 f9dc 	bl	800521c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	699a      	ldr	r2, [r3, #24]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699a      	ldr	r2, [r3, #24]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	6999      	ldr	r1, [r3, #24]
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	021a      	lsls	r2, r3, #8
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	619a      	str	r2, [r3, #24]
      break;
 8004e98:	e043      	b.n	8004f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68b9      	ldr	r1, [r7, #8]
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f000 f9f9 	bl	8005298 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	69da      	ldr	r2, [r3, #28]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f042 0208 	orr.w	r2, r2, #8
 8004eb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	69da      	ldr	r2, [r3, #28]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0204 	bic.w	r2, r2, #4
 8004ec4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	69d9      	ldr	r1, [r3, #28]
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	61da      	str	r2, [r3, #28]
      break;
 8004ed8:	e023      	b.n	8004f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68b9      	ldr	r1, [r7, #8]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 fa16 	bl	8005312 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	69da      	ldr	r2, [r3, #28]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ef4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	69da      	ldr	r2, [r3, #28]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69d9      	ldr	r1, [r3, #28]
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	021a      	lsls	r2, r3, #8
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	61da      	str	r2, [r3, #28]
      break;
 8004f1a:	e002      	b.n	8004f22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	75fb      	strb	r3, [r7, #23]
      break;
 8004f20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3718      	adds	r7, #24
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
 8004f3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d101      	bne.n	8004f50 <HAL_TIM_ConfigClockSource+0x1c>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	e0b4      	b.n	80050ba <HAL_TIM_ConfigClockSource+0x186>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f88:	d03e      	beq.n	8005008 <HAL_TIM_ConfigClockSource+0xd4>
 8004f8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f8e:	f200 8087 	bhi.w	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004f92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f96:	f000 8086 	beq.w	80050a6 <HAL_TIM_ConfigClockSource+0x172>
 8004f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f9e:	d87f      	bhi.n	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fa0:	2b70      	cmp	r3, #112	; 0x70
 8004fa2:	d01a      	beq.n	8004fda <HAL_TIM_ConfigClockSource+0xa6>
 8004fa4:	2b70      	cmp	r3, #112	; 0x70
 8004fa6:	d87b      	bhi.n	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fa8:	2b60      	cmp	r3, #96	; 0x60
 8004faa:	d050      	beq.n	800504e <HAL_TIM_ConfigClockSource+0x11a>
 8004fac:	2b60      	cmp	r3, #96	; 0x60
 8004fae:	d877      	bhi.n	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fb0:	2b50      	cmp	r3, #80	; 0x50
 8004fb2:	d03c      	beq.n	800502e <HAL_TIM_ConfigClockSource+0xfa>
 8004fb4:	2b50      	cmp	r3, #80	; 0x50
 8004fb6:	d873      	bhi.n	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fb8:	2b40      	cmp	r3, #64	; 0x40
 8004fba:	d058      	beq.n	800506e <HAL_TIM_ConfigClockSource+0x13a>
 8004fbc:	2b40      	cmp	r3, #64	; 0x40
 8004fbe:	d86f      	bhi.n	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fc0:	2b30      	cmp	r3, #48	; 0x30
 8004fc2:	d064      	beq.n	800508e <HAL_TIM_ConfigClockSource+0x15a>
 8004fc4:	2b30      	cmp	r3, #48	; 0x30
 8004fc6:	d86b      	bhi.n	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fc8:	2b20      	cmp	r3, #32
 8004fca:	d060      	beq.n	800508e <HAL_TIM_ConfigClockSource+0x15a>
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d867      	bhi.n	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d05c      	beq.n	800508e <HAL_TIM_ConfigClockSource+0x15a>
 8004fd4:	2b10      	cmp	r3, #16
 8004fd6:	d05a      	beq.n	800508e <HAL_TIM_ConfigClockSource+0x15a>
 8004fd8:	e062      	b.n	80050a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6818      	ldr	r0, [r3, #0]
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	6899      	ldr	r1, [r3, #8]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	685a      	ldr	r2, [r3, #4]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f000 fa47 	bl	800547c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004ffc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68ba      	ldr	r2, [r7, #8]
 8005004:	609a      	str	r2, [r3, #8]
      break;
 8005006:	e04f      	b.n	80050a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6818      	ldr	r0, [r3, #0]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	6899      	ldr	r1, [r3, #8]
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f000 fa30 	bl	800547c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	689a      	ldr	r2, [r3, #8]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800502a:	609a      	str	r2, [r3, #8]
      break;
 800502c:	e03c      	b.n	80050a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6818      	ldr	r0, [r3, #0]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	6859      	ldr	r1, [r3, #4]
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	68db      	ldr	r3, [r3, #12]
 800503a:	461a      	mov	r2, r3
 800503c:	f000 f9a7 	bl	800538e <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2150      	movs	r1, #80	; 0x50
 8005046:	4618      	mov	r0, r3
 8005048:	f000 f9fe 	bl	8005448 <TIM_ITRx_SetConfig>
      break;
 800504c:	e02c      	b.n	80050a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6818      	ldr	r0, [r3, #0]
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	6859      	ldr	r1, [r3, #4]
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	461a      	mov	r2, r3
 800505c:	f000 f9c5 	bl	80053ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2160      	movs	r1, #96	; 0x60
 8005066:	4618      	mov	r0, r3
 8005068:	f000 f9ee 	bl	8005448 <TIM_ITRx_SetConfig>
      break;
 800506c:	e01c      	b.n	80050a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6818      	ldr	r0, [r3, #0]
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	6859      	ldr	r1, [r3, #4]
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	461a      	mov	r2, r3
 800507c:	f000 f987 	bl	800538e <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2140      	movs	r1, #64	; 0x40
 8005086:	4618      	mov	r0, r3
 8005088:	f000 f9de 	bl	8005448 <TIM_ITRx_SetConfig>
      break;
 800508c:	e00c      	b.n	80050a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4619      	mov	r1, r3
 8005098:	4610      	mov	r0, r2
 800509a:	f000 f9d5 	bl	8005448 <TIM_ITRx_SetConfig>
      break;
 800509e:	e003      	b.n	80050a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	73fb      	strb	r3, [r7, #15]
      break;
 80050a4:	e000      	b.n	80050a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80050a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80050b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
	...

080050c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050da:	d00f      	beq.n	80050fc <TIM_Base_SetConfig+0x38>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a2b      	ldr	r2, [pc, #172]	; (800518c <TIM_Base_SetConfig+0xc8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d00b      	beq.n	80050fc <TIM_Base_SetConfig+0x38>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a2a      	ldr	r2, [pc, #168]	; (8005190 <TIM_Base_SetConfig+0xcc>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d007      	beq.n	80050fc <TIM_Base_SetConfig+0x38>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a29      	ldr	r2, [pc, #164]	; (8005194 <TIM_Base_SetConfig+0xd0>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d003      	beq.n	80050fc <TIM_Base_SetConfig+0x38>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a28      	ldr	r2, [pc, #160]	; (8005198 <TIM_Base_SetConfig+0xd4>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d108      	bne.n	800510e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005102:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	68fa      	ldr	r2, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005114:	d017      	beq.n	8005146 <TIM_Base_SetConfig+0x82>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	4a1c      	ldr	r2, [pc, #112]	; (800518c <TIM_Base_SetConfig+0xc8>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d013      	beq.n	8005146 <TIM_Base_SetConfig+0x82>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	4a1b      	ldr	r2, [pc, #108]	; (8005190 <TIM_Base_SetConfig+0xcc>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d00f      	beq.n	8005146 <TIM_Base_SetConfig+0x82>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	4a1a      	ldr	r2, [pc, #104]	; (8005194 <TIM_Base_SetConfig+0xd0>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d00b      	beq.n	8005146 <TIM_Base_SetConfig+0x82>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	4a19      	ldr	r2, [pc, #100]	; (8005198 <TIM_Base_SetConfig+0xd4>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d007      	beq.n	8005146 <TIM_Base_SetConfig+0x82>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a18      	ldr	r2, [pc, #96]	; (800519c <TIM_Base_SetConfig+0xd8>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d003      	beq.n	8005146 <TIM_Base_SetConfig+0x82>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a17      	ldr	r2, [pc, #92]	; (80051a0 <TIM_Base_SetConfig+0xdc>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d108      	bne.n	8005158 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800514c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	68fa      	ldr	r2, [r7, #12]
 8005154:	4313      	orrs	r3, r2
 8005156:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	689a      	ldr	r2, [r3, #8]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	615a      	str	r2, [r3, #20]
}
 8005182:	bf00      	nop
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	bc80      	pop	{r7}
 800518a:	4770      	bx	lr
 800518c:	40000400 	.word	0x40000400
 8005190:	40000800 	.word	0x40000800
 8005194:	40000c00 	.word	0x40000c00
 8005198:	40010800 	.word	0x40010800
 800519c:	40010c00 	.word	0x40010c00
 80051a0:	40011000 	.word	0x40011000

080051a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b087      	sub	sp, #28
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a1b      	ldr	r3, [r3, #32]
 80051b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a1b      	ldr	r3, [r3, #32]
 80051b8:	f023 0201 	bic.w	r2, r3, #1
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	699b      	ldr	r3, [r3, #24]
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f023 0303 	bic.w	r3, r3, #3
 80051da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f023 0302 	bic.w	r3, r3, #2
 80051ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	697a      	ldr	r2, [r7, #20]
 8005210:	621a      	str	r2, [r3, #32]
}
 8005212:	bf00      	nop
 8005214:	371c      	adds	r7, #28
 8005216:	46bd      	mov	sp, r7
 8005218:	bc80      	pop	{r7}
 800521a:	4770      	bx	lr

0800521c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a1b      	ldr	r3, [r3, #32]
 8005230:	f023 0210 	bic.w	r2, r3, #16
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	699b      	ldr	r3, [r3, #24]
 8005242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800524a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	021b      	lsls	r3, r3, #8
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	4313      	orrs	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f023 0320 	bic.w	r3, r3, #32
 8005266:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	697a      	ldr	r2, [r7, #20]
 8005270:	4313      	orrs	r3, r2
 8005272:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	68fa      	ldr	r2, [r7, #12]
 800527e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685a      	ldr	r2, [r3, #4]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	697a      	ldr	r2, [r7, #20]
 800528c:	621a      	str	r2, [r3, #32]
}
 800528e:	bf00      	nop
 8005290:	371c      	adds	r7, #28
 8005292:	46bd      	mov	sp, r7
 8005294:	bc80      	pop	{r7}
 8005296:	4770      	bx	lr

08005298 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005298:	b480      	push	{r7}
 800529a:	b087      	sub	sp, #28
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a1b      	ldr	r3, [r3, #32]
 80052a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	69db      	ldr	r3, [r3, #28]
 80052be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f023 0303 	bic.w	r3, r3, #3
 80052ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80052e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	021b      	lsls	r3, r3, #8
 80052e8:	697a      	ldr	r2, [r7, #20]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	693a      	ldr	r2, [r7, #16]
 80052f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	621a      	str	r2, [r3, #32]
}
 8005308:	bf00      	nop
 800530a:	371c      	adds	r7, #28
 800530c:	46bd      	mov	sp, r7
 800530e:	bc80      	pop	{r7}
 8005310:	4770      	bx	lr

08005312 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005312:	b480      	push	{r7}
 8005314:	b087      	sub	sp, #28
 8005316:	af00      	add	r7, sp, #0
 8005318:	6078      	str	r0, [r7, #4]
 800531a:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005340:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005348:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	021b      	lsls	r3, r3, #8
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	4313      	orrs	r3, r2
 8005354:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800535c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	031b      	lsls	r3, r3, #12
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	4313      	orrs	r3, r2
 8005368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	693a      	ldr	r2, [r7, #16]
 800536e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	68fa      	ldr	r2, [r7, #12]
 8005374:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	685a      	ldr	r2, [r3, #4]
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	621a      	str	r2, [r3, #32]
}
 8005384:	bf00      	nop
 8005386:	371c      	adds	r7, #28
 8005388:	46bd      	mov	sp, r7
 800538a:	bc80      	pop	{r7}
 800538c:	4770      	bx	lr

0800538e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800538e:	b480      	push	{r7}
 8005390:	b087      	sub	sp, #28
 8005392:	af00      	add	r7, sp, #0
 8005394:	60f8      	str	r0, [r7, #12]
 8005396:	60b9      	str	r1, [r7, #8]
 8005398:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	f023 0201 	bic.w	r2, r3, #1
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	011b      	lsls	r3, r3, #4
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	f023 030a 	bic.w	r3, r3, #10
 80053ca:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	693a      	ldr	r2, [r7, #16]
 80053d8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	621a      	str	r2, [r3, #32]
}
 80053e0:	bf00      	nop
 80053e2:	371c      	adds	r7, #28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bc80      	pop	{r7}
 80053e8:	4770      	bx	lr

080053ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053ea:	b480      	push	{r7}
 80053ec:	b087      	sub	sp, #28
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	60f8      	str	r0, [r7, #12]
 80053f2:	60b9      	str	r1, [r7, #8]
 80053f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
 80053fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	6a1b      	ldr	r3, [r3, #32]
 8005400:	f023 0210 	bic.w	r2, r3, #16
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	699b      	ldr	r3, [r3, #24]
 800540c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005414:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	031b      	lsls	r3, r3, #12
 800541a:	693a      	ldr	r2, [r7, #16]
 800541c:	4313      	orrs	r3, r2
 800541e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005426:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	011b      	lsls	r3, r3, #4
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	4313      	orrs	r3, r2
 8005430:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	693a      	ldr	r2, [r7, #16]
 8005436:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	697a      	ldr	r2, [r7, #20]
 800543c:	621a      	str	r2, [r3, #32]
}
 800543e:	bf00      	nop
 8005440:	371c      	adds	r7, #28
 8005442:	46bd      	mov	sp, r7
 8005444:	bc80      	pop	{r7}
 8005446:	4770      	bx	lr

08005448 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005448:	b480      	push	{r7}
 800544a:	b085      	sub	sp, #20
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800545e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005460:	683a      	ldr	r2, [r7, #0]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	4313      	orrs	r3, r2
 8005466:	f043 0307 	orr.w	r3, r3, #7
 800546a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	609a      	str	r2, [r3, #8]
}
 8005472:	bf00      	nop
 8005474:	3714      	adds	r7, #20
 8005476:	46bd      	mov	sp, r7
 8005478:	bc80      	pop	{r7}
 800547a:	4770      	bx	lr

0800547c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005496:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	021a      	lsls	r2, r3, #8
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	431a      	orrs	r2, r3
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	609a      	str	r2, [r3, #8]
}
 80054b0:	bf00      	nop
 80054b2:	371c      	adds	r7, #28
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bc80      	pop	{r7}
 80054b8:	4770      	bx	lr

080054ba <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054ba:	b480      	push	{r7}
 80054bc:	b087      	sub	sp, #28
 80054be:	af00      	add	r7, sp, #0
 80054c0:	60f8      	str	r0, [r7, #12]
 80054c2:	60b9      	str	r1, [r7, #8]
 80054c4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	f003 031f 	and.w	r3, r3, #31
 80054cc:	2201      	movs	r2, #1
 80054ce:	fa02 f303 	lsl.w	r3, r2, r3
 80054d2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6a1a      	ldr	r2, [r3, #32]
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	43db      	mvns	r3, r3
 80054dc:	401a      	ands	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6a1a      	ldr	r2, [r3, #32]
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f003 031f 	and.w	r3, r3, #31
 80054ec:	6879      	ldr	r1, [r7, #4]
 80054ee:	fa01 f303 	lsl.w	r3, r1, r3
 80054f2:	431a      	orrs	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	621a      	str	r2, [r3, #32]
}
 80054f8:	bf00      	nop
 80054fa:	371c      	adds	r7, #28
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bc80      	pop	{r7}
 8005500:	4770      	bx	lr
	...

08005504 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005504:	b480      	push	{r7}
 8005506:	b085      	sub	sp, #20
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005514:	2b01      	cmp	r3, #1
 8005516:	d101      	bne.n	800551c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005518:	2302      	movs	r3, #2
 800551a:	e046      	b.n	80055aa <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005542:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	68fa      	ldr	r2, [r7, #12]
 800554a:	4313      	orrs	r3, r2
 800554c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68fa      	ldr	r2, [r7, #12]
 8005554:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800555e:	d00e      	beq.n	800557e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a13      	ldr	r2, [pc, #76]	; (80055b4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d009      	beq.n	800557e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a12      	ldr	r2, [pc, #72]	; (80055b8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d004      	beq.n	800557e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a10      	ldr	r2, [pc, #64]	; (80055bc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d10c      	bne.n	8005598 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005584:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	4313      	orrs	r3, r2
 800558e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68ba      	ldr	r2, [r7, #8]
 8005596:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80055a8:	2300      	movs	r3, #0
}
 80055aa:	4618      	mov	r0, r3
 80055ac:	3714      	adds	r7, #20
 80055ae:	46bd      	mov	sp, r7
 80055b0:	bc80      	pop	{r7}
 80055b2:	4770      	bx	lr
 80055b4:	40000400 	.word	0x40000400
 80055b8:	40000800 	.word	0x40000800
 80055bc:	40010800 	.word	0x40010800

080055c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d101      	bne.n	80055d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e042      	b.n	8005658 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d106      	bne.n	80055ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7fd fb6a 	bl	8002cc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2224      	movs	r2, #36	; 0x24
 80055f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68da      	ldr	r2, [r3, #12]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005602:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f000 f9af 	bl	8005968 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	691a      	ldr	r2, [r3, #16]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005618:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	695a      	ldr	r2, [r3, #20]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005628:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	68da      	ldr	r2, [r3, #12]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005638:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2200      	movs	r2, #0
 800563e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2220      	movs	r2, #32
 8005644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2220      	movs	r2, #32
 800564c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b08a      	sub	sp, #40	; 0x28
 8005664:	af02      	add	r7, sp, #8
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	603b      	str	r3, [r7, #0]
 800566c:	4613      	mov	r3, r2
 800566e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005670:	2300      	movs	r3, #0
 8005672:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b20      	cmp	r3, #32
 800567e:	d16d      	bne.n	800575c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d002      	beq.n	800568c <HAL_UART_Transmit+0x2c>
 8005686:	88fb      	ldrh	r3, [r7, #6]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d101      	bne.n	8005690 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e066      	b.n	800575e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2221      	movs	r2, #33	; 0x21
 800569a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800569e:	f7fd fbdd 	bl	8002e5c <HAL_GetTick>
 80056a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	88fa      	ldrh	r2, [r7, #6]
 80056a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	88fa      	ldrh	r2, [r7, #6]
 80056ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056b8:	d108      	bne.n	80056cc <HAL_UART_Transmit+0x6c>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d104      	bne.n	80056cc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056c2:	2300      	movs	r3, #0
 80056c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	61bb      	str	r3, [r7, #24]
 80056ca:	e003      	b.n	80056d4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056d0:	2300      	movs	r3, #0
 80056d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056d4:	e02a      	b.n	800572c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	2200      	movs	r2, #0
 80056de:	2180      	movs	r1, #128	; 0x80
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 f8d2 	bl	800588a <UART_WaitOnFlagUntilTimeout>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d001      	beq.n	80056f0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e036      	b.n	800575e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10b      	bne.n	800570e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	881b      	ldrh	r3, [r3, #0]
 80056fa:	461a      	mov	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005704:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	3302      	adds	r3, #2
 800570a:	61bb      	str	r3, [r7, #24]
 800570c:	e007      	b.n	800571e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	781a      	ldrb	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	3301      	adds	r3, #1
 800571c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005722:	b29b      	uxth	r3, r3
 8005724:	3b01      	subs	r3, #1
 8005726:	b29a      	uxth	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1cf      	bne.n	80056d6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	9300      	str	r3, [sp, #0]
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2200      	movs	r2, #0
 800573e:	2140      	movs	r1, #64	; 0x40
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 f8a2 	bl	800588a <UART_WaitOnFlagUntilTimeout>
 8005746:	4603      	mov	r3, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	d001      	beq.n	8005750 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e006      	b.n	800575e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	e000      	b.n	800575e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800575c:	2302      	movs	r3, #2
  }
}
 800575e:	4618      	mov	r0, r3
 8005760:	3720      	adds	r7, #32
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b08a      	sub	sp, #40	; 0x28
 800576a:	af02      	add	r7, sp, #8
 800576c:	60f8      	str	r0, [r7, #12]
 800576e:	60b9      	str	r1, [r7, #8]
 8005770:	603b      	str	r3, [r7, #0]
 8005772:	4613      	mov	r3, r2
 8005774:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005776:	2300      	movs	r3, #0
 8005778:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b20      	cmp	r3, #32
 8005784:	d17c      	bne.n	8005880 <HAL_UART_Receive+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d002      	beq.n	8005792 <HAL_UART_Receive+0x2c>
 800578c:	88fb      	ldrh	r3, [r7, #6]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <HAL_UART_Receive+0x30>
    {
      return  HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e075      	b.n	8005882 <HAL_UART_Receive+0x11c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2222      	movs	r2, #34	; 0x22
 80057a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2200      	movs	r2, #0
 80057a8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057aa:	f7fd fb57 	bl	8002e5c <HAL_GetTick>
 80057ae:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	88fa      	ldrh	r2, [r7, #6]
 80057b4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	88fa      	ldrh	r2, [r7, #6]
 80057ba:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057c4:	d108      	bne.n	80057d8 <HAL_UART_Receive+0x72>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d104      	bne.n	80057d8 <HAL_UART_Receive+0x72>
    {
      pdata8bits  = NULL;
 80057ce:	2300      	movs	r3, #0
 80057d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	61bb      	str	r3, [r7, #24]
 80057d6:	e003      	b.n	80057e0 <HAL_UART_Receive+0x7a>
    }
    else
    {
      pdata8bits  = pData;
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057dc:	2300      	movs	r3, #0
 80057de:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80057e0:	e043      	b.n	800586a <HAL_UART_Receive+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	2200      	movs	r2, #0
 80057ea:	2120      	movs	r1, #32
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f000 f84c 	bl	800588a <UART_WaitOnFlagUntilTimeout>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d001      	beq.n	80057fc <HAL_UART_Receive+0x96>
      {
        return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e042      	b.n	8005882 <HAL_UART_Receive+0x11c>
      }
      if (pdata8bits == NULL)
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10c      	bne.n	800581c <HAL_UART_Receive+0xb6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	b29b      	uxth	r3, r3
 800580a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800580e:	b29a      	uxth	r2, r3
 8005810:	69bb      	ldr	r3, [r7, #24]
 8005812:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005814:	69bb      	ldr	r3, [r7, #24]
 8005816:	3302      	adds	r3, #2
 8005818:	61bb      	str	r3, [r7, #24]
 800581a:	e01f      	b.n	800585c <HAL_UART_Receive+0xf6>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005824:	d007      	beq.n	8005836 <HAL_UART_Receive+0xd0>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d10a      	bne.n	8005844 <HAL_UART_Receive+0xde>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d106      	bne.n	8005844 <HAL_UART_Receive+0xde>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	b2da      	uxtb	r2, r3
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	701a      	strb	r2, [r3, #0]
 8005842:	e008      	b.n	8005856 <HAL_UART_Receive+0xf0>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	b2db      	uxtb	r3, r3
 800584c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005850:	b2da      	uxtb	r2, r3
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	3301      	adds	r3, #1
 800585a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005860:	b29b      	uxth	r3, r3
 8005862:	3b01      	subs	r3, #1
 8005864:	b29a      	uxth	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800586e:	b29b      	uxth	r3, r3
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1b6      	bne.n	80057e2 <HAL_UART_Receive+0x7c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2220      	movs	r2, #32
 8005878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 800587c:	2300      	movs	r3, #0
 800587e:	e000      	b.n	8005882 <HAL_UART_Receive+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005880:	2302      	movs	r3, #2
  }
}
 8005882:	4618      	mov	r0, r3
 8005884:	3720      	adds	r7, #32
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800588a:	b580      	push	{r7, lr}
 800588c:	b090      	sub	sp, #64	; 0x40
 800588e:	af00      	add	r7, sp, #0
 8005890:	60f8      	str	r0, [r7, #12]
 8005892:	60b9      	str	r1, [r7, #8]
 8005894:	603b      	str	r3, [r7, #0]
 8005896:	4613      	mov	r3, r2
 8005898:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800589a:	e050      	b.n	800593e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800589e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a2:	d04c      	beq.n	800593e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80058a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d007      	beq.n	80058ba <UART_WaitOnFlagUntilTimeout+0x30>
 80058aa:	f7fd fad7 	bl	8002e5c <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d241      	bcs.n	800593e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	330c      	adds	r3, #12
 80058c0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c4:	e853 3f00 	ldrex	r3, [r3]
 80058c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80058d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	330c      	adds	r3, #12
 80058d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058da:	637a      	str	r2, [r7, #52]	; 0x34
 80058dc:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058e2:	e841 2300 	strex	r3, r2, [r1]
 80058e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80058e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1e5      	bne.n	80058ba <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	3314      	adds	r3, #20
 80058f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	e853 3f00 	ldrex	r3, [r3]
 80058fc:	613b      	str	r3, [r7, #16]
   return(result);
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	f023 0301 	bic.w	r3, r3, #1
 8005904:	63bb      	str	r3, [r7, #56]	; 0x38
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3314      	adds	r3, #20
 800590c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800590e:	623a      	str	r2, [r7, #32]
 8005910:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005912:	69f9      	ldr	r1, [r7, #28]
 8005914:	6a3a      	ldr	r2, [r7, #32]
 8005916:	e841 2300 	strex	r3, r2, [r1]
 800591a:	61bb      	str	r3, [r7, #24]
   return(result);
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1e5      	bne.n	80058ee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2220      	movs	r2, #32
 8005926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2220      	movs	r2, #32
 800592e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e00f      	b.n	800595e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	4013      	ands	r3, r2
 8005948:	68ba      	ldr	r2, [r7, #8]
 800594a:	429a      	cmp	r2, r3
 800594c:	bf0c      	ite	eq
 800594e:	2301      	moveq	r3, #1
 8005950:	2300      	movne	r3, #0
 8005952:	b2db      	uxtb	r3, r3
 8005954:	461a      	mov	r2, r3
 8005956:	79fb      	ldrb	r3, [r7, #7]
 8005958:	429a      	cmp	r2, r3
 800595a:	d09f      	beq.n	800589c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3740      	adds	r7, #64	; 0x40
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
	...

08005968 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b084      	sub	sp, #16
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	68da      	ldr	r2, [r3, #12]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	430a      	orrs	r2, r1
 8005984:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	689a      	ldr	r2, [r3, #8]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	431a      	orrs	r2, r3
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	431a      	orrs	r2, r3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	4313      	orrs	r3, r2
 800599c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80059a8:	f023 030c 	bic.w	r3, r3, #12
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	6812      	ldr	r2, [r2, #0]
 80059b0:	68b9      	ldr	r1, [r7, #8]
 80059b2:	430b      	orrs	r3, r1
 80059b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	695b      	ldr	r3, [r3, #20]
 80059bc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	699a      	ldr	r2, [r3, #24]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	430a      	orrs	r2, r1
 80059ca:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a55      	ldr	r2, [pc, #340]	; (8005b28 <UART_SetConfig+0x1c0>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d103      	bne.n	80059de <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80059d6:	f7fe fa95 	bl	8003f04 <HAL_RCC_GetPCLK2Freq>
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	e002      	b.n	80059e4 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80059de:	f7fe fa7d 	bl	8003edc <HAL_RCC_GetPCLK1Freq>
 80059e2:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	69db      	ldr	r3, [r3, #28]
 80059e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059ec:	d14c      	bne.n	8005a88 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	4613      	mov	r3, r2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4413      	add	r3, r2
 80059f6:	009a      	lsls	r2, r3, #2
 80059f8:	441a      	add	r2, r3
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	005b      	lsls	r3, r3, #1
 8005a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a04:	4a49      	ldr	r2, [pc, #292]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005a06:	fba2 2303 	umull	r2, r3, r2, r3
 8005a0a:	095b      	lsrs	r3, r3, #5
 8005a0c:	0119      	lsls	r1, r3, #4
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	4613      	mov	r3, r2
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	4413      	add	r3, r2
 8005a16:	009a      	lsls	r2, r3, #2
 8005a18:	441a      	add	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a24:	4b41      	ldr	r3, [pc, #260]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005a26:	fba3 0302 	umull	r0, r3, r3, r2
 8005a2a:	095b      	lsrs	r3, r3, #5
 8005a2c:	2064      	movs	r0, #100	; 0x64
 8005a2e:	fb00 f303 	mul.w	r3, r0, r3
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	00db      	lsls	r3, r3, #3
 8005a36:	3332      	adds	r3, #50	; 0x32
 8005a38:	4a3c      	ldr	r2, [pc, #240]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3e:	095b      	lsrs	r3, r3, #5
 8005a40:	005b      	lsls	r3, r3, #1
 8005a42:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a46:	4419      	add	r1, r3
 8005a48:	68fa      	ldr	r2, [r7, #12]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	009a      	lsls	r2, r3, #2
 8005a52:	441a      	add	r2, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a5e:	4b33      	ldr	r3, [pc, #204]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005a60:	fba3 0302 	umull	r0, r3, r3, r2
 8005a64:	095b      	lsrs	r3, r3, #5
 8005a66:	2064      	movs	r0, #100	; 0x64
 8005a68:	fb00 f303 	mul.w	r3, r0, r3
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	00db      	lsls	r3, r3, #3
 8005a70:	3332      	adds	r3, #50	; 0x32
 8005a72:	4a2e      	ldr	r2, [pc, #184]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005a74:	fba2 2303 	umull	r2, r3, r2, r3
 8005a78:	095b      	lsrs	r3, r3, #5
 8005a7a:	f003 0207 	and.w	r2, r3, #7
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	440a      	add	r2, r1
 8005a84:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a86:	e04a      	b.n	8005b1e <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	4613      	mov	r3, r2
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	4413      	add	r3, r2
 8005a90:	009a      	lsls	r2, r3, #2
 8005a92:	441a      	add	r2, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a9e:	4a23      	ldr	r2, [pc, #140]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa4:	095b      	lsrs	r3, r3, #5
 8005aa6:	0119      	lsls	r1, r3, #4
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	4613      	mov	r3, r2
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	4413      	add	r3, r2
 8005ab0:	009a      	lsls	r2, r3, #2
 8005ab2:	441a      	add	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	009b      	lsls	r3, r3, #2
 8005aba:	fbb2 f2f3 	udiv	r2, r2, r3
 8005abe:	4b1b      	ldr	r3, [pc, #108]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005ac0:	fba3 0302 	umull	r0, r3, r3, r2
 8005ac4:	095b      	lsrs	r3, r3, #5
 8005ac6:	2064      	movs	r0, #100	; 0x64
 8005ac8:	fb00 f303 	mul.w	r3, r0, r3
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	011b      	lsls	r3, r3, #4
 8005ad0:	3332      	adds	r3, #50	; 0x32
 8005ad2:	4a16      	ldr	r2, [pc, #88]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005ad4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad8:	095b      	lsrs	r3, r3, #5
 8005ada:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ade:	4419      	add	r1, r3
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4413      	add	r3, r2
 8005ae8:	009a      	lsls	r2, r3, #2
 8005aea:	441a      	add	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	fbb2 f2f3 	udiv	r2, r2, r3
 8005af6:	4b0d      	ldr	r3, [pc, #52]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005af8:	fba3 0302 	umull	r0, r3, r3, r2
 8005afc:	095b      	lsrs	r3, r3, #5
 8005afe:	2064      	movs	r0, #100	; 0x64
 8005b00:	fb00 f303 	mul.w	r3, r0, r3
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	011b      	lsls	r3, r3, #4
 8005b08:	3332      	adds	r3, #50	; 0x32
 8005b0a:	4a08      	ldr	r2, [pc, #32]	; (8005b2c <UART_SetConfig+0x1c4>)
 8005b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b10:	095b      	lsrs	r3, r3, #5
 8005b12:	f003 020f 	and.w	r2, r3, #15
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	440a      	add	r2, r1
 8005b1c:	609a      	str	r2, [r3, #8]
}
 8005b1e:	bf00      	nop
 8005b20:	3710      	adds	r7, #16
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	40013800 	.word	0x40013800
 8005b2c:	51eb851f 	.word	0x51eb851f

08005b30 <__libc_init_array>:
 8005b30:	b570      	push	{r4, r5, r6, lr}
 8005b32:	2600      	movs	r6, #0
 8005b34:	4d0c      	ldr	r5, [pc, #48]	; (8005b68 <__libc_init_array+0x38>)
 8005b36:	4c0d      	ldr	r4, [pc, #52]	; (8005b6c <__libc_init_array+0x3c>)
 8005b38:	1b64      	subs	r4, r4, r5
 8005b3a:	10a4      	asrs	r4, r4, #2
 8005b3c:	42a6      	cmp	r6, r4
 8005b3e:	d109      	bne.n	8005b54 <__libc_init_array+0x24>
 8005b40:	f000 f822 	bl	8005b88 <_init>
 8005b44:	2600      	movs	r6, #0
 8005b46:	4d0a      	ldr	r5, [pc, #40]	; (8005b70 <__libc_init_array+0x40>)
 8005b48:	4c0a      	ldr	r4, [pc, #40]	; (8005b74 <__libc_init_array+0x44>)
 8005b4a:	1b64      	subs	r4, r4, r5
 8005b4c:	10a4      	asrs	r4, r4, #2
 8005b4e:	42a6      	cmp	r6, r4
 8005b50:	d105      	bne.n	8005b5e <__libc_init_array+0x2e>
 8005b52:	bd70      	pop	{r4, r5, r6, pc}
 8005b54:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b58:	4798      	blx	r3
 8005b5a:	3601      	adds	r6, #1
 8005b5c:	e7ee      	b.n	8005b3c <__libc_init_array+0xc>
 8005b5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b62:	4798      	blx	r3
 8005b64:	3601      	adds	r6, #1
 8005b66:	e7f2      	b.n	8005b4e <__libc_init_array+0x1e>
 8005b68:	08005bd4 	.word	0x08005bd4
 8005b6c:	08005bd4 	.word	0x08005bd4
 8005b70:	08005bd4 	.word	0x08005bd4
 8005b74:	08005bd8 	.word	0x08005bd8

08005b78 <memset>:
 8005b78:	4603      	mov	r3, r0
 8005b7a:	4402      	add	r2, r0
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d100      	bne.n	8005b82 <memset+0xa>
 8005b80:	4770      	bx	lr
 8005b82:	f803 1b01 	strb.w	r1, [r3], #1
 8005b86:	e7f9      	b.n	8005b7c <memset+0x4>

08005b88 <_init>:
 8005b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b8a:	bf00      	nop
 8005b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b8e:	bc08      	pop	{r3}
 8005b90:	469e      	mov	lr, r3
 8005b92:	4770      	bx	lr

08005b94 <_fini>:
 8005b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b96:	bf00      	nop
 8005b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b9a:	bc08      	pop	{r3}
 8005b9c:	469e      	mov	lr, r3
 8005b9e:	4770      	bx	lr
