# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Ex5_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex4 {H:/VERI/Ex4/clk_div.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex4 {H:/VERI/Ex4/hex_to_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex5 {H:/VERI/Ex5/shift_pattern.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_pattern
# 
# Top level modules:
# 	shift_pattern
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex5 {H:/VERI/Ex5/top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# 
vsim +altera -do Ex5_run_msim_rtl_verilog.do -l msim_transcript -gui work.top
# vsim +altera -do Ex5_run_msim_rtl_verilog.do -l msim_transcript -gui work.top 
# Loading work.top
# Loading work.clk_div
# Loading work.shift_pattern
# Loading work.hex_to_7seg
# do Ex5_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex4 {H:/VERI/Ex4/clk_div.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex4 {H:/VERI/Ex4/hex_to_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex5 {H:/VERI/Ex5/shift_pattern.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_pattern
# 
# Top level modules:
# 	shift_pattern
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex5 {H:/VERI/Ex5/top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# 
add wave -position end  sim:/top/CLOCK_50
add wave -position end  sim:/top/pattern
vsim +altera -do Ex5_run_msim_rtl_verilog.do -l msim_transcript -gui work.shift_pattern
# vsim +altera -do Ex5_run_msim_rtl_verilog.do -l msim_transcript -gui work.shift_pattern 
# Loading work.shift_pattern
# do Ex5_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex4 {H:/VERI/Ex4/clk_div.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex4 {H:/VERI/Ex4/hex_to_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hex_to_7seg
# 
# Top level modules:
# 	hex_to_7seg
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex5 {H:/VERI/Ex5/shift_pattern.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_pattern
# 
# Top level modules:
# 	shift_pattern
# vlog -vlog01compat -work work +incdir+H:/VERI/Ex5 {H:/VERI/Ex5/top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module top
# 
# Top level modules:
# 	top
# 
add wave -position end  sim:/shift_pattern/clk
add wave -position end  sim:/shift_pattern/pattern
force /shift_pattern/clk  0 0ns, 1 10ns -repeat 20ns
run 380ns
