INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:29:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 buffer47/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer45/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 0.824ns (14.791%)  route 4.747ns (85.209%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2445, unset)         0.508     0.508    buffer47/control/clk
                         FDRE                                         r  buffer47/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer47/control/outputValid_reg/Q
                         net (fo=44, unplaced)        0.467     1.201    buffer47/control/outputValid_reg_0
                         LUT3 (Prop_lut3_I0_O)        0.119     1.320 r  buffer47/control/alpha_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.705     2.025    fork28/generateBlocks[1].regblock/transmitValue_i_4__27_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.068 f  fork28/generateBlocks[1].regblock/alpha_ready_INST_0_i_4/O
                         net (fo=12, unplaced)        0.292     2.360    control_merge5/tehb/control/dataReg_reg[4]_2
                         LUT5 (Prop_lut5_I3_O)        0.043     2.403 f  control_merge5/tehb/control/transmitValue_i_2__81/O
                         net (fo=8, unplaced)         0.415     2.818    control_merge5/tehb/control/transmitValue_i_2__81_n_0
                         LUT5 (Prop_lut5_I1_O)        0.049     2.867 r  control_merge5/tehb/control/transmitValue_i_4__18/O
                         net (fo=2, unplaced)         0.255     3.122    fork30/control/generateBlocks[7].regblock/transmitValue_reg_2
                         LUT4 (Prop_lut4_I1_O)        0.043     3.165 f  fork30/control/generateBlocks[7].regblock/transmitValue_i_2__10/O
                         net (fo=3, unplaced)         0.395     3.560    buffer61/control/transmitValue_reg_11[3]
                         LUT6 (Prop_lut6_I2_O)        0.043     3.603 f  buffer61/control/transmitValue_i_3__61/O
                         net (fo=13, unplaced)        0.294     3.897    fork27/control/generateBlocks[1].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     3.940 f  fork27/control/generateBlocks[1].regblock/transmitValue_i_2__5/O
                         net (fo=2, unplaced)         0.388     4.328    fork27/control/generateBlocks[3].regblock/blockStopArray[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     4.371 r  fork27/control/generateBlocks[3].regblock/transmitValue_i_2__110/O
                         net (fo=13, unplaced)        0.294     4.665    fork26/control/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     4.708 f  fork26/control/generateBlocks[1].regblock/transmitValue_i_3__15/O
                         net (fo=3, unplaced)         0.395     5.103    fork25/control/generateBlocks[2].regblock/transmitValue_reg_6
                         LUT6 (Prop_lut6_I2_O)        0.043     5.146 f  fork25/control/generateBlocks[2].regblock/transmitValue_i_2__2/O
                         net (fo=8, unplaced)         0.282     5.428    fork24/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     5.471 r  fork24/control/generateBlocks[0].regblock/fullReg_i_5__5/O
                         net (fo=10, unplaced)        0.287     5.758    fork12/control/generateBlocks[1].regblock/outs_reg[5]_0
                         LUT5 (Prop_lut5_I2_O)        0.043     5.801 r  fork12/control/generateBlocks[1].regblock/outs[5]_i_1__1/O
                         net (fo=6, unplaced)         0.278     6.079    buffer45/E[0]
                         FDRE                                         r  buffer45/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=2445, unset)         0.483    12.183    buffer45/clk
                         FDRE                                         r  buffer45/outs_reg[0]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.955    buffer45/outs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  5.876    




