Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  2 23:14:03 2019
| Host         : F211-20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: M1/clk_count_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.541        0.000                      0                 3995        0.072        0.000                      0                 3995        4.020        0.000                       0                   831  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.541        0.000                      0                 3995        0.072        0.000                      0                 3995        4.020        0.000                       0                   831  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 vram_a/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 4.166ns (45.698%)  route 4.950ns (54.302%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.857     5.459    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y38         RAMB36E1                                     r  vram_a/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.331 r  vram_a/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.396    vram_a/memory_array_reg_0_3_n_0
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.821 r  vram_a/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           3.266    12.087    vram_a/memory_array_reg_1_3_n_35
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.211 r  vram_a/colour[11]_i_22/O
                         net (fo=42, routed)          1.211    13.422    vram_a/dataout_a[3]
    SLICE_X38Y98         LUT6 (Prop_lut6_I1_O)        0.124    13.546 r  vram_a/colour[9]_i_14/O
                         net (fo=1, routed)           0.000    13.546    vram_a/colour[9]_i_14_n_0
    SLICE_X38Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    13.760 r  vram_a/colour_reg[9]_i_10/O
                         net (fo=1, routed)           0.000    13.760    vram_a/colour_reg[9]_i_10_n_0
    SLICE_X38Y98         MUXF8 (Prop_muxf8_I1_O)      0.088    13.848 r  vram_a/colour_reg[9]_i_4/O
                         net (fo=1, routed)           0.408    14.256    vram_b/colour_reg[10][6]
    SLICE_X39Y96         LUT5 (Prop_lut5_I4_O)        0.319    14.575 r  vram_b/colour[9]_i_1/O
                         net (fo=1, routed)           0.000    14.575    vram_b_n_1
    SLICE_X39Y96         FDRE                                         r  colour_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.518    14.941    CLK_IBUF_BUFG
    SLICE_X39Y96         FDRE                                         r  colour_reg[9]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X39Y96         FDRE (Setup_fdre_C_D)        0.031    15.116    colour_reg[9]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.575    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 vram_a/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 4.203ns (46.296%)  route 4.876ns (53.704%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.857     5.459    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y38         RAMB36E1                                     r  vram_a/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.331 r  vram_a/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.396    vram_a/memory_array_reg_0_3_n_0
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.821 r  vram_a/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           3.266    12.087    vram_a/memory_array_reg_1_3_n_35
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.211 r  vram_a/colour[11]_i_22/O
                         net (fo=42, routed)          1.256    13.468    vram_a/dataout_a[3]
    SLICE_X42Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.592 r  vram_a/colour[1]_i_11/O
                         net (fo=1, routed)           0.000    13.592    vram_a/colour[1]_i_11_n_0
    SLICE_X42Y93         MUXF7 (Prop_muxf7_I0_O)      0.241    13.833 r  vram_a/colour_reg[1]_i_9/O
                         net (fo=1, routed)           0.000    13.833    vram_a/colour_reg[1]_i_9_n_0
    SLICE_X42Y93         MUXF8 (Prop_muxf8_I0_O)      0.098    13.931 r  vram_a/colour_reg[1]_i_4/O
                         net (fo=1, routed)           0.288    14.219    vram_b/colour_reg[10][1]
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.319    14.538 r  vram_b/colour[1]_i_1/O
                         net (fo=1, routed)           0.000    14.538    vram_b_n_6
    SLICE_X45Y93         FDRE                                         r  colour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.515    14.938    CLK_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  colour_reg[1]/C
                         clock pessimism              0.180    15.118    
                         clock uncertainty           -0.035    15.082    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.031    15.113    colour_reg[1]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.538    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 vram_a/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.881ns (43.123%)  route 5.119ns (56.877%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.857     5.459    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y38         RAMB36E1                                     r  vram_a/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.331 r  vram_a/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.396    vram_a/memory_array_reg_0_3_n_0
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.821 f  vram_a/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           3.266    12.087    vram_a/memory_array_reg_1_3_n_35
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.211 f  vram_a/colour[11]_i_22/O
                         net (fo=42, routed)          1.224    13.435    vram_a/dataout_a[3]
    SLICE_X47Y98         LUT6 (Prop_lut6_I0_O)        0.124    13.559 r  vram_a/colour[3]_i_4/O
                         net (fo=1, routed)           0.564    14.123    vram_a/colour[3]_i_4_n_0
    SLICE_X49Y98         LUT5 (Prop_lut5_I0_O)        0.124    14.247 r  vram_a/colour[3]_i_2/O
                         net (fo=1, routed)           0.000    14.247    vram_a/p_0_out[3]
    SLICE_X49Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    14.459 r  vram_a/colour_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.459    vram_a_n_3
    SLICE_X49Y98         FDRE                                         r  colour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.514    14.937    CLK_IBUF_BUFG
    SLICE_X49Y98         FDRE                                         r  colour_reg[3]/C
                         clock pessimism              0.180    15.117    
                         clock uncertainty           -0.035    15.081    
    SLICE_X49Y98         FDRE (Setup_fdre_C_D)        0.064    15.145    colour_reg[3]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -14.459    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 vram_a/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 4.210ns (47.001%)  route 4.747ns (52.999%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.857     5.459    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y38         RAMB36E1                                     r  vram_a/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.331 r  vram_a/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.396    vram_a/memory_array_reg_0_3_n_0
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.821 r  vram_a/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           3.266    12.087    vram_a/memory_array_reg_1_3_n_35
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.211 r  vram_a/colour[11]_i_22/O
                         net (fo=42, routed)          1.117    13.328    vram_a/dataout_a[3]
    SLICE_X40Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.452 r  vram_a/colour[0]_i_12/O
                         net (fo=1, routed)           0.000    13.452    vram_a/colour[0]_i_12_n_0
    SLICE_X40Y96         MUXF7 (Prop_muxf7_I1_O)      0.245    13.697 r  vram_a/colour_reg[0]_i_9/O
                         net (fo=1, routed)           0.000    13.697    vram_a/colour_reg[0]_i_9_n_0
    SLICE_X40Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    13.801 r  vram_a/colour_reg[0]_i_4/O
                         net (fo=1, routed)           0.299    14.100    vram_b/colour_reg[10][0]
    SLICE_X41Y96         LUT5 (Prop_lut5_I4_O)        0.316    14.416 r  vram_b/colour[0]_i_1/O
                         net (fo=1, routed)           0.000    14.416    vram_b_n_7
    SLICE_X41Y96         FDRE                                         r  colour_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.518    14.941    CLK_IBUF_BUFG
    SLICE_X41Y96         FDRE                                         r  colour_reg[0]/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.031    15.116    colour_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 4.015ns (45.049%)  route 4.897ns (54.951%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.897     5.499    vram_b/CLK_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  vram_b/memory_array_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.371 r  vram_b/memory_array_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.436    vram_b/memory_array_reg_0_6_n_0
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.861 r  vram_b/memory_array_reg_1_6/DOADO[0]
                         net (fo=1, routed)           3.289    12.151    vram_b/memory_array_reg_1_6_n_35
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.275 r  vram_b/colour[11]_i_18/O
                         net (fo=20, routed)          0.595    12.870    vram_b/dataout_b[6]
    SLICE_X48Y92         MUXF7 (Prop_muxf7_S_O)       0.296    13.166 r  vram_b/colour_reg[4]_i_3/O
                         net (fo=1, routed)           0.948    14.114    vram_b/colour_reg[4]_i_3_n_0
    SLICE_X37Y96         LUT5 (Prop_lut5_I2_O)        0.298    14.412 r  vram_b/colour[4]_i_1/O
                         net (fo=1, routed)           0.000    14.412    vram_b_n_4
    SLICE_X37Y96         FDRE                                         r  colour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.519    14.942    CLK_IBUF_BUFG
    SLICE_X37Y96         FDRE                                         r  colour_reg[4]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X37Y96         FDRE (Setup_fdre_C_D)        0.031    15.124    colour_reg[4]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 vram_a/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 3.907ns (43.614%)  route 5.051ns (56.386%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.857     5.459    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y38         RAMB36E1                                     r  vram_a/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.331 r  vram_a/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.396    vram_a/memory_array_reg_0_3_n_0
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.821 r  vram_a/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           3.266    12.087    vram_a/memory_array_reg_1_3_n_35
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.211 r  vram_a/colour[11]_i_22/O
                         net (fo=42, routed)          1.284    13.495    vram_a/dataout_a[3]
    SLICE_X44Y97         LUT6 (Prop_lut6_I1_O)        0.124    13.619 r  vram_a/colour[7]_i_4/O
                         net (fo=1, routed)           0.436    14.055    vram_a/colour[7]_i_4_n_0
    SLICE_X43Y97         LUT3 (Prop_lut3_I1_O)        0.124    14.179 r  vram_a/colour[7]_i_2/O
                         net (fo=1, routed)           0.000    14.179    vram_a/p_0_out[7]
    SLICE_X43Y97         MUXF7 (Prop_muxf7_I0_O)      0.238    14.417 r  vram_a/colour_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.417    vram_a_n_1
    SLICE_X43Y97         FDRE                                         r  colour_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X43Y97         FDRE                                         r  colour_reg[7]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)        0.064    15.147    colour_reg[7]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 vram_a/memory_array_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 4.172ns (46.816%)  route 4.739ns (53.184%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.857     5.459    vram_a/CLK_IBUF_BUFG
    RAMB36_X0Y38         RAMB36E1                                     r  vram_a/memory_array_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.331 r  vram_a/memory_array_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.396    vram_a/memory_array_reg_0_3_n_0
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.821 r  vram_a/memory_array_reg_1_3/DOADO[0]
                         net (fo=1, routed)           3.266    12.087    vram_a/memory_array_reg_1_3_n_35
    SLICE_X35Y99         LUT6 (Prop_lut6_I5_O)        0.124    12.211 r  vram_a/colour[11]_i_22/O
                         net (fo=42, routed)          0.962    13.174    vram_a/dataout_a[3]
    SLICE_X37Y98         LUT6 (Prop_lut6_I1_O)        0.124    13.298 r  vram_a/colour[10]_i_15/O
                         net (fo=1, routed)           0.000    13.298    vram_a/colour[10]_i_15_n_0
    SLICE_X37Y98         MUXF7 (Prop_muxf7_I1_O)      0.217    13.515 r  vram_a/colour_reg[10]_i_11/O
                         net (fo=1, routed)           0.000    13.515    vram_a/colour_reg[10]_i_11_n_0
    SLICE_X37Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    13.609 r  vram_a/colour_reg[10]_i_5/O
                         net (fo=1, routed)           0.446    14.055    vram_b/colour_reg[10][7]
    SLICE_X43Y98         LUT5 (Prop_lut5_I4_O)        0.316    14.371 r  vram_b/colour[10]_i_1/O
                         net (fo=1, routed)           0.000    14.371    vram_b_n_0
    SLICE_X43Y98         FDRE                                         r  colour_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.516    14.939    CLK_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  colour_reg[10]/C
                         clock pessimism              0.180    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.031    15.114    colour_reg[10]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 3.996ns (44.779%)  route 4.928ns (55.221%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.897     5.499    vram_b/CLK_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  vram_b/memory_array_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.371 r  vram_b/memory_array_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.436    vram_b/memory_array_reg_0_6_n_0
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.861 r  vram_b/memory_array_reg_1_6/DOADO[0]
                         net (fo=1, routed)           3.289    12.151    vram_b/memory_array_reg_1_6_n_35
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.275 r  vram_b/colour[11]_i_18/O
                         net (fo=20, routed)          0.971    13.245    vram_b/dataout_b[6]
    SLICE_X40Y98         MUXF7 (Prop_muxf7_S_O)       0.276    13.521 r  vram_b/colour_reg[5]_i_2/O
                         net (fo=1, routed)           0.603    14.124    vram_b/colour_reg[5]_i_2_n_0
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.299    14.423 r  vram_b/colour[5]_i_1/O
                         net (fo=1, routed)           0.000    14.423    vram_b_n_3
    SLICE_X38Y99         FDRE                                         r  colour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.519    14.942    CLK_IBUF_BUFG
    SLICE_X38Y99         FDRE                                         r  colour_reg[5]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X38Y99         FDRE (Setup_fdre_C_D)        0.081    15.174    colour_reg[5]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -14.423    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_6_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 3.762ns (42.065%)  route 5.181ns (57.935%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.460ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.858     5.460    vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  vram_b/memory_array_reg_6_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.332 r  vram_b/memory_array_reg_6_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.397    vram_b/memory_array_reg_6_7_n_0
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.822 r  vram_b/memory_array_reg_7_7/DOADO[0]
                         net (fo=1, routed)           4.115    12.937    vram_b/memory_array_reg_7_7_n_35
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.124    13.061 r  vram_b/colour[10]_i_3/O
                         net (fo=12, routed)          1.001    14.063    vram_b/dataout_b[7]
    SLICE_X39Y97         LUT6 (Prop_lut6_I1_O)        0.124    14.187 r  vram_b/colour[11]_i_7/O
                         net (fo=1, routed)           0.000    14.187    vram_a/colour_reg[11]
    SLICE_X39Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    14.404 r  vram_a/colour_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    14.404    vram_a_n_0
    SLICE_X39Y97         FDRE                                         r  colour_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.519    14.942    CLK_IBUF_BUFG
    SLICE_X39Y97         FDRE                                         r  colour_reg[11]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X39Y97         FDRE (Setup_fdre_C_D)        0.064    15.157    colour_reg[11]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -14.404    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vram_b/memory_array_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            colour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 3.996ns (44.922%)  route 4.899ns (55.078%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.897     5.499    vram_b/CLK_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  vram_b/memory_array_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.371 r  vram_b/memory_array_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.436    vram_b/memory_array_reg_0_6_n_0
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.861 r  vram_b/memory_array_reg_1_6/DOADO[0]
                         net (fo=1, routed)           3.289    12.151    vram_b/memory_array_reg_1_6_n_35
    SLICE_X47Y90         LUT6 (Prop_lut6_I5_O)        0.124    12.275 r  vram_b/colour[11]_i_18/O
                         net (fo=20, routed)          0.620    12.894    vram_b/dataout_b[6]
    SLICE_X44Y91         MUXF7 (Prop_muxf7_S_O)       0.276    13.170 r  vram_b/colour_reg[2]_i_3/O
                         net (fo=1, routed)           0.925    14.096    vram_b/colour_reg[2]_i_3_n_0
    SLICE_X38Y97         LUT5 (Prop_lut5_I2_O)        0.299    14.395 r  vram_b/colour[2]_i_1/O
                         net (fo=1, routed)           0.000    14.395    vram_b_n_5
    SLICE_X38Y97         FDRE                                         r  colour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         1.519    14.942    CLK_IBUF_BUFG
    SLICE_X38Y97         FDRE                                         r  colour_reg[2]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X38Y97         FDRE (Setup_fdre_C_D)        0.077    15.170    colour_reg[2]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -14.395    
  -------------------------------------------------------------------
                         slack                                  0.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 address_fb2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_b_reg[9]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.228%)  route 0.254ns (57.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.560     1.479    CLK_IBUF_BUFG
    SLICE_X59Y103        FDRE                                         r  address_fb2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  address_fb2_reg[9]/Q
                         net (fo=14, routed)          0.254     1.875    address_fb2_reg_n_0_[9]
    SLICE_X61Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.920 r  address_b[9]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.920    address_b[9]_rep__0_i_1_n_0
    SLICE_X61Y98         FDRE                                         r  address_b_reg[9]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.838     2.003    CLK_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  address_b_reg[9]_rep__0/C
                         clock pessimism             -0.245     1.757    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.091     1.848    address_b_reg[9]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 address_fb2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_b_reg[9]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.421%)  route 0.286ns (60.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.560     1.479    CLK_IBUF_BUFG
    SLICE_X59Y103        FDRE                                         r  address_fb2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  address_fb2_reg[9]/Q
                         net (fo=14, routed)          0.286     1.906    address_fb2_reg_n_0_[9]
    SLICE_X58Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.951 r  address_b[9]_rep__4_i_1/O
                         net (fo=1, routed)           0.000     1.951    address_b[9]_rep__4_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  address_b_reg[9]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.837     2.002    CLK_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  address_b_reg[9]_rep__4/C
                         clock pessimism             -0.245     1.756    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.121     1.877    address_b_reg[9]_rep__4
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 address_fb2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_b_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.898%)  route 0.267ns (56.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.561     1.480    CLK_IBUF_BUFG
    SLICE_X58Y101        FDRE                                         r  address_fb2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  address_fb2_reg[6]/Q
                         net (fo=14, routed)          0.267     1.912    address_fb2_reg_n_0_[6]
    SLICE_X60Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.957 r  address_b[6]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.957    address_b[6]_rep_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  address_b_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.837     2.002    CLK_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  address_b_reg[6]_rep/C
                         clock pessimism             -0.245     1.756    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.121     1.877    address_b_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 address_fb2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_b_reg[6]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.521%)  route 0.271ns (56.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.561     1.480    CLK_IBUF_BUFG
    SLICE_X58Y101        FDRE                                         r  address_fb2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  address_fb2_reg[6]/Q
                         net (fo=14, routed)          0.271     1.916    address_fb2_reg_n_0_[6]
    SLICE_X58Y95         LUT4 (Prop_lut4_I3_O)        0.045     1.961 r  address_b[6]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     1.961    address_b[6]_rep__3_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  address_b_reg[6]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.837     2.002    CLK_IBUF_BUFG
    SLICE_X58Y95         FDRE                                         r  address_b_reg[6]_rep__3/C
                         clock pessimism             -0.245     1.756    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.121     1.877    address_b_reg[6]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/SPI_Interface/Dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.151%)  route 0.272ns (65.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.569     1.488    acc/U0/ADXL_Control/SPI_Interface/SYSCLK
    SLICE_X43Y99         FDRE                                         r  acc/U0/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  acc/U0/ADXL_Control/SPI_Interface/MISO_REG_reg[5]/Q
                         net (fo=2, routed)           0.272     1.901    acc/U0/ADXL_Control/SPI_Interface/MISO_REG[5]
    SLICE_X44Y101        FDRE                                         r  acc/U0/ADXL_Control/SPI_Interface/Dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.833     1.998    acc/U0/ADXL_Control/SPI_Interface/SYSCLK
    SLICE_X44Y101        FDRE                                         r  acc/U0/ADXL_Control/SPI_Interface/Dout_reg[5]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.061     1.813    acc/U0/ADXL_Control/SPI_Interface/Dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.325%)  route 0.264ns (61.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.568     1.487    acc/U0/ADXL_Control/SYSCLK
    SLICE_X38Y93         FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]/Q
                         net (fo=2, routed)           0.264     1.915    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[4]
    SLICE_X36Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.836     2.001    acc/U0/ADXL_Control/SYSCLK
    SLICE_X36Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_reg[0]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.070     1.825    acc/U0/ADXL_Control/ACCEL_X_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 address_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spritebuf/memory_array_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.608%)  route 0.167ns (50.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.563     1.482    CLK_IBUF_BUFG
    SLICE_X62Y102        FDRE                                         r  address_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y102        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  address_s_reg[12]/Q
                         net (fo=6, routed)           0.167     1.813    spritebuf/Q[10]
    RAMB36_X1Y20         RAMB36E1                                     r  spritebuf/memory_array_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.875     2.040    spritebuf/CLK_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  spritebuf/memory_array_reg_1/CLKARDCLK
                         clock pessimism             -0.500     1.540    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.723    spritebuf/memory_array_reg_1
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 address_fb2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_b_reg[15]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.246ns (49.625%)  route 0.250ns (50.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.560     1.479    CLK_IBUF_BUFG
    SLICE_X60Y104        FDRE                                         r  address_fb2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.148     1.627 r  address_fb2_reg[15]/Q
                         net (fo=14, routed)          0.250     1.877    address_fb2_reg_n_0_[15]
    SLICE_X60Y99         LUT4 (Prop_lut4_I3_O)        0.098     1.975 r  address_b[15]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     1.975    address_b[15]_rep__3_i_1_n_0
    SLICE_X60Y99         FDRE                                         r  address_b_reg[15]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.838     2.003    CLK_IBUF_BUFG
    SLICE_X60Y99         FDRE                                         r  address_b_reg[15]_rep__3/C
                         clock pessimism             -0.245     1.757    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.120     1.877    address_b_reg[15]_rep__3
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 address_b_reg[14]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vram_b/memory_array_reg_4_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.141ns (22.391%)  route 0.489ns (77.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.562     1.481    CLK_IBUF_BUFG
    SLICE_X65Y104        FDRE                                         r  address_b_reg[14]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  address_b_reg[14]_rep__2/Q
                         net (fo=10, routed)          0.489     2.111    vram_b/memory_array_reg_2_7_0[14]
    RAMB36_X2Y19         RAMB36E1                                     r  vram_b/memory_array_reg_4_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.910     2.075    vram_b/CLK_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  vram_b/memory_array_reg_4_0/CLKARDCLK
                         clock pessimism             -0.245     1.830    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.013    vram_b/memory_array_reg_4_0
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 acc/U0/ADXL_Control/ACCEL_X_SUM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc/U0/ADXL_Control/ACCEL_X_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.395%)  route 0.275ns (62.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.568     1.487    acc/U0/ADXL_Control/SYSCLK
    SLICE_X38Y94         FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  acc/U0/ADXL_Control/ACCEL_X_SUM_reg[8]/Q
                         net (fo=2, routed)           0.275     1.926    acc/U0/ADXL_Control/ACCEL_X_SUM_reg[8]
    SLICE_X36Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=833, routed)         0.836     2.001    acc/U0/ADXL_Control/SYSCLK
    SLICE_X36Y100        FDRE                                         r  acc/U0/ADXL_Control/ACCEL_X_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.070     1.825    acc/U0/ADXL_Control/ACCEL_X_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y38   vram_a/memory_array_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y26   vram_a/memory_array_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y27   vram_a/memory_array_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10   vram_b/memory_array_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18   vram_b/memory_array_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15   vram_b/memory_array_reg_6_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y12   vram_b/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y36   vram_a/memory_array_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y18   vram_a/memory_array_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y29   vram_a/memory_array_reg_6_1/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][6]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][7]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y100  acc/U0/ADXL_Control/Data_Reg_reg[3][4]_srl2/CLK



