
;; Function set_reset_devices (set_reset_devices)[0:2044] (unlikely executed)

Deleted 1 trivially dead insns

3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/main.c:146 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:146 (set (reg:SI 136)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/main.c:146 (set (mem/c/i:SI (reg/f:SI 135) [0 reset_devices+0 S4 A32])
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 13 2 init/main.c:148 (set (reg:SI 133 [ <result> ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 13 9 19 2 init/main.c:148 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 19 13 0 2 init/main.c:148 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function debug_kernel (debug_kernel)[0:2046] (unlikely executed)

Deleted 1 trivially dead insns

3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/main.c:197 (set (reg/f:SI 135)
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a4ff00 console_printk>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:197 (set (reg:SI 136)
        (const_int 10 [0xa])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/main.c:197 (set (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 13 2 init/main.c:199 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 9 19 2 init/main.c:199 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 19 13 0 2 init/main.c:199 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function quiet_kernel (quiet_kernel)[0:2047] (unlikely executed)

Deleted 1 trivially dead insns

3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/main.c:203 (set (reg/f:SI 135)
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a4ff00 console_printk>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:203 (set (reg:SI 136)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/main.c:203 (set (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 13 2 init/main.c:205 (set (reg:SI 133 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 9 19 2 init/main.c:205 (set (reg/i:SI 0 r0)
        (reg:SI 133 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 19 13 0 2 init/main.c:205 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function init_setup (init_setup)[0:2050] (unlikely executed)


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 313, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 313, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  4 [100.0%]  (fallthru)

Basic block 4 , prev 2, next 5, loop_depth 1, count 0, freq 9687, probably never executed.
Predecessors:  4 [96.8%]  (dfs_back) 2 [100.0%]  (fallthru)
Successors:  4 [96.8%]  (dfs_back) 5 [3.2%]  (fallthru)

Basic block 5 , prev 4, next 1, loop_depth 0, count 0, freq 313, probably never executed.
Predecessors:  4 [3.2%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 5, loop_depth 0, count 0, freq 313, probably never executed.
Predecessors:  5 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 35 0 33 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 33 35 34 2 init/main.c:290 (set (reg/v/f:SI 167 [ str ])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (nil))

(note 34 33 37 2 NOTE_INSN_FUNCTION_BEG)

(insn 37 34 38 2 init/main.c:293 (set (reg/f:SI 168)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 2 init/main.c:293 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 168)
                (const_int 4 [0x4])) [0 execute_command+0 S4 A32])
        (reg/v/f:SI 167 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 init/main.c:293 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 2 init/main.c:293 (set (reg:SI 165 [ ivtmp.545 ])
        (reg/f:SI 169)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 46 2 init/main.c:289 (set (reg:SI 164 [ D.38402 ])
        (plus:SI (reg:SI 165 [ ivtmp.545 ])
            (const_int 124 [0x7c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 3
;; Pred edge  3 [96.8%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 46 41 42 3 14 "" [1 uses])

(note 42 46 43 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 3 init/main.c:301 (set (reg:SI 170)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 3 init/main.c:301 (set (mem/s/f/j:SI (plus:SI (reg:SI 165 [ ivtmp.545 ])
                (const_int 4 [0x4])) [0 argv_init S4 A32])
        (reg:SI 170)) 167 {*arm_movsi_insn} (nil))

(insn 45 44 47 3 init/main.c:301 (set (reg:SI 165 [ ivtmp.545 ])
        (plus:SI (reg:SI 165 [ ivtmp.545 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 47 45 48 3 init/main.c:300 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 165 [ ivtmp.545 ])
            (reg:SI 164 [ D.38402 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 3 init/main.c:300 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9677 [0x25cd])
        (nil)))
;; End of basic block 3 -> ( 3 4)

;; Succ edge  3 [96.8%]  (dfs_back)
;; Succ edge  4 [3.2%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [3.2%]  (fallthru)
(note 49 48 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 54 4 init/main.c:303 (set (reg:SI 166 [ <result> ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 54 50 60 4 init/main.c:303 (set (reg/i:SI 0 r0)
        (reg:SI 166 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 60 54 0 4 init/main.c:303 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function rdinit_setup (rdinit_setup)[0:2051] (unlikely executed)


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 313, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 313, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  4 [100.0%]  (fallthru)

Basic block 4 , prev 2, next 5, loop_depth 1, count 0, freq 9687, probably never executed.
Predecessors:  4 [96.8%]  (dfs_back) 2 [100.0%]  (fallthru)
Successors:  4 [96.8%]  (dfs_back) 5 [3.2%]  (fallthru)

Basic block 5 , prev 4, next 1, loop_depth 0, count 0, freq 313, probably never executed.
Predecessors:  4 [3.2%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 5, loop_depth 0, count 0, freq 313, probably never executed.
Predecessors:  5 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 init/main.c:307 (set (reg/v/f:SI 136 [ str ])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/main.c:310 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:310 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 137)
                (const_int 8 [0x8])) [0 ramdisk_execute_command+0 S4 A32])
        (reg/v/f:SI 136 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/main.c:310 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/main.c:310 (set (reg:SI 134 [ ivtmp.580 ])
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 15 2 init/main.c:306 (set (reg:SI 133 [ D.38437 ])
        (plus:SI (reg:SI 134 [ ivtmp.580 ])
            (const_int 124 [0x7c]))) 4 {*arm_addsi3} (nil))
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 3
;; Pred edge  3 [96.8%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 15 10 11 3 21 "" [1 uses])

(note 11 15 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 init/main.c:313 (set (reg:SI 139)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 init/main.c:313 (set (mem/s/f/j:SI (plus:SI (reg:SI 134 [ ivtmp.580 ])
                (const_int 4 [0x4])) [0 argv_init S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 14 13 16 3 init/main.c:313 (set (reg:SI 134 [ ivtmp.580 ])
        (plus:SI (reg:SI 134 [ ivtmp.580 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 16 14 17 3 init/main.c:312 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ ivtmp.580 ])
            (reg:SI 133 [ D.38437 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 17 16 18 3 init/main.c:312 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9677 [0x25cd])
        (nil)))
;; End of basic block 3 -> ( 3 4)

;; Succ edge  3 [96.8%]  (dfs_back)
;; Succ edge  4 [3.2%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [3.2%]  (fallthru)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 23 4 init/main.c:315 (set (reg:SI 135 [ <result> ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 23 19 29 4 init/main.c:315 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 29 23 0 4 init/main.c:315 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 4 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function smp_setup_processor_id (smp_setup_processor_id)[0:2058] (unlikely executed)


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function thread_info_cache_init (thread_info_cache_init)[0:2059] (unlikely executed)


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function loglevel (loglevel)[0:2048] (unlikely executed)


6 basic blocks, 6 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  5 [61.0%]  4 [39.0%]  (fallthru)

Basic block 4 , prev 2, next 5, loop_depth 0, count 0, freq 3900, probably never executed.
Predecessors:  2 [39.0%]  (fallthru)
Successors:  6 [100.0%]  (fallthru)

Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 6100, probably never executed.
Predecessors:  2 [61.0%] 
Successors:  6 [100.0%]  (fallthru)

Basic block 6 , prev 5, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  5 [100.0%]  (fallthru) 4 [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 6, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  6 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 init/main.c:211 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -12 [0xfffffffffffffff4])) [0 str+0 S4 A32])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/main.c:219 (set (reg:SI 136)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -12 [0xfffffffffffffff4]))) 4 {*arm_addsi3} (nil))

(insn 7 6 8 2 init/main.c:219 (set (reg:SI 137)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 8 7 9 2 init/main.c:219 (set (reg:SI 0 r0)
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/main.c:219 (set (reg:SI 1 r1)
        (reg:SI 137)) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 init/main.c:219 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("get_option") [flags 0x41] <function_decl 0x10a82500 get_option>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 11 10 12 2 init/main.c:219 (set (reg:SI 134 [ D.37735 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/main.c:219 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.37735 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 init/main.c:219 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [61.0%] 
;; Succ edge  3 [39.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [39.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 18 3 init/main.c:224 (set (reg:SI 133 [ D.37739 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [61.0%] 
(code_label 18 15 19 4 31 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 4 init/main.c:220 (set (reg/f:SI 138)
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a4ff00 console_printk>)) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 4 init/main.c:220 (set (reg:SI 139)
        (mem/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 newlevel+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 init/main.c:220 (set (mem/s/j:SI (reg/f:SI 138) [0 console_printk+0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 4 init/main.c:221 (set (reg:SI 133 [ D.37739 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 24 23 25 5 32 "" [0 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 30 5 init/main.c:225 (set (reg:SI 135 [ <result> ])
        (reg:SI 133 [ D.37739 ])) 167 {*arm_movsi_insn} (nil))

(insn 30 26 36 5 init/main.c:225 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 36 30 0 5 init/main.c:225 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function do_one_initcall (do_one_initcall)[0:2065]


15 basic blocks, 20 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  4 [0.0%]  (fallthru) 5 [100.0%] 

Basic block 4 , prev 2, next 5, loop_depth 0, count 0, freq 4.
Predecessors:  2 [0.0%]  (fallthru)
Successors:  6 [100.0%]  (fallthru)

Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 9996, maybe hot.
Predecessors:  2 [100.0%] 
Successors:  6 [100.0%]  (fallthru)

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  4 [100.0%]  (fallthru) 5 [100.0%]  (fallthru)
Successors:  7 [50.0%]  (fallthru) 9 [50.0%] 

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 5000, maybe hot.
Predecessors:  6 [50.0%]  (fallthru)
Successors:  8 [29.0%]  (fallthru) 9 [71.0%] 

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 1450, maybe hot.
Predecessors:  7 [29.0%]  (fallthru)
Successors:  9 [100.0%]  (fallthru)

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  7 [71.0%]  6 [50.0%]  8 [100.0%]  (fallthru)
Successors:  10 [51.2%]  (fallthru) 11 [48.8%] 

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 5123, maybe hot.
Predecessors:  9 [51.2%]  (fallthru)
Successors:  11 [100.0%]  (fallthru)

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  9 [48.8%]  10 [100.0%]  (fallthru)
Successors:  12 [29.0%]  (fallthru) 13 [71.0%] 

Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 2900, maybe hot.
Predecessors:  11 [29.0%]  (fallthru)
Successors:  13 [100.0%]  (fallthru)

Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  11 [71.0%]  12 [100.0%]  (fallthru)
Successors:  14 [0.0%]  (fallthru) 15 [100.0%] 

Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 4.
Predecessors:  13 [0.0%]  (fallthru)
Successors:  15 [100.0%]  (fallthru)

Basic block 15 , prev 14, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  13 [100.0%]  14 [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 15, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  15 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 init/main.c:678 (set (reg/v/f:SI 143 [ fn ])
        (reg:SI 0 r0 [ fn ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:679 (set (reg:SI 145)
        (and:SI (reg:SI 136 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 8 7 9 2 init/main.c:679 (set (reg:SI 144)
        (and:SI (reg:SI 145)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 9 8 10 2 init/main.c:679 (set (reg/v:SI 139 [ count ])
        (mem/s/j:SI (plus:SI (reg:SI 144)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/main.c:682 (set (reg/f:SI 146)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 init/main.c:682 (set (reg:SI 147)
        (mem/c/i:SI (plus:SI (reg/f:SI 146)
                (const_int 12 [0xc])) [0 initcall_debug+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/main.c:682 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 2 init/main.c:682 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [0.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 init/main.c:665 (set (reg:SI 148)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11a9f360>)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 init/main.c:665 (set (reg:SI 150)
        (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 3 init/main.c:665 (set (reg:SI 149)
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 19 18 20 3 init/main.c:665 (set (reg/f:SI 151)
        (mem/s/f/j:SI (plus:SI (reg:SI 149)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 init/main.c:665 (set (reg:SI 0 r0)
        (reg:SI 148)) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 3 init/main.c:665 (set (reg:SI 1 r1)
        (reg/v/f:SI 143 [ fn ])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 3 init/main.c:665 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/f:SI 151)
                (const_int 532 [0x214])) [0 <variable>.pid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 23 22 24 3 init/main.c:665 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 24 23 25 3 init/main.c:666 (set (reg:SI 152)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 25 24 26 3 init/main.c:666 (set (reg:SI 0 r0)
        (reg:SI 152)) 167 {*arm_movsi_insn} (nil))

(call_insn 26 25 27 3 init/main.c:666 (parallel [
            (call (mem:SI (symbol_ref:SI ("ktime_get") [flags 0x41] <function_decl 0x11299080 ktime_get>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 27 26 28 3 init/main.c:666 (set (reg/v:DI 140 [ calltime ])
        (mem/s:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A64])) 163 {*arm_movdi} (nil))

(call_insn 28 27 29 3 init/main.c:667 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/v/f:SI 143 [ fn ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (nil))

(insn 29 28 30 3 init/main.c:667 (set (reg/v:SI 138 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 3 init/main.c:668 (set (reg:SI 153)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 31 30 32 3 init/main.c:668 (set (reg:SI 0 r0)
        (reg:SI 153)) 167 {*arm_movsi_insn} (nil))

(call_insn 32 31 33 3 init/main.c:668 (parallel [
            (call (mem:SI (symbol_ref:SI ("ktime_get") [flags 0x41] <function_decl 0x11299080 ktime_get>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 33 32 34 3 init/main.c:668 (set (reg/v:DI 141 [ rettime ])
        (mem/s:DI (plus:SI (reg/f:SI 25 sfp)
                (const_int -8 [0xfffffffffffffff8])) [0 S8 A64])) 163 {*arm_movdi} (nil))

(insn 34 33 35 3 init/main.c:671 (set (reg:SI 154)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11add730>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 init/main.c:671 (parallel [
            (set (reg:DI 155)
                (minus:DI (reg/v:DI 141 [ rettime ])
                    (reg/v:DI 140 [ calltime ])))
            (clobber (reg:CC 24 cc))
        ]) 20 {*arm_subdi3} (nil))

(insn 36 35 37 3 init/main.c:671 (set (reg:SI 158)
        (ashift:SI (subreg:SI (reg:DI 155) 4)
            (const_int 22 [0x16]))) 117 {*arm_shiftsi3} (nil))

(insn 37 36 38 3 init/main.c:671 (set (subreg:SI (reg:DI 157) 0)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 0)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 38 37 39 3 init/main.c:671 (set (subreg:SI (reg:DI 157) 0)
        (ior:SI (reg:SI 158)
            (subreg:SI (reg:DI 157) 0))) 89 {*arm_iorsi3} (nil))

(insn 39 38 40 3 init/main.c:671 (set (subreg:SI (reg:DI 157) 4)
        (lshiftrt:SI (subreg:SI (reg:DI 155) 4)
            (const_int 10 [0xa]))) 117 {*arm_shiftsi3} (nil))

(insn 40 39 41 3 init/main.c:671 (set (mem:DI (reg/f:SI 13 sp) [0 S8 A64])
        (reg:DI 157)) 163 {*arm_movdi} (nil))

(insn 41 40 42 3 init/main.c:671 (set (reg:SI 0 r0)
        (reg:SI 154)) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 3 init/main.c:671 (set (reg:SI 1 r1)
        (reg/v/f:SI 143 [ fn ])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 3 init/main.c:671 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ ret ])) 167 {*arm_movsi_insn} (nil))

(call_insn 44 43 47 3 init/main.c:671 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 3 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 4
;; Pred edge  2 [100.0%] 
(code_label 47 44 48 4 37 "" [1 uses])

(note 48 47 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 49 48 50 4 init/main.c:685 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/v/f:SI 143 [ fn ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (nil))

(insn 50 49 51 4 init/main.c:685 (set (reg/v:SI 138 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 51 50 52 5 38 "" [0 uses])

(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 5 init/main.c:687 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 5 init/main.c:687 (set (reg:SI 160)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 5 init/main.c:687 (set (reg:QI 161)
        (subreg:QI (reg:SI 160) 0)) 178 {*arm_movqi_insn} (nil))

(insn 56 55 57 5 init/main.c:687 (set (mem/s/j:QI (plus:SI (reg/f:SI 159)
                (const_int 16 [0x10])) [0 msgbuf+0 S1 A32])
        (reg:QI 161)) 178 {*arm_movqi_insn} (nil))

(insn 57 56 58 5 init/main.c:689 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ ret ])
            (const_int -19 [0xffffffffffffffed]))) 219 {*arm_cmpsi_insn} (nil))

(insn 58 57 59 5 init/main.c:689 (set (reg:SI 163)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 59 58 60 5 init/main.c:689 (set (reg:QI 162)
        (subreg:QI (reg:SI 163) 0)) 178 {*arm_movqi_insn} (nil))

(insn 60 59 61 5 init/main.c:689 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 61 60 62 5 init/main.c:689 (set (reg:SI 165)
        (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 62 61 63 5 init/main.c:689 (set (reg:QI 164)
        (subreg:QI (reg:SI 165) 0)) 178 {*arm_movqi_insn} (nil))

(insn 63 62 64 5 init/main.c:689 (set (reg:SI 166)
        (and:SI (subreg:SI (reg:QI 162) 0)
            (subreg:SI (reg:QI 164) 0))) 67 {*arm_andsi3_insn} (nil))

(insn 64 63 65 5 init/main.c:689 (set (reg:QI 167)
        (subreg:QI (reg:SI 166) 0)) 178 {*arm_movqi_insn} (nil))

(insn 65 64 66 5 init/main.c:689 (set (reg:SI 168)
        (zero_extend:SI (reg:QI 167))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 66 65 67 5 init/main.c:689 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 67 66 68 5 init/main.c:689 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 8)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 68 67 69 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 6 init/main.c:689 discrim 1 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 6 init/main.c:689 discrim 1 (set (reg:SI 170)
        (mem/c/i:SI (plus:SI (reg/f:SI 169)
                (const_int 12 [0xc])) [0 initcall_debug+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 6 init/main.c:689 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 72 71 73 6 init/main.c:689 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 73 72 74 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 74 73 75 7 init/main.c:690 (set (reg/f:SI 171)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 7 init/main.c:690 (set (reg:SI 172)
        (plus:SI (reg/f:SI 171)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 76 75 77 7 init/main.c:690 (set (reg:SI 173)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11b105d0>)) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 7 init/main.c:690 (set (reg:SI 0 r0)
        (reg:SI 172)) 167 {*arm_movsi_insn} (nil))

(insn 78 77 79 7 init/main.c:690 (set (reg:SI 1 r1)
        (reg:SI 173)) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 7 init/main.c:690 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ ret ])) 167 {*arm_movsi_insn} (nil))

(call_insn 80 79 81 7 init/main.c:690 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 5 7) -> 8
;; Pred edge  6 [71.0%] 
;; Pred edge  5 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 81 80 82 8 39 "" [2 uses])

(note 82 81 83 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 134 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 175)
        (and:SI (reg:SI 134 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 85 84 86 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 174)
        (and:SI (reg:SI 175)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 134 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 86 85 87 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 176)
        (mem/s/j:SI (plus:SI (reg:SI 174)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 176)
            (reg/v:SI 139 [ count ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 89 8 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 101)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4877 [0x130d])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [51.2%]  (fallthru)
;; Succ edge  10 [48.8%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [51.2%]  (fallthru)
(note 89 88 90 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 9 init/main.c:693 (set (reg/f:SI 177)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 9 init/main.c:693 (set (reg:SI 178)
        (plus:SI (reg/f:SI 177)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 92 91 93 9 init/main.c:693 (set (reg:SI 179)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11b10930>)) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 9 init/main.c:693 (set (reg:SI 0 r0)
        (reg:SI 178)) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 9 init/main.c:693 (set (reg:SI 1 r1)
        (reg:SI 179)) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 9 init/main.c:693 (set (reg:SI 2 r2)
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(call_insn 96 95 97 9 init/main.c:693 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcat") [flags 0x41] <function_decl 0x10bb1500 strlcat>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 97 96 98 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 9 init/main.c:694 (set (reg:SI 181)
        (and:SI (reg:SI 133 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 99 98 100 9 init/main.c:694 (set (reg:SI 180)
        (and:SI (reg:SI 181)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 100 99 101 9 init/main.c:694 (set (mem/s/j:SI (plus:SI (reg:SI 180)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg/v:SI 139 [ count ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [48.8%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 101 100 102 10 40 "" [1 uses])

(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 103 102 104 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:131 (parallel [
            (set (reg/v:SI 137 [ _flags ])
                (asm_operands/v:SI ("	mrs	%0, cpsr	@ local_save_flags") ("=r") 0 []
                     [] 1118201))
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 104 103 105 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (reg:SI 182)
        (and:SI (reg/v:SI 137 [ _flags ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 105 104 106 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 182)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 106 105 107 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 116)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [29.0%]  (fallthru)
;; Succ edge  12 [71.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [29.0%]  (fallthru)
(note 107 106 108 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 108 107 109 11 init/main.c:697 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 109 108 110 11 init/main.c:697 (set (reg:SI 184)
        (plus:SI (reg/f:SI 183)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 110 109 111 11 init/main.c:697 (set (reg:SI 185)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x11b10db0>)) 167 {*arm_movsi_insn} (nil))

(insn 111 110 112 11 init/main.c:697 (set (reg:SI 0 r0)
        (reg:SI 184)) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 11 init/main.c:697 (set (reg:SI 1 r1)
        (reg:SI 185)) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 11 init/main.c:697 (set (reg:SI 2 r2)
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(call_insn 114 113 115 11 init/main.c:697 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcat") [flags 0x41] <function_decl 0x10bb1500 strlcat>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 115 114 116 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:26 (parallel [
            (asm_operands/v ("	cpsie i			@ arch_local_irq_enable") ("") 0 []
                 [] 1104761)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [71.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 116 115 117 12 41 "" [1 uses])

(note 117 116 118 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 118 117 119 12 init/main.c:700 (set (reg/f:SI 186)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 119 118 120 12 init/main.c:700 (set (reg:SI 187)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 186)
                    (const_int 16 [0x10])) [0 msgbuf+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 120 119 121 12 init/main.c:700 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 12 init/main.c:700 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 130)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [0.0%]  (fallthru)
;; Succ edge  14 [100.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [0.0%]  (fallthru)
(note 122 121 123 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 13 init/main.c:701 (set (reg:SI 188)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x11b089c0>)) 167 {*arm_movsi_insn} (nil))

(insn 124 123 125 13 init/main.c:701 (set (reg/f:SI 189)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 125 124 126 13 init/main.c:701 (set (reg:SI 190)
        (plus:SI (reg/f:SI 189)
            (const_int 16 [0x10]))) 4 {*arm_addsi3} (nil))

(insn 126 125 127 13 init/main.c:701 (set (reg:SI 0 r0)
        (reg:SI 188)) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 13 init/main.c:701 (set (reg:SI 1 r1)
        (reg/v/f:SI 143 [ fn ])) 167 {*arm_movsi_insn} (nil))

(insn 128 127 129 13 init/main.c:701 (set (reg:SI 2 r2)
        (reg:SI 190)) 167 {*arm_movsi_insn} (nil))

(call_insn 129 128 130 13 init/main.c:701 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 130 129 131 14 42 "" [1 uses])

(note 131 130 132 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 132 131 136 14 init/main.c:705 (set (reg:SI 142 [ <result> ])
        (reg/v:SI 138 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 136 132 142 14 init/main.c:705 (set (reg/i:SI 0 r0)
        (reg:SI 142 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 142 136 0 14 init/main.c:705 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function parse_early_options (parse_early_options)[0:2055] (unlikely executed)


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 init/main.c:409 (set (reg/v/f:SI 133 [ cmdline ])
        (reg:SI 0 r0 [ cmdline ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/main.c:410 (set (reg:SI 134)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11b10f00>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:410 (set (reg/f:SI 135)
        (symbol_ref:SI ("do_early_param") [flags 0x3] <function_decl 0x11a52d00 do_early_param>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/main.c:410 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/main.c:410 (set (reg:SI 0 r0)
        (reg:SI 134)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/main.c:410 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ cmdline ])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 init/main.c:410 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/main.c:410 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 13 12 0 2 init/main.c:410 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("parse_args") [flags 0x41] <function_decl 0x10ddb900 parse_args>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function rest_init (rest_init)[0:2053]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)

Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 5 2 6 2 init/main.c:362 (parallel [
            (call (mem:SI (symbol_ref:SI ("rcu_scheduler_starting") [flags 0x41] <function_decl 0x10d6a480 rcu_scheduler_starting>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 6 5 7 2 init/main.c:368 (set (reg:SI 140)
        (symbol_ref:SI ("kernel_init") [flags 0x3] <function_decl 0x11a3bc80 kernel_init>)) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:368 (set (reg:SI 0 r0)
        (reg:SI 140)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/main.c:368 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/main.c:368 (set (reg:SI 2 r2)
        (const_int 2560 [0xa00])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 init/main.c:368 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_thread") [flags 0x41] <function_decl 0x10ab8900 kernel_thread>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 11 10 12 2 init/main.c:370 (set (reg:SI 141)
        (symbol_ref:SI ("kthreadd") [flags 0x41] <function_decl 0x119ac180 kthreadd>)) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/main.c:370 (set (reg:SI 0 r0)
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 init/main.c:370 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 init/main.c:370 (set (reg:SI 2 r2)
        (const_int 1536 [0x600])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 2 init/main.c:370 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_thread") [flags 0x41] <function_decl 0x10ab8900 kernel_thread>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 16 15 17 2 init/main.c:370 (set (reg/v:SI 138 [ pid ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(call_insn 17 16 18 2 include/linux/rcupdate.h:592 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_lock") [flags 0x41] <function_decl 0x10d64600 __rcu_read_lock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 18 17 19 2 init/main.c:372 (set (reg:SI 142)
        (symbol_ref:SI ("init_pid_ns") [flags 0xc0] <var_decl 0x10f01540 init_pid_ns>)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 init/main.c:372 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ pid ])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 2 init/main.c:372 (set (reg:SI 1 r1)
        (reg:SI 142)) 167 {*arm_movsi_insn} (nil))

(call_insn 21 20 22 2 init/main.c:372 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("find_task_by_pid_ns") [flags 0x41] <function_decl 0x11342000 find_task_by_pid_ns>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 22 21 23 2 init/main.c:372 (set (reg/f:SI 139 [ kthreadd_task.419 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 init/main.c:372 (set (reg/f:SI 143)
        (symbol_ref:SI ("kthreadd_task") [flags 0xc0] <var_decl 0x119a3b40 kthreadd_task>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 init/main.c:372 (set (mem/f/c/i:SI (reg/f:SI 143) [0 kthreadd_task+0 S4 A32])
        (reg/f:SI 139 [ kthreadd_task.419 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 25 24 26 2 include/linux/rcupdate.h:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("__rcu_read_unlock") [flags 0x41] <function_decl 0x10d64680 __rcu_read_unlock>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 26 25 27 2 init/main.c:374 (set (reg/f:SI 144)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 2 init/main.c:374 (set (reg:SI 0 r0)
        (reg/f:SI 144)) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 2 init/main.c:374 (parallel [
            (call (mem:SI (symbol_ref:SI ("complete") [flags 0x41] <function_decl 0x10d64000 complete>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 29 28 30 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 137 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 2 init/main.c:380 (set (reg:SI 146)
        (and:SI (reg:SI 137 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 31 30 32 2 init/main.c:380 (set (reg:SI 145)
        (and:SI (reg:SI 146)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 137 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 32 31 33 2 init/main.c:380 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg:SI 145)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 33 32 34 2 init/main.c:380 (parallel [
            (call (mem:SI (symbol_ref:SI ("init_idle_bootup_task") [flags 0x41] <function_decl 0x112b7480 init_idle_bootup_task>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 34 33 35 2 init/main.c:381 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 12103554)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 35 34 36 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 147)
        (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 37 36 38 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 136 [ D.38189 ])
        (and:SI (reg:SI 147)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 38 37 39 2 init/main.c:381 (set (reg:SI 148)
        (mem/s/j:SI (plus:SI (reg/f:SI 136 [ D.38189 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 init/main.c:381 (set (reg:SI 149)
        (plus:SI (reg:SI 148)
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 40 39 41 2 init/main.c:381 (set (mem/s/j:SI (plus:SI (reg/f:SI 136 [ D.38189 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 149)) 167 {*arm_movsi_insn} (nil))

(call_insn 41 40 42 2 init/main.c:382 (parallel [
            (call (mem:SI (symbol_ref:SI ("schedule") [flags 0x41] <function_decl 0x112be200 schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 42 41 43 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150)
        (and:SI (reg:SI 133 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 44 43 45 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 134 [ D.38199 ])
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 45 44 46 2 init/main.c:385 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.38199 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 2 init/main.c:385 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 2 init/main.c:385 (set (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.38199 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 152)) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 2 init/main.c:385 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 12104066)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(call_insn/j 49 48 0 2 init/main.c:386 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_idle") [flags 0x41] <function_decl 0x10c8ed80 cpu_idle>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (nil)
    (nil))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function run_init_process (run_init_process)[0:2069]


3 basic blocks, 2 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (ab,sibcall)

Basic block 1 , prev 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  (ab,sibcall)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 init/main.c:746 (set (reg/v/f:SI 133 [ init_filename ])
        (reg:SI 0 r0 [ init_filename ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/main.c:747 (set (reg/f:SI 134)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:747 (set (mem/s/f/j:SI (reg/f:SI 134) [0 argv_init+0 S4 A32])
        (reg/v/f:SI 133 [ init_filename ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/main.c:748 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/main.c:748 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/main.c:748 (set (reg:SI 137)
        (plus:SI (reg/f:SI 136)
            (const_int 136 [0x88]))) 4 {*arm_addsi3} (nil))

(insn 11 10 12 2 init/main.c:748 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ init_filename ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 init/main.c:748 (set (reg:SI 1 r1)
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 init/main.c:748 (set (reg:SI 2 r2)
        (reg:SI 137)) 167 {*arm_movsi_insn} (nil))

(call_insn/j 14 13 0 2 init/main.c:748 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kernel_execve") [flags 0x41] <function_decl 0x11490800 kernel_execve>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)


;; Function init_post (init_post)[0:2070]


7 basic blocks, 7 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  4 [0.0%]  (fallthru) 5 [100.0%] 

Basic block 4 , prev 2, next 5, loop_depth 0, count 0, freq 4.
Predecessors:  2 [0.0%]  (fallthru)
Successors:  5 [100.0%]  (fallthru)

Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  2 [100.0%]  4 [100.0%]  (fallthru)
Successors:  6 [0.0%]  (fallthru) 7 [100.0%] 

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 4.
Predecessors:  5 [0.0%]  (fallthru)
Successors:  7 [100.0%]  (fallthru)

Basic block 7 , prev 6, next 1, loop_depth 0, count 0, freq 10000, maybe hot.
Predecessors:  5 [100.0%]  6 [100.0%]  (fallthru)
Successors: 

Basic block 1 , prev 7, loop_depth 0, count 0, freq 0.
Predecessors: 
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 5 2 6 2 init/main.c:757 (parallel [
            (call (mem:SI (symbol_ref:SI ("async_synchronize_full") [flags 0x41] <function_decl 0x11a1fd00 async_synchronize_full>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 6 5 7 2 init/main.c:758 (parallel [
            (call (mem:SI (symbol_ref:SI ("free_initmem") [flags 0x41] <function_decl 0x11a52000 free_initmem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 7 6 8 2 init/main.c:760 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 init/main.c:760 (set (reg:SI 139)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/main.c:760 (set (mem/c/i:SI (reg/f:SI 138) [0 system_state+0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 init/main.c:764 (set (reg:SI 141)
        (and:SI (reg:SI 133 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 12 11 13 2 init/main.c:764 (set (reg:SI 140)
        (and:SI (reg:SI 141)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 13 12 14 2 init/main.c:764 (set (reg/f:SI 142)
        (mem/s/f/j:SI (plus:SI (reg:SI 140)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 init/main.c:764 (set (reg/f:SI 136 [ D.38070 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 142)
                (const_int 936 [0x3a8])) [0 <variable>.signal+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 2 init/main.c:764 (set (reg:SI 143)
        (mem/s/j:SI (plus:SI (reg/f:SI 136 [ D.38070 ])
                (const_int 64 [0x40])) [0 <variable>.flags+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 init/main.c:764 (set (reg:SI 144)
        (ior:SI (reg:SI 143)
            (const_int 64 [0x40]))) 89 {*arm_iorsi3} (nil))

(insn 17 16 18 2 init/main.c:764 (set (mem/s/j:SI (plus:SI (reg/f:SI 136 [ D.38070 ])
                (const_int 64 [0x40])) [0 <variable>.flags+0 S4 A64])
        (reg:SI 144)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 init/main.c:766 (set (reg/f:SI 145)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 2 init/main.c:766 (set (reg/f:SI 135 [ ramdisk_execute_command.440 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 145)
                (const_int 8 [0x8])) [0 ramdisk_execute_command+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 2 init/main.c:766 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ ramdisk_execute_command.440 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 2 init/main.c:766 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [0.0%]  (fallthru)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 3 init/main.c:767 (set (reg:SI 0 r0)
        (reg/f:SI 135 [ ramdisk_execute_command.440 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 24 23 25 3 init/main.c:767 (parallel [
            (call (mem:SI (symbol_ref:SI ("run_init_process") [flags 0x3] <function_decl 0x11a78b80 run_init_process>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 25 24 26 3 init/main.c:768 (set (reg:SI 146)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x11b21d00>)) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 3 init/main.c:768 (set (reg/f:SI 147)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 3 init/main.c:768 (set (reg:SI 0 r0)
        (reg:SI 146)) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 3 init/main.c:768 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 147)
                (const_int 8 [0x8])) [0 ramdisk_execute_command+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 29 28 30 3 init/main.c:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 30 29 31 4 59 "" [1 uses])

(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 4 init/main.c:778 (set (reg/f:SI 148)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 4 init/main.c:778 (set (reg/f:SI 134 [ execute_command.441 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 148)
                (const_int 4 [0x4])) [0 execute_command+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 4 init/main.c:778 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ execute_command.441 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 35 34 36 4 init/main.c:778 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [0.0%]  (fallthru)
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 5 init/main.c:779 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ execute_command.441 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 38 37 39 5 init/main.c:779 (parallel [
            (call (mem:SI (symbol_ref:SI ("run_init_process") [flags 0x3] <function_decl 0x11a78b80 run_init_process>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 39 38 40 5 init/main.c:780 (set (reg:SI 149)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11add780>)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 5 init/main.c:780 (set (reg/f:SI 150)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 5 init/main.c:780 (set (reg:SI 0 r0)
        (reg:SI 149)) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 5 init/main.c:780 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 150)
                (const_int 4 [0x4])) [0 execute_command+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 43 42 44 5 init/main.c:780 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 44 43 45 6 60 "" [1 uses])

(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 6 init/main.c:783 (set (reg:SI 151)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x11b2d090>)) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 6 init/main.c:783 (set (reg:SI 0 r0)
        (reg:SI 151)) 167 {*arm_movsi_insn} (nil))

(call_insn 48 47 49 6 init/main.c:783 (parallel [
            (call (mem:SI (symbol_ref:SI ("run_init_process") [flags 0x3] <function_decl 0x11a78b80 run_init_process>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 49 48 50 6 init/main.c:784 (set (reg:SI 152)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x11b2d150>)) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 6 init/main.c:784 (set (reg:SI 0 r0)
        (reg:SI 152)) 167 {*arm_movsi_insn} (nil))

(call_insn 51 50 52 6 init/main.c:784 (parallel [
            (call (mem:SI (symbol_ref:SI ("run_init_process") [flags 0x3] <function_decl 0x11a78b80 run_init_process>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 52 51 53 6 init/main.c:785 (set (reg:SI 153)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x11b2d210>)) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 6 init/main.c:785 (set (reg:SI 0 r0)
        (reg:SI 153)) 167 {*arm_movsi_insn} (nil))

(call_insn 54 53 55 6 init/main.c:785 (parallel [
            (call (mem:SI (symbol_ref:SI ("run_init_process") [flags 0x3] <function_decl 0x11a78b80 run_init_process>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 55 54 56 6 init/main.c:786 (set (reg:SI 154)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x11b2d2d0>)) 167 {*arm_movsi_insn} (nil))

(insn 56 55 57 6 init/main.c:786 (set (reg:SI 0 r0)
        (reg:SI 154)) 167 {*arm_movsi_insn} (nil))

(call_insn 57 56 58 6 init/main.c:786 (parallel [
            (call (mem:SI (symbol_ref:SI ("run_init_process") [flags 0x3] <function_decl 0x11a78b80 run_init_process>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 58 57 59 6 init/main.c:788 (set (reg:SI 155)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x11ac8680>)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 6 init/main.c:788 (set (reg:SI 0 r0)
        (reg:SI 155)) 167 {*arm_movsi_insn} (nil))

(call_insn 60 59 0 6 init/main.c:788 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a67680 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ()



;; Function kernel_init (kernel_init)[0:2071] (unlikely executed)

Deleted 1 trivially dead insns

15 basic blocks, 19 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  5 [100.0%]  (fallthru)

Basic block 4 , prev 2, next 5, loop_depth 1, count 0, freq 9100, probably never executed.
Predecessors:  5 [91.0%] 
Successors:  5 [100.0%]  (fallthru,dfs_back)

Basic block 5 , prev 4, next 6, loop_depth 1, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (fallthru) 4 [100.0%]  (fallthru,dfs_back)
Successors:  4 [91.0%]  6 [9.0%]  (fallthru)

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  5 [9.0%]  (fallthru)
Successors:  8 [100.0%]  (fallthru)

Basic block 7 , prev 6, next 8, loop_depth 1, count 0, freq 9100, probably never executed.
Predecessors:  8 [91.0%] 
Successors:  8 [100.0%]  (fallthru,dfs_back)

Basic block 8 , prev 7, next 9, loop_depth 1, count 0, freq 10000, probably never executed.
Predecessors:  6 [100.0%]  (fallthru) 7 [100.0%]  (fallthru,dfs_back)
Successors:  7 [91.0%]  9 [9.0%]  (fallthru)

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  8 [9.0%]  (fallthru)
Successors:  10 [0.0%]  (fallthru) 11 [100.0%] 

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 0, probably never executed.
Predecessors:  9 [0.0%]  (fallthru)
Successors:  11 [100.0%]  (fallthru)

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  9 [100.0%]  10 [100.0%]  (fallthru)
Successors:  12 [15.0%]  (fallthru) 13 [85.0%] 

Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 135, probably never executed.
Predecessors:  11 [15.0%]  (fallthru)
Successors:  13 [100.0%]  (fallthru)

Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  11 [85.0%]  12 [100.0%]  (fallthru)
Successors:  14 [39.0%]  (fallthru) 15 [61.0%] 

Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 351, probably never executed.
Predecessors:  13 [39.0%]  (fallthru)
Successors:  15 [100.0%]  (fallthru)

Basic block 15 , prev 14, next 1, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  13 [61.0%]  14 [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 15, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  15 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 init/main.c:797 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:797 (set (reg:SI 0 r0)
        (reg/f:SI 141)) 167 {*arm_movsi_insn} (nil))

(call_insn 8 7 9 2 init/main.c:797 (parallel [
            (call (mem:SI (symbol_ref:SI ("wait_for_completion") [flags 0x41] <function_decl 0x10d1ac00 wait_for_completion>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 9 8 10 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/main.c:805 (set (reg:SI 143)
        (and:SI (reg:SI 136 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 init/main.c:805 (set (reg:SI 142)
        (and:SI (reg:SI 143)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 12 11 13 2 init/main.c:805 (set (reg:SI 144)
        (symbol_ref:SI ("cpu_all_bits") [flags 0xc0] <var_decl 0x10c81900 cpu_all_bits>)) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 init/main.c:805 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg:SI 142)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 init/main.c:805 (set (reg:SI 1 r1)
        (reg:SI 144)) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 2 init/main.c:805 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("set_cpus_allowed_ptr") [flags 0x41] <function_decl 0x11332480 set_cpus_allowed_ptr>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 16 15 17 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 init/main.c:807 (set (reg/f:SI 145)
        (symbol_ref:SI ("cad_pid") [flags 0xc0] <var_decl 0x1132e420 cad_pid>)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 init/main.c:807 (set (reg:SI 147)
        (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 19 18 20 2 init/main.c:807 (set (reg:SI 146)
        (and:SI (reg:SI 147)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 20 19 21 2 init/main.c:807 (set (reg/f:SI 148)
        (mem/s/f/j:SI (plus:SI (reg:SI 146)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 init/main.c:807 (set (reg/f:SI 149)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 148)
                (const_int 592 [0x250])) [0 <variable>.pid+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 init/main.c:807 (set (mem/f/c/i:SI (reg/f:SI 145) [0 cad_pid+0 S4 A32])
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 init/main.c:809 (set (reg/f:SI 150)
        (symbol_ref:SI ("setup_max_cpus") [flags 0xc0] <var_decl 0x10c98de0 setup_max_cpus>)) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 init/main.c:809 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 150) [0 setup_max_cpus+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 25 24 26 2 init/main.c:809 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_prepare_cpus") [flags 0x41] <function_decl 0x10c9f900 smp_prepare_cpus>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 26 25 35 2 init/main.c:741 (set (reg/v/f:SI 134 [ fn ])
        (symbol_ref:SI ("__initcall_start") [flags 0xc0] <var_decl 0x11a8fa80 __initcall_start>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4) -> 3
;; Pred edge  4 [91.0%] 
(code_label 35 26 29 3 66 "" [1 uses])

(note 29 35 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 3 init/main.c:742 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 134 [ fn ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 3 init/main.c:742 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_one_initcall") [flags 0x3] <function_decl 0x10a49a00 do_one_initcall>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 32 31 33 3 init/main.c:741 discrim 2 (set (reg/v/f:SI 134 [ fn ])
        (plus:SI (reg/v/f:SI 134 [ fn ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 3) -> 4
;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
(code_label 33 32 34 4 65 "" [0 uses])

(note 34 33 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 36 34 37 4 init/main.c:741 discrim 1 (set (reg/f:SI 151)
        (symbol_ref:SI ("__early_initcall_end") [flags 0xc0] <var_decl 0x11a8fb40 __early_initcall_end>)) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 4 init/main.c:741 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ fn ])
            (reg/f:SI 151))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 39 4 init/main.c:741 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 4 -> ( 3 5)

;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [9.0%]  (fallthru)
(note 39 38 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(call_insn 40 39 41 5 init/main.c:812 (parallel [
            (call (mem:SI (symbol_ref:SI ("lockup_detector_init") [flags 0x41] <function_decl 0x112b7e80 lockup_detector_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 41 40 42 5 init/main.c:814 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_init") [flags 0x41] <function_decl 0x10ca2180 smp_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 42 41 43 5 init/main.c:815 (parallel [
            (call (mem:SI (symbol_ref:SI ("sched_init_smp") [flags 0x41] <function_decl 0x112b7300 sched_init_smp>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 43 42 44 5 init/main.c:728 (parallel [
            (call (mem:SI (symbol_ref:SI ("usermodehelper_init") [flags 0x41] <function_decl 0x10d84a80 usermodehelper_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 44 43 45 5 init/main.c:729 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("shmem_init") [flags 0x41] <function_decl 0x11a3b300 shmem_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(call_insn 45 44 46 5 init/main.c:730 (parallel [
            (call (mem:SI (symbol_ref:SI ("driver_init") [flags 0x41] <function_decl 0x11564a80 driver_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 46 45 47 5 init/main.c:731 (parallel [
            (call (mem:SI (symbol_ref:SI ("init_irq_proc") [flags 0x41] <function_decl 0x115f3500 init_irq_proc>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 47 46 48 5 init/main.c:733 (parallel [
            (call (mem:SI (symbol_ref:SI ("usermodehelper_enable") [flags 0x41] <function_decl 0x10d84b80 usermodehelper_enable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 48 47 57 5 init/main.c:714 (set (reg/v/f:SI 133 [ fn ])
        (symbol_ref:SI ("__early_initcall_end") [flags 0xc0] <var_decl 0x11a8fb40 __early_initcall_end>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 5 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 7) -> 6
;; Pred edge  7 [91.0%] 
(code_label 57 48 51 6 68 "" [1 uses])

(note 51 57 52 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 53 6 init/main.c:715 (set (reg:SI 0 r0)
        (mem/f:SI (reg/v/f:SI 133 [ fn ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 53 52 54 6 init/main.c:715 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("do_one_initcall") [flags 0x3] <function_decl 0x10a49a00 do_one_initcall>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 54 53 55 6 init/main.c:714 discrim 2 (set (reg/v/f:SI 133 [ fn ])
        (plus:SI (reg/v/f:SI 133 [ fn ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 5 6) -> 7
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru,dfs_back)
(code_label 55 54 56 7 67 "" [0 uses])

(note 56 55 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 58 56 59 7 init/main.c:714 discrim 1 (set (reg/f:SI 152)
        (symbol_ref:SI ("__initcall_end") [flags 0xc0] <var_decl 0x11a8fae0 __initcall_end>)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 7 init/main.c:714 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ fn ])
            (reg/f:SI 152))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 60 59 61 7 init/main.c:714 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 7 -> ( 6 8)

;; Succ edge  6 [91.0%] 
;; Succ edge  8 [9.0%]  (fallthru)

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [9.0%]  (fallthru)
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 62 61 63 8 init/main.c:820 (set (reg:SI 153)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x11b3de10>)) 167 {*arm_movsi_insn} (nil))

(insn 63 62 64 8 init/main.c:820 (set (reg:SI 0 r0)
        (reg:SI 153)) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 8 init/main.c:820 (set (reg:SI 1 r1)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 8 init/main.c:820 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 66 65 67 8 init/main.c:820 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_open") [flags 0x41] <function_decl 0x1146d100 sys_open>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 67 66 68 8 init/main.c:820 (set (reg:SI 138 [ D.38086 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 8 init/main.c:820 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138 [ D.38086 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 69 68 70 8 init/main.c:820 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 74)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 8 -> ( 9 10)

;; Succ edge  9 [0.0%]  (fallthru)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [0.0%]  (fallthru)
(note 70 69 71 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 9 init/main.c:821 (set (reg:SI 154)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x11add870>)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 9 init/main.c:821 (set (reg:SI 0 r0)
        (reg:SI 154)) 167 {*arm_movsi_insn} (nil))

(call_insn 73 72 74 9 init/main.c:821 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; Pred edge  8 [100.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 74 73 75 10 69 "" [1 uses])

(note 75 74 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 10 init/main.c:823 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 77 76 78 10 init/main.c:823 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_dup") [flags 0x41] <function_decl 0x11468980 sys_dup>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 78 77 79 10 init/main.c:824 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 79 78 80 10 init/main.c:824 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_dup") [flags 0x41] <function_decl 0x11468980 sys_dup>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 80 79 81 10 init/main.c:830 (set (reg/f:SI 155)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 81 80 82 10 init/main.c:830 (set (reg:SI 156)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 155)
                (const_int 8 [0x8])) [0 ramdisk_execute_command+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 10 init/main.c:830 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 156)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 83 82 84 10 init/main.c:830 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 88)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [15.0%]  (fallthru)
;; Succ edge  12 [85.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [15.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 11 init/main.c:831 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 86 85 87 11 init/main.c:831 (set (reg/f:SI 158)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11b3c440>)) 167 {*arm_movsi_insn} (nil))

(insn 87 86 88 11 init/main.c:831 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 157)
                (const_int 8 [0x8])) [0 ramdisk_execute_command+0 S4 A32])
        (reg/f:SI 158)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [85.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 88 87 89 12 70 "" [1 uses])

(note 89 88 90 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 12 init/main.c:833 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 91 90 92 12 init/main.c:833 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 159)
                (const_int 8 [0x8])) [0 ramdisk_execute_command+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 12 init/main.c:833 (set (reg:SI 1 r1)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 93 92 94 12 init/main.c:833 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sys_access") [flags 0x41] <function_decl 0x1146d200 sys_access>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 94 93 95 12 init/main.c:833 (set (reg:SI 137 [ D.38092 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 12 init/main.c:833 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.38092 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 96 95 97 12 init/main.c:833 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [39.0%]  (fallthru)
;; Succ edge  14 [61.0%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [39.0%]  (fallthru)
(note 97 96 98 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 98 97 99 13 init/main.c:834 (set (reg/f:SI 160)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 13 init/main.c:834 (set (reg:SI 161)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 13 init/main.c:834 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 160)
                (const_int 8 [0x8])) [0 ramdisk_execute_command+0 S4 A32])
        (reg:SI 161)) 167 {*arm_movsi_insn} (nil))

(call_insn 101 100 102 13 init/main.c:835 (parallel [
            (call (mem:SI (symbol_ref:SI ("prepare_namespace") [flags 0x41] <function_decl 0x10a49b00 prepare_namespace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [61.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 102 101 103 14 71 "" [1 uses])

(note 103 102 104 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(call_insn 104 103 105 14 init/main.c:844 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("init_post") [flags 0x3] <function_decl 0x11a78c80 init_post>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 105 104 109 14 init/main.c:846 (set (reg:SI 139 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 109 105 115 14 init/main.c:846 (set (reg/i:SI 0 r0)
        (reg:SI 139 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 115 109 0 14 init/main.c:846 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function unknown_bootoption (unknown_bootoption)[0:2049] (unlikely executed)


37 basic blocks, 55 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 1466, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 1466, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  4 [100.0%]  (fallthru) 9 [0.0%] 

Basic block 4 , prev 2, next 5, loop_depth 0, count 0, freq 1465, probably never executed.
Predecessors:  2 [100.0%]  (fallthru)
Successors:  5 [0.0%]  (fallthru) 6 [100.0%] 

Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 1, probably never executed.
Predecessors:  4 [0.0%]  (fallthru)
Successors:  9 [100.0%]  (fallthru)

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 1465, probably never executed.
Predecessors:  4 [100.0%] 
Successors:  7 [100.0%]  (fallthru) 8 [0.0%] 

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 1464, probably never executed.
Predecessors:  6 [100.0%]  (fallthru)
Successors:  9 [100.0%]  (fallthru)

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 1, probably never executed.
Predecessors:  6 [0.0%] 
Successors: 

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 1465, probably never executed.
Predecessors:  2 [0.0%]  5 [100.0%]  (fallthru) 7 [100.0%]  (fallthru)
Successors:  10 [100.0%]  (fallthru)

Basic block 10 , prev 9, next 11, loop_depth 1, count 0, freq 10000, probably never executed.
Predecessors:  9 [100.0%]  (fallthru) 17 [86.0%]  (dfs_back)
Successors:  11 [50.0%]  (fallthru) 17 [50.0%] 

Basic block 11 , prev 10, next 12, loop_depth 1, count 0, freq 5000, probably never executed.
Predecessors:  10 [50.0%]  (fallthru)
Successors:  12 [50.0%]  (fallthru) 14 [50.0%] 

Basic block 12 , prev 11, next 13, loop_depth 1, count 0, freq 2500, probably never executed.
Predecessors:  11 [50.0%]  (fallthru)
Successors:  13 [50.0%]  (fallthru) 17 [50.0%] 

Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 1250, probably never executed.
Predecessors:  12 [50.0%]  (fallthru)
Successors:  17 [100.0%]  (fallthru)

Basic block 14 , prev 13, next 15, loop_depth 1, count 0, freq 2500, probably never executed.
Predecessors:  11 [50.0%] 
Successors:  15 [0.0%]  (fallthru) 16 [100.0%] 

Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 1, probably never executed.
Predecessors:  14 [0.0%]  (fallthru)
Successors:  37 [100.0%]  (fallthru)

Basic block 16 , prev 15, next 17, loop_depth 1, count 0, freq 2499, probably never executed.
Predecessors:  14 [100.0%] 
Successors:  37 [3.0%]  17 [97.0%]  (fallthru)

Basic block 17 , prev 16, next 18, loop_depth 1, count 0, freq 9924, probably never executed.
Predecessors:  10 [50.0%]  12 [50.0%]  13 [100.0%]  (fallthru) 16 [97.0%]  (fallthru)
Successors:  10 [86.0%]  (dfs_back) 18 [14.0%]  (fallthru)

Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 1389, probably never executed.
Predecessors:  17 [14.0%]  (fallthru)
Successors:  37 [35.7%]  19 [64.3%]  (fallthru)

Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 894, probably never executed.
Predecessors:  18 [64.3%]  (fallthru)
Successors:  20 [85.0%]  (fallthru) 22 [15.0%] 

Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 760, probably never executed.
Predecessors:  19 [85.0%]  (fallthru)
Successors:  37 [10.1%]  21 [89.9%]  (fallthru)

Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 683, probably never executed.
Predecessors:  20 [89.9%]  (fallthru)
Successors:  37 [39.0%]  22 [61.0%]  (fallthru)

Basic block 22 , prev 21, next 23, loop_depth 0, count 0, freq 551, probably never executed.
Predecessors:  19 [15.0%]  21 [61.0%]  (fallthru)
Successors:  37 [78.4%]  23 [21.6%]  (fallthru)

Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 119, probably never executed.
Predecessors:  22 [21.6%]  (fallthru)
Successors:  24 [85.0%]  (fallthru) 25 [15.0%] 

Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 101, probably never executed.
Predecessors:  23 [85.0%]  (fallthru)
Successors:  30 [100.0%]  (fallthru)

Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 18, probably never executed.
Predecessors:  23 [15.0%] 
Successors:  35 [100.0%]  (fallthru)

Basic block 26 , prev 25, next 27, loop_depth 1, count 0, freq 1099, probably never executed.
Predecessors:  30 [95.5%] 
Successors:  27 [28.0%]  (fallthru) 28 [72.0%] 

Basic block 27 , prev 26, next 28, loop_depth 1, count 0, freq 308, probably never executed.
Predecessors:  26 [28.0%]  (fallthru)
Successors:  28 [100.0%]  (fallthru)

Basic block 28 , prev 27, next 29, loop_depth 1, count 0, freq 1099, probably never executed.
Predecessors:  26 [72.0%]  27 [100.0%]  (fallthru)
Successors:  31 [4.5%]  29 [95.5%]  (fallthru)

Basic block 29 , prev 28, next 30, loop_depth 1, count 0, freq 1049, probably never executed.
Predecessors:  28 [95.5%]  (fallthru)
Successors:  30 [100.0%]  (fallthru,dfs_back)

Basic block 30 , prev 29, next 31, loop_depth 1, count 0, freq 1151, probably never executed.
Predecessors:  24 [100.0%]  (fallthru) 29 [100.0%]  (fallthru,dfs_back)
Successors:  26 [95.5%]  31 [4.5%]  (fallthru)

Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 101, probably never executed.
Predecessors:  28 [4.5%]  30 [4.5%]  (fallthru)
Successors:  37 [100.0%]  (fallthru)

Basic block 32 , prev 31, next 33, loop_depth 1, count 0, freq 590, probably never executed.
Predecessors:  35 [97.1%] 
Successors:  33 [28.0%]  (fallthru) 34 [72.0%] 

Basic block 33 , prev 32, next 34, loop_depth 1, count 0, freq 165, probably never executed.
Predecessors:  32 [28.0%]  (fallthru)
Successors:  34 [100.0%]  (fallthru)

Basic block 34 , prev 33, next 35, loop_depth 1, count 0, freq 590, probably never executed.
Predecessors:  32 [72.0%]  33 [100.0%]  (fallthru)
Successors:  35 [100.0%]  (fallthru,dfs_back)

Basic block 35 , prev 34, next 36, loop_depth 1, count 0, freq 608, probably never executed.
Predecessors:  25 [100.0%]  (fallthru) 34 [100.0%]  (fallthru,dfs_back)
Successors:  32 [97.1%]  36 [2.9%]  (fallthru)

Basic block 36 , prev 35, next 37, loop_depth 0, count 0, freq 18, probably never executed.
Predecessors:  35 [2.9%]  (fallthru)
Successors:  37 [100.0%]  (fallthru)

Basic block 37 , prev 36, next 1, loop_depth 0, count 0, freq 1465, probably never executed.
Predecessors:  18 [35.7%]  21 [39.0%]  22 [78.4%]  36 [100.0%]  (fallthru) 20 [10.1%]  31 [100.0%]  (fallthru) 15 [100.0%]  (fallthru) 16 [3.0%] 
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 37, loop_depth 0, count 0, freq 1465, probably never executed.
Predecessors:  37 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 4 7 5 2 init/main.c:234 (set (reg/v/f:SI 154 [ param ])
        (reg:SI 0 r0 [ param ])) 167 {*arm_movsi_insn} (nil))

(insn 5 4 6 2 init/main.c:234 (set (reg/v/f:SI 155 [ val ])
        (reg:SI 1 r1 [ val ])) 167 {*arm_movsi_insn} (nil))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 init/main.c:236 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 155 [ val ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 10 9 11 2 init/main.c:236 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 2 -> ( 3 8)

;; Succ edge  3 [100.0%]  (fallthru)
;; Succ edge  8 [0.0%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 init/main.c:238 (set (reg:SI 0 r0)
        (reg/v/f:SI 154 [ param ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 13 12 14 3 init/main.c:238 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x51157b80 strlen>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 14 13 15 3 init/main.c:238 (set (reg:SI 156)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 15 14 16 3 init/main.c:238 (set (reg:SI 152 [ D.37756 ])
        (reg:SI 156)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 init/main.c:238 (set (reg:SI 157)
        (plus:SI (reg:SI 152 [ D.37756 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 17 16 18 3 init/main.c:238 (set (reg:SI 158)
        (plus:SI (reg/v/f:SI 154 [ param ])
            (reg:SI 157))) 4 {*arm_addsi3} (nil))

(insn 18 17 19 3 init/main.c:238 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 155 [ val ])
            (reg:SI 158))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 19 18 20 3 init/main.c:238 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 26)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [0.0%]  (fallthru)
;; Succ edge  5 [100.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [0.0%]  (fallthru)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 4 init/main.c:239 (set (reg:SI 159)
        (const_int 61 [0x3d])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 4 init/main.c:239 (set (reg:QI 160)
        (subreg:QI (reg:SI 159) 0)) 178 {*arm_movqi_insn} (nil))

(insn 23 22 26 4 init/main.c:239 (set (mem:QI (plus:SI (reg/v/f:SI 155 [ val ])
                (const_int -1 [0xffffffffffffffff])) [0 S1 A8])
        (reg:QI 160)) 178 {*arm_movqi_insn} (nil))
;; End of basic block 4 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [100.0%] 
(code_label 26 23 27 5 77 "" [1 uses])

(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 init/main.c:240 (set (reg:SI 161)
        (plus:SI (reg:SI 152 [ D.37756 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 29 28 30 5 init/main.c:240 (set (reg:SI 162)
        (plus:SI (reg/v/f:SI 154 [ param ])
            (reg:SI 161))) 4 {*arm_addsi3} (nil))

(insn 30 29 31 5 init/main.c:240 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 155 [ val ])
            (reg:SI 162))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 5 init/main.c:240 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 49)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 4 [0x4])
        (nil)))
;; End of basic block 5 -> ( 6 7)

;; Succ edge  6 [100.0%]  (fallthru)
;; Succ edge  7 [0.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 init/main.c:241 (set (reg:SI 163)
        (const_int 61 [0x3d])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 6 init/main.c:241 (set (reg:QI 164)
        (subreg:QI (reg:SI 163) 0)) 178 {*arm_movqi_insn} (nil))

(insn 35 34 36 6 init/main.c:241 (set (mem:QI (plus:SI (reg/v/f:SI 155 [ val ])
                (const_int -2 [0xfffffffffffffffe])) [0 S1 A8])
        (reg:QI 164)) 178 {*arm_movqi_insn} (nil))

(insn 36 35 37 6 init/main.c:242 (set (reg/f:SI 151 [ D.37769 ])
        (plus:SI (reg/v/f:SI 155 [ val ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 37 36 38 6 init/main.c:242 (set (reg:SI 0 r0)
        (reg/v/f:SI 155 [ val ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 38 37 39 6 init/main.c:242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x51157b80 strlen>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 39 38 40 6 init/main.c:242 (set (reg:SI 165)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 6 init/main.c:242 (set (reg:SI 150 [ D.37770 ])
        (reg:SI 165)) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 6 init/main.c:242 (set (reg:SI 166)
        (plus:SI (reg:SI 150 [ D.37770 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 42 41 43 6 init/main.c:242 (set (reg:SI 0 r0)
        (reg/f:SI 151 [ D.37769 ])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 6 init/main.c:242 (set (reg:SI 1 r1)
        (reg/v/f:SI 155 [ val ])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 6 init/main.c:242 (set (reg:SI 2 r2)
        (reg:SI 166)) 167 {*arm_movsi_insn} (nil))

(call_insn 45 44 46 6 init/main.c:242 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memmove") [flags 0x41] <function_decl 0x51154d80 memmove>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 46 45 49 6 init/main.c:243 (set (reg/v/f:SI 155 [ val ])
        (reg/f:SI 151 [ D.37769 ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 7
;; Pred edge  5 [0.0%] 
(code_label 49 46 50 7 78 "" [1 uses])

(note 50 49 51 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 7 init/main.c:245 (set (reg:SI 167)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11b56450>)) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 7 init/main.c:245 (set (reg:SI 0 r0)
        (reg:SI 167)) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 7 init/main.c:245 (set (reg:SI 1 r1)
        (const_int 245 [0xf5])) 167 {*arm_movsi_insn} (nil))

(call_insn 54 53 56 7 init/main.c:245 (parallel [
            (call (mem:SI (symbol_ref:SI ("__bug") [flags 0x41] <function_decl 0x10a67100 __bug>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ()


;; Start of basic block ( 2 4 6) -> 8
;; Pred edge  2 [0.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 56 54 57 8 76 "" [1 uses])

(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 8 init/main.c:161 (set (reg/v:SI 144 [ had_early_param ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 59 58 118 8 init/main.c:163 (set (reg/v/f:SI 143 [ p ])
        (symbol_ref:SI ("__setup_start") [flags 0xc0] <var_decl 0x11a54420 __setup_start>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 16) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  16 [86.0%]  (dfs_back)
(code_label 118 59 60 9 83 "" [1 uses])

(note 60 118 61 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 61 60 62 9 init/main.c:165 (set (reg/f:SI 137 [ D.38255 ])
        (mem/s/f/j:SI (reg/v/f:SI 143 [ p ]) [0 <variable>.str+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 9 init/main.c:165 (set (reg:SI 0 r0)
        (reg/f:SI 137 [ D.38255 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 63 62 64 9 init/main.c:165 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x51157b80 strlen>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 64 63 65 9 init/main.c:165 (set (reg:SI 168)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 9 init/main.c:165 (set (reg:SI 138 [ D.38254 ])
        (reg:SI 168)) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 9 init/main.c:166 (set (reg:SI 0 r0)
        (reg/v/f:SI 154 [ param ])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 9 init/main.c:166 (set (reg:SI 1 r1)
        (reg/f:SI 137 [ D.38255 ])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 9 init/main.c:166 (set (reg:SI 2 r2)
        (reg:SI 138 [ D.38254 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 69 68 70 9 init/main.c:166 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strncmp") [flags 0x41] <function_decl 0x51157e80 strncmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 70 69 71 9 init/main.c:166 (set (reg:SI 169)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 9 init/main.c:166 (set (reg:SI 139 [ D.38252 ])
        (reg:SI 169)) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 9 init/main.c:166 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139 [ D.38252 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 73 72 74 9 init/main.c:166 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 10 16)

;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 75 74 76 10 init/main.c:167 (set (reg:SI 170)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ p ])
                (const_int 8 [0x8])) [0 <variable>.early+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 10 init/main.c:167 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 170)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 77 76 78 10 init/main.c:167 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 95)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10 -> ( 11 13)

;; Succ edge  11 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [50.0%]  (fallthru)
(note 78 77 79 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 11 init/main.c:172 (set (reg:SI 140 [ D.38248 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/v/f:SI 154 [ param ])
                    (reg:SI 138 [ D.38254 ])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 80 79 81 11 init/main.c:172 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.38248 ])
            (const_int 61 [0x3d]))) 219 {*arm_cmpsi_insn} (nil))

(insn 81 80 82 11 init/main.c:172 (set (reg:SI 172)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 82 81 83 11 init/main.c:172 (set (reg:QI 171)
        (subreg:QI (reg:SI 172) 0)) 178 {*arm_movqi_insn} (nil))

(insn 83 82 84 11 init/main.c:172 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ D.38248 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(insn 84 83 85 11 init/main.c:172 (set (reg:SI 174)
        (eq:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))) 233 {*mov_scc} (nil))

(insn 85 84 86 11 init/main.c:172 (set (reg:QI 173)
        (subreg:QI (reg:SI 174) 0)) 178 {*arm_movqi_insn} (nil))

(insn 86 85 87 11 init/main.c:172 (set (reg:SI 175)
        (ior:SI (subreg:SI (reg:QI 171) 0)
            (subreg:SI (reg:QI 173) 0))) 89 {*arm_iorsi3} (nil))

(insn 87 86 88 11 init/main.c:172 (set (reg:QI 176)
        (subreg:QI (reg:SI 175) 0)) 178 {*arm_movqi_insn} (nil))

(insn 88 87 89 11 init/main.c:172 (set (reg:SI 177)
        (zero_extend:SI (reg:QI 176))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 89 88 90 11 init/main.c:172 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 177)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 90 89 91 11 init/main.c:172 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 115)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11 -> ( 12 16)

;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  16 [50.0%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [50.0%]  (fallthru)
(note 91 90 92 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 95 12 init/main.c:173 (set (reg/v:SI 144 [ had_early_param ])
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 16)

;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 13
;; Pred edge  10 [50.0%] 
(code_label 95 92 96 13 80 "" [1 uses])

(note 96 95 97 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 98 13 init/main.c:174 (set (reg/f:SI 141 [ D.38244 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ p ])
                (const_int 4 [0x4])) [0 <variable>.setup_func+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 13 init/main.c:174 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 141 [ D.38244 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 99 98 100 13 init/main.c:174 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 107)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 13 -> ( 14 15)

;; Succ edge  14 [0.0%]  (fallthru)
;; Succ edge  15 [100.0%] 

;; Start of basic block ( 13) -> 14
;; Pred edge  13 [0.0%]  (fallthru)
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 101 100 102 14 init/main.c:175 (set (reg:SI 178)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11b39ec0>)) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 14 init/main.c:175 (set (reg:SI 0 r0)
        (reg:SI 178)) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 14 init/main.c:175 (set (reg:SI 1 r1)
        (reg/f:SI 137 [ D.38255 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 104 103 107 14 init/main.c:175 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 14 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 13) -> 15
;; Pred edge  13 [100.0%] 
(code_label 107 104 108 15 81 "" [1 uses])

(note 108 107 109 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 15 init/main.c:178 (set (reg:SI 179)
        (plus:SI (reg/v/f:SI 154 [ param ])
            (reg:SI 138 [ D.38254 ]))) 4 {*arm_addsi3} (nil))

(insn 110 109 111 15 init/main.c:178 (set (reg:SI 0 r0)
        (reg:SI 179)) 167 {*arm_movsi_insn} (nil))

(call_insn 111 110 112 15 init/main.c:178 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 141 [ D.38244 ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 112 111 113 15 init/main.c:178 (set (reg:SI 142 [ D.38243 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 15 init/main.c:178 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ D.38243 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 114 113 115 15 init/main.c:178 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 225)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 300 [0x12c])
        (nil)))
;; End of basic block 15 -> ( 36 16)

;; Succ edge  36 [3.0%] 
;; Succ edge  16 [97.0%]  (fallthru)

;; Start of basic block ( 9 11 12 15) -> 16
;; Pred edge  9 [50.0%] 
;; Pred edge  11 [50.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  15 [97.0%]  (fallthru)
(code_label 115 114 116 16 79 "" [2 uses])

(note 116 115 117 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 117 116 119 16 init/main.c:181 (set (reg/v/f:SI 143 [ p ])
        (plus:SI (reg/v/f:SI 143 [ p ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))

(insn 119 117 120 16 init/main.c:182 (set (reg/f:SI 180)
        (symbol_ref:SI ("__setup_end") [flags 0xc0] <var_decl 0x11a54480 __setup_end>)) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 16 init/main.c:182 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ p ])
            (reg/f:SI 180))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 121 120 122 16 init/main.c:182 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 118)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 8600 [0x2198])
        (nil)))
;; End of basic block 16 -> ( 9 17)

;; Succ edge  9 [86.0%]  (dfs_back)
;; Succ edge  17 [14.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; Pred edge  16 [14.0%]  (fallthru)
(note 122 121 123 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 17 init/main.c:249 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ had_early_param ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 124 123 125 17 init/main.c:249 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 225)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3567 [0xdef])
        (nil)))
;; End of basic block 17 -> ( 36 18)

;; Succ edge  36 [35.7%] 
;; Succ edge  18 [64.3%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; Pred edge  17 [64.3%]  (fallthru)
(note 125 124 126 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 126 125 127 18 init/main.c:253 (set (reg:SI 0 r0)
        (reg/v/f:SI 154 [ param ])) 167 {*arm_movsi_insn} (nil))

(insn 127 126 128 18 init/main.c:253 (set (reg:SI 1 r1)
        (const_int 46 [0x2e])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 128 127 129 18 init/main.c:253 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strchr") [flags 0x41] <function_decl 0x51157580 strchr>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 129 128 130 18 init/main.c:253 (set (reg:SI 181)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 130 129 131 18 init/main.c:253 (set (reg/f:SI 149 [ D.37779 ])
        (reg:SI 181)) 167 {*arm_movsi_insn} (nil))

(insn 131 130 132 18 init/main.c:253 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 149 [ D.37779 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 132 131 133 18 init/main.c:253 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 139)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 18 -> ( 19 21)

;; Succ edge  19 [85.0%]  (fallthru)
;; Succ edge  21 [15.0%] 

;; Start of basic block ( 18) -> 19
;; Pred edge  18 [85.0%]  (fallthru)
(note 133 132 134 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 134 133 135 19 init/main.c:253 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 155 [ val ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 135 134 136 19 init/main.c:253 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 225)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 19 -> ( 36 20)

;; Succ edge  36 [10.1%] 
;; Succ edge  20 [89.9%]  (fallthru)

;; Start of basic block ( 19) -> 20
;; Pred edge  19 [89.9%]  (fallthru)
(note 136 135 137 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 20 init/main.c:253 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 149 [ D.37779 ])
            (reg/v/f:SI 155 [ val ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 138 137 139 20 init/main.c:253 discrim 2 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 225)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 20 -> ( 36 21)

;; Succ edge  36 [39.0%] 
;; Succ edge  21 [61.0%]  (fallthru)

;; Start of basic block ( 18 20) -> 21
;; Pred edge  18 [15.0%] 
;; Pred edge  20 [61.0%]  (fallthru)
(code_label 139 138 140 21 84 "" [1 uses])

(note 140 139 141 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 141 140 142 21 init/main.c:256 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 142 141 143 21 init/main.c:256 (set (reg:SI 183)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 182)
                (const_int 80 [0x50])) [0 panic_later+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 143 142 144 21 init/main.c:256 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 144 143 145 21 init/main.c:256 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 225)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7837 [0x1e9d])
        (nil)))
;; End of basic block 21 -> ( 36 22)

;; Succ edge  36 [78.4%] 
;; Succ edge  22 [21.6%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; Pred edge  21 [21.6%]  (fallthru)
(note 145 144 146 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 146 145 147 22 init/main.c:259 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 155 [ val ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 147 146 148 22 init/main.c:259 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 152)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 22 -> ( 23 24)

;; Succ edge  23 [85.0%]  (fallthru)
;; Succ edge  24 [15.0%] 

;; Start of basic block ( 22) -> 23
;; Pred edge  22 [85.0%]  (fallthru)
(note 148 147 149 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 149 148 152 23 init/main.c:259 (set (reg/v:SI 146 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 23 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru)

;; Start of basic block ( 22) -> 24
;; Pred edge  22 [15.0%] 
(code_label 152 149 153 24 85 "" [1 uses])

(note 153 152 154 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 154 153 155 24 init/main.c:259 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 155 154 156 24 init/main.c:259 (set (reg/v/f:SI 135 [ param.868 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 184)
                (const_int 84 [0x54])) [0 panic_param+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 156 155 157 24 init/main.c:259 (set (reg/f:SI 136 [ panic_later_lsm.842 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 157 156 188 24 init/main.c:259 (set (reg/v:SI 145 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 24 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 29) -> 25
;; Pred edge  29 [95.5%] 
(code_label 188 157 160 25 90 "" [1 uses])

(note 160 188 161 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 161 160 162 25 init/main.c:263 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 146 [ i ])
            (const_int 32 [0x20]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 162 161 163 25 init/main.c:263 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 169)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 25 -> ( 26 27)

;; Succ edge  26 [28.0%]  (fallthru)
;; Succ edge  27 [72.0%] 

;; Start of basic block ( 25) -> 26
;; Pred edge  25 [28.0%]  (fallthru)
(note 163 162 164 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 26 init/main.c:264 (set (reg/f:SI 185)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 26 init/main.c:264 (set (reg/f:SI 186)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x11ae3740>)) 167 {*arm_movsi_insn} (nil))

(insn 166 165 167 26 init/main.c:264 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 185)
                (const_int 80 [0x50])) [0 panic_later+0 S4 A32])
        (reg/f:SI 186)) 167 {*arm_movsi_insn} (nil))

(insn 167 166 168 26 init/main.c:265 (set (reg/f:SI 187)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 168 167 169 26 init/main.c:265 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 187)
                (const_int 84 [0x54])) [0 panic_param+0 S4 A32])
        (reg/v/f:SI 154 [ param ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 26 -> ( 27)

;; Succ edge  27 [100.0%]  (fallthru)

;; Start of basic block ( 25 26) -> 27
;; Pred edge  25 [72.0%] 
;; Pred edge  26 [100.0%]  (fallthru)
(code_label 169 168 170 27 88 "" [1 uses])

(note 170 169 171 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 171 170 172 27 init/main.c:267 (set (reg:SI 188)
        (minus:SI (reg/v/f:SI 155 [ val ])
            (reg/v/f:SI 154 [ param ]))) 28 {*arm_subsi3_insn} (nil))

(insn 172 171 173 27 init/main.c:267 (set (reg:SI 0 r0)
        (reg/v/f:SI 154 [ param ])) 167 {*arm_movsi_insn} (nil))

(insn 173 172 174 27 init/main.c:267 (set (reg:SI 1 r1)
        (reg/f:SI 148 [ D.37792 ])) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 27 init/main.c:267 (set (reg:SI 2 r2)
        (reg:SI 188)) 167 {*arm_movsi_insn} (nil))

(call_insn/i 175 174 176 27 init/main.c:267 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strncmp") [flags 0x41] <function_decl 0x51157e80 strncmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 176 175 177 27 init/main.c:267 (set (reg:SI 189)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 177 176 178 27 init/main.c:267 (set (reg:SI 147 [ D.37797 ])
        (reg:SI 189)) 167 {*arm_movsi_insn} (nil))

(insn 178 177 179 27 init/main.c:267 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ D.37797 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 179 178 180 27 init/main.c:267 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 191)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
        (nil)))
;; End of basic block 27 -> ( 30 28)

;; Succ edge  30 [4.5%] 
;; Succ edge  28 [95.5%]  (fallthru)

;; Start of basic block ( 27) -> 28
;; Pred edge  27 [95.5%]  (fallthru)
(note 180 179 181 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 181 180 182 28 init/main.c:262 (set (reg/v:SI 146 [ i ])
        (plus:SI (reg/v:SI 146 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 28 -> ( 29)

;; Succ edge  29 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 23 28) -> 29
;; Pred edge  23 [100.0%]  (fallthru)
;; Pred edge  28 [100.0%]  (fallthru,dfs_back)
(code_label 182 181 183 29 86 "" [0 uses])

(note 183 182 184 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 184 183 185 29 init/main.c:262 discrim 1 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 185 184 186 29 init/main.c:262 discrim 1 (set (reg:SI 191)
        (plus:SI (reg/f:SI 190)
            (const_int 136 [0x88]))) 4 {*arm_addsi3} (nil))

(insn 186 185 187 29 init/main.c:262 discrim 1 (set (reg:SI 192)
        (ashift:SI (reg/v:SI 146 [ i ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 187 186 189 29 init/main.c:262 discrim 1 (set (reg/f:SI 148 [ D.37792 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 191)
                (reg:SI 192)) [0 envp_init S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 189 187 190 29 init/main.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 148 [ D.37792 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 190 189 191 29 init/main.c:262 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 188)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
        (nil)))
;; End of basic block 29 -> ( 25 30)

;; Succ edge  25 [95.5%] 
;; Succ edge  30 [4.5%]  (fallthru)

;; Start of basic block ( 27 29) -> 30
;; Pred edge  27 [4.5%] 
;; Pred edge  29 [4.5%]  (fallthru)
(code_label 191 190 192 30 89 "" [1 uses])

(note 192 191 193 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 193 192 194 30 init/main.c:270 (set (reg/f:SI 193)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 194 193 195 30 init/main.c:270 (set (reg:SI 194)
        (const_int 136 [0x88])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 30 init/main.c:270 (set (reg:SI 195)
        (ashift:SI (reg/v:SI 146 [ i ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 196 195 197 30 init/main.c:270 (set (reg:SI 196)
        (plus:SI (reg/f:SI 193)
            (reg:SI 195))) 4 {*arm_addsi3} (nil))

(insn 197 196 198 30 init/main.c:270 (set (reg/f:SI 197)
        (plus:SI (reg:SI 196)
            (reg:SI 194))) 4 {*arm_addsi3} (nil))

(insn 198 197 212 30 init/main.c:270 (set (mem/s/f/j:SI (reg/f:SI 197) [0 envp_init S4 A32])
        (reg/v/f:SI 154 [ param ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 30 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 34) -> 31
;; Pred edge  34 [97.1%] 
(code_label 212 198 201 31 92 "" [1 uses])

(note 201 212 202 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 31 init/main.c:275 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ i ])
            (const_int 32 [0x20]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 203 202 204 31 init/main.c:275 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 207)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 31 -> ( 32 33)

;; Succ edge  32 [28.0%]  (fallthru)
;; Succ edge  33 [72.0%] 

;; Start of basic block ( 31) -> 32
;; Pred edge  31 [28.0%]  (fallthru)
(note 204 203 205 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 205 204 206 32 init/main.c:277 (set (reg/v/f:SI 135 [ param.868 ])
        (reg/v/f:SI 154 [ param ])) 167 {*arm_movsi_insn} (nil))

(insn 206 205 207 32 init/main.c:276 (set (reg/f:SI 136 [ panic_later_lsm.842 ])
        (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x11ae3780>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 32 -> ( 33)

;; Succ edge  33 [100.0%]  (fallthru)

;; Start of basic block ( 31 32) -> 33
;; Pred edge  31 [72.0%] 
;; Pred edge  32 [100.0%]  (fallthru)
(code_label 207 206 208 33 91 "" [1 uses])

(note 208 207 209 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 209 208 210 33 init/main.c:274 (set (reg/v:SI 145 [ i ])
        (plus:SI (reg/v:SI 145 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 33 -> ( 34)

;; Succ edge  34 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 24 33) -> 34
;; Pred edge  24 [100.0%]  (fallthru)
;; Pred edge  33 [100.0%]  (fallthru,dfs_back)
(code_label 210 209 211 34 87 "" [0 uses])

(note 211 210 213 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 213 211 214 34 init/main.c:274 discrim 1 (set (reg/f:SI 198)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 214 213 215 34 init/main.c:233 (set (reg:SI 199)
        (ashift:SI (reg/v:SI 145 [ i ])
            (const_int 2 [0x2]))) 117 {*arm_shiftsi3} (nil))

(insn 215 214 216 34 init/main.c:233 (set (reg:SI 200)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 198)
                (reg:SI 199)) [0 argv_init S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 216 215 217 34 init/main.c:233 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 200)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 217 216 218 34 init/main.c:233 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 212)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9706 [0x25ea])
        (nil)))
;; End of basic block 34 -> ( 31 35)

;; Succ edge  31 [97.1%] 
;; Succ edge  35 [2.9%]  (fallthru)

;; Start of basic block ( 34) -> 35
;; Pred edge  34 [2.9%]  (fallthru)
(note 218 217 219 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 219 218 220 35 init/main.c:233 (set (reg/f:SI 201)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 220 219 221 35 init/main.c:233 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 201)
                (const_int 80 [0x50])) [0 panic_later+0 S4 A32])
        (reg/f:SI 136 [ panic_later_lsm.842 ])) 167 {*arm_movsi_insn} (nil))

(insn 221 220 222 35 init/main.c:233 (set (reg/f:SI 202)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 222 221 223 35 init/main.c:233 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 202)
                (const_int 84 [0x54])) [0 panic_param+0 S4 A32])
        (reg/v/f:SI 135 [ param.868 ])) 167 {*arm_movsi_insn} (nil))

(insn 223 222 224 35 init/main.c:280 (set (reg/f:SI 203)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 224 223 225 35 init/main.c:280 (set (mem/s/f/j:SI (plus:SI (mult:SI (reg/v:SI 145 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 203)) [0 argv_init S4 A32])
        (reg/v/f:SI 154 [ param ])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 35 -> ( 36)

;; Succ edge  36 [100.0%]  (fallthru)

;; Start of basic block ( 17 20 21 35 19 30 14 15) -> 36
;; Pred edge  17 [35.7%] 
;; Pred edge  20 [39.0%] 
;; Pred edge  21 [78.4%] 
;; Pred edge  35 [100.0%]  (fallthru)
;; Pred edge  19 [10.1%] 
;; Pred edge  30 [100.0%]  (fallthru)
;; Pred edge  14 [100.0%]  (fallthru)
;; Pred edge  15 [3.0%] 
(code_label 225 224 226 36 82 "" [5 uses])

(note 226 225 227 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 227 226 231 36 init/main.c:283 (set (reg:SI 153 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 231 227 237 36 init/main.c:283 (set (reg/i:SI 0 r0)
        (reg:SI 153 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 237 231 0 36 init/main.c:283 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 36 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function parse_early_param (parse_early_param)[0:2056] (unlikely executed)


5 basic blocks, 5 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  7 [100.0%]  4 [0.0%]  (fallthru)

Basic block 4 , prev 2, next 7, loop_depth 0, count 0, freq 4, probably never executed.
Predecessors:  2 [0.0%]  (fallthru)
Successors:  7 [100.0%]  (fallthru)

Basic block 7 , prev 4, next 1, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  4 [100.0%]  (fallthru) 2 [100.0%] 
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 7, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  7 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 init/main.c:419 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 init/main.c:419 (set (reg:SI 134)
        (mem/c/i:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [0 done+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 init/main.c:419 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 8 7 9 2 init/main.c:419 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 4 3)

;; Succ edge  4 [100.0%] 
;; Succ edge  3 [0.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [0.0%]  (fallthru)
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 10 9 11 3 init/main.c:423 (set (reg/f:SI 135)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 3 init/main.c:423 (set (reg:SI 136)
        (plus:SI (reg/f:SI 135)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(insn 12 11 13 3 init/main.c:423 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 init/main.c:423 (set (reg:SI 139)
        (plus:SI (reg/f:SI 137)
            (const_int 1040 [0x410]))) 4 {*arm_addsi3} (nil))

(insn 14 13 15 3 init/main.c:423 (set (reg:SI 138)
        (plus:SI (reg:SI 139)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 137)
            (const_int 1048 [0x418]))
        (nil)))

(insn 15 14 16 3 init/main.c:423 (set (reg:SI 0 r0)
        (reg:SI 136)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 init/main.c:423 (set (reg:SI 1 r1)
        (reg:SI 138)) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 init/main.c:423 (set (reg:SI 2 r2)
        (const_int 1024 [0x400])) 167 {*arm_movsi_insn} (nil))

(call_insn 18 17 19 3 init/main.c:423 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlcpy") [flags 0x41] <function_decl 0x10bb1380 strlcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 19 18 20 3 init/main.c:424 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 init/main.c:424 (set (reg:SI 141)
        (plus:SI (reg/f:SI 140)
            (const_int 24 [0x18]))) 4 {*arm_addsi3} (nil))

(insn 21 20 22 3 init/main.c:424 (set (reg:SI 0 r0)
        (reg:SI 141)) 167 {*arm_movsi_insn} (nil))

(call_insn 22 21 23 3 init/main.c:424 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_options") [flags 0x3] <function_decl 0x10a57480 parse_early_options>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 23 22 24 3 init/main.c:425 (set (reg/f:SI 142)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 init/main.c:425 (set (reg:SI 143)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 31 3 init/main.c:425 (set (mem/c/i:SI (plus:SI (reg/f:SI 142)
                (const_int 20 [0x14])) [0 done+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [100.0%] 
(code_label 31 25 34 4 99 "" [1 uses])

(note 34 31 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 4 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function start_kernel (start_kernel)[0:2061] (unlikely executed)


15 basic blocks, 20 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  4 [0.0%]  (fallthru) 5 [100.0%] 

Basic block 4 , prev 2, next 5, loop_depth 0, count 0, freq 4, probably never executed.
Predecessors:  2 [0.0%]  (fallthru)
Successors:  5 [100.0%]  (fallthru)

Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  4 [100.0%]  (fallthru)
Successors:  6 [0.0%]  (fallthru) 7 [100.0%] 

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 4, probably never executed.
Predecessors:  5 [0.0%]  (fallthru)
Successors:  7 [100.0%]  (fallthru)

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 10000, probably never executed.
Predecessors:  5 [100.0%]  6 [100.0%]  (fallthru)
Successors:  8 [0.0%]  (fallthru) 9 [100.0%] 

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 4, probably never executed.
Predecessors:  7 [0.0%]  (fallthru)
Successors: 

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 9996, probably never executed.
Predecessors:  7 [100.0%] 
Successors:  10 [50.0%]  (fallthru) 13 [50.0%] 

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 4998, probably never executed.
Predecessors:  9 [50.0%]  (fallthru)
Successors:  11 [50.0%]  (fallthru) 13 [50.0%] 

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 2499, probably never executed.
Predecessors:  10 [50.0%]  (fallthru)
Successors:  12 [0.0%]  (fallthru) 13 [100.0%] 

Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 1, probably never executed.
Predecessors:  11 [0.0%]  (fallthru)
Successors:  13 [100.0%]  (fallthru)

Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 9996, probably never executed.
Predecessors:  9 [50.0%]  10 [50.0%]  11 [100.0%]  12 [100.0%]  (fallthru)
Successors:  14 [78.3%]  (fallthru) 15 [21.6%] 

Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 7832, probably never executed.
Predecessors:  13 [78.3%]  (fallthru)
Successors:  15 [100.0%]  (fallthru)

Basic block 15 , prev 14, next 1, loop_depth 0, count 0, freq 9996, probably never executed.
Predecessors:  13 [21.6%]  14 [100.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 15, loop_depth 0, count 0, freq 9996, probably never executed.
Predecessors:  15 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(call_insn 5 2 6 2 init/main.c:472 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("smp_setup_processor_id") [flags 0x1] <function_decl 0x10ca2280 smp_setup_processor_id>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 6 5 7 2 init/main.c:486 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cgroup_init_early") [flags 0x41] <function_decl 0x11385c00 cgroup_init_early>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(insn 7 6 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1105913)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 8 7 9 2 init/main.c:489 (set (reg/f:SI 149)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 init/main.c:489 (set (reg:SI 150)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 init/main.c:489 (set (reg:QI 151)
        (subreg:QI (reg:SI 150) 0)) 178 {*arm_movqi_insn} (nil))

(insn 11 10 12 2 init/main.c:489 (set (mem/c/i:QI (plus:SI (reg/f:SI 149)
                (const_int 4 [0x4])) [0 early_boot_irqs_disabled+0 S1 A8])
        (reg:QI 151)) 178 {*arm_movqi_insn} (nil))

(call_insn 12 11 13 2 init/main.c:495 (parallel [
            (call (mem:SI (symbol_ref:SI ("tick_init") [flags 0x41] <function_decl 0x1185d480 tick_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 140 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 init/main.c:434 (set (reg:SI 153)
        (and:SI (reg:SI 140 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 15 14 16 2 init/main.c:434 (set (reg:SI 152)
        (and:SI (reg:SI 153)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 140 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 16 15 17 2 init/main.c:434 (set (reg:SI 139 [ D.38262 ])
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 20 [0x14])) [0 <variable>.cpu+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 init/main.c:436 (set (reg:SI 0 r0)
        (reg:SI 139 [ D.38262 ])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 init/main.c:436 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 19 18 20 2 init/main.c:436 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_online") [flags 0x41] <function_decl 0x10c85600 set_cpu_online>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 20 19 21 2 init/main.c:437 (set (reg:SI 0 r0)
        (reg:SI 139 [ D.38262 ])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 init/main.c:437 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 22 21 23 2 init/main.c:437 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_active") [flags 0x41] <function_decl 0x10c85680 set_cpu_active>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 23 22 24 2 init/main.c:438 (set (reg:SI 0 r0)
        (reg:SI 139 [ D.38262 ])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 init/main.c:438 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 25 24 26 2 init/main.c:438 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_present") [flags 0x41] <function_decl 0x10c85580 set_cpu_present>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 26 25 27 2 init/main.c:439 (set (reg:SI 0 r0)
        (reg:SI 139 [ D.38262 ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 2 init/main.c:439 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 2 init/main.c:439 (parallel [
            (call (mem:SI (symbol_ref:SI ("set_cpu_possible") [flags 0x41] <function_decl 0x10c85500 set_cpu_possible>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 29 28 30 2 init/main.c:497 (parallel [
            (call (mem:SI (symbol_ref:SI ("page_address_init") [flags 0x41] <function_decl 0x111b9a00 page_address_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 30 29 31 2 init/main.c:498 (set (reg:SI 154)
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x11aee220>)) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 2 init/main.c:498 (set (reg:SI 155)
        (symbol_ref:SI ("linux_banner") [flags 0xc0] <var_decl 0x10a4fe40 linux_banner>)) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 2 init/main.c:498 (set (reg:SI 0 r0)
        (reg:SI 154)) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 init/main.c:498 (set (reg:SI 1 r1)
        (reg:SI 155)) 167 {*arm_movsi_insn} (nil))

(call_insn 34 33 35 2 init/main.c:498 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 35 34 36 2 init/main.c:499 (set (reg:SI 156)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -4 [0xfffffffffffffffc]))) 4 {*arm_addsi3} (nil))

(insn 36 35 37 2 init/main.c:499 (set (reg:SI 0 r0)
        (reg:SI 156)) 167 {*arm_movsi_insn} (nil))

(call_insn 37 36 38 2 init/main.c:499 (parallel [
            (call (mem:SI (symbol_ref:SI ("setup_arch") [flags 0x41] <function_decl 0x10a49a80 setup_arch>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 38 37 39 2 init/main.c:502 (set (reg/f:SI 148 [ command_line.422 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 command_line+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 init/main.c:341 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 2 init/main.c:341 (set (reg:SI 159)
        (plus:SI (reg/f:SI 157)
            (const_int 1040 [0x410]))) 4 {*arm_addsi3} (nil))

(insn 41 40 42 2 init/main.c:341 (set (reg:SI 158)
        (plus:SI (reg:SI 159)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 157)
            (const_int 1048 [0x418]))
        (nil)))

(insn 42 41 43 2 init/main.c:341 (set (reg:SI 0 r0)
        (reg:SI 158)) 167 {*arm_movsi_insn} (nil))

(call_insn/i 43 42 44 2 init/main.c:341 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x51157b80 strlen>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 44 43 45 2 init/main.c:341 (set (reg:SI 160)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 2 init/main.c:341 (set (reg:SI 135 [ D.38276 ])
        (reg:SI 160)) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 2 init/main.c:341 (set (reg:SI 161)
        (plus:SI (reg:SI 135 [ D.38276 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 2 init/main.c:341 (set (reg:SI 0 r0)
        (reg:SI 161)) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 2 init/main.c:341 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 init/main.c:341 (set (reg:SI 2 r2)
        (const_int 1073741823 [0x3fffffff])) 167 {*arm_movsi_insn} (nil))

(call_insn 50 49 51 2 init/main.c:341 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem") [flags 0x41] <function_decl 0x114b6380 __alloc_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 51 50 52 2 init/main.c:341 (set (reg/f:SI 136 [ D.38274 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 2 init/main.c:341 (set (reg/f:SI 162)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 2 init/main.c:341 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 162)
                (const_int 88 [0x58])) [0 saved_command_line+0 S4 A32])
        (reg/f:SI 136 [ D.38274 ])) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 2 init/main.c:342 (set (reg:SI 0 r0)
        (reg/f:SI 148 [ command_line.422 ])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 55 54 56 2 init/main.c:342 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0x51157b80 strlen>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 56 55 57 2 init/main.c:342 (set (reg:SI 163)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 2 init/main.c:342 (set (reg:SI 137 [ D.38272 ])
        (reg:SI 163)) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 2 init/main.c:342 (set (reg:SI 164)
        (plus:SI (reg:SI 137 [ D.38272 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 59 58 60 2 init/main.c:342 (set (reg:SI 0 r0)
        (reg:SI 164)) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 2 init/main.c:342 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 2 init/main.c:342 (set (reg:SI 2 r2)
        (const_int 1073741823 [0x3fffffff])) 167 {*arm_movsi_insn} (nil))

(call_insn 62 61 63 2 init/main.c:342 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__alloc_bootmem") [flags 0x41] <function_decl 0x114b6380 __alloc_bootmem>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 63 62 64 2 init/main.c:342 (set (reg/f:SI 138 [ D.38270 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 2 init/main.c:342 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 2 init/main.c:342 (set (mem/f/c/i:SI (plus:SI (reg/f:SI 165)
                (const_int 92 [0x5c])) [0 static_command_line+0 S4 A32])
        (reg/f:SI 138 [ D.38270 ])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 2 init/main.c:343 (set (reg/f:SI 166)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 2 init/main.c:343 (set (reg/f:SI 167)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 68 67 69 2 init/main.c:343 (set (reg:SI 169)
        (plus:SI (reg/f:SI 167)
            (const_int 1040 [0x410]))) 4 {*arm_addsi3} (nil))

(insn 69 68 70 2 init/main.c:343 (set (reg:SI 168)
        (plus:SI (reg:SI 169)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 167)
            (const_int 1048 [0x418]))
        (nil)))

(insn 70 69 71 2 init/main.c:343 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 166)
                (const_int 88 [0x58])) [0 saved_command_line+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 2 init/main.c:343 (set (reg:SI 1 r1)
        (reg:SI 168)) 167 {*arm_movsi_insn} (nil))

(call_insn 72 71 73 2 init/main.c:343 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157780 strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 73 72 74 2 init/main.c:344 (set (reg/f:SI 170)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 74 73 75 2 init/main.c:344 (set (reg:SI 0 r0)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 170)
                (const_int 92 [0x5c])) [0 static_command_line+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 2 init/main.c:344 (set (reg:SI 1 r1)
        (reg/f:SI 148 [ command_line.422 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 76 75 77 2 init/main.c:344 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157780 strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 77 76 78 2 init/main.c:503 (parallel [
            (call (mem:SI (symbol_ref:SI ("setup_nr_cpu_ids") [flags 0x41] <function_decl 0x10ca2100 setup_nr_cpu_ids>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 78 77 79 2 init/main.c:504 (parallel [
            (call (mem:SI (symbol_ref:SI ("setup_per_cpu_areas") [flags 0x41] <function_decl 0x10ca2880 setup_per_cpu_areas>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 79 78 80 2 init/main.c:505 (parallel [
            (call (mem:SI (symbol_ref:SI ("smp_prepare_boot_cpu") [flags 0x41] <function_decl 0x10ca2080 smp_prepare_boot_cpu>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 80 79 81 2 init/main.c:507 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 81 80 82 2 init/main.c:507 (parallel [
            (call (mem:SI (symbol_ref:SI ("build_all_zonelists") [flags 0x41] <function_decl 0x10c53300 build_all_zonelists>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn 82 81 83 2 init/main.c:508 (parallel [
            (call (mem:SI (symbol_ref:SI ("page_alloc_init") [flags 0x41] <function_decl 0x10cd6a80 page_alloc_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 83 82 84 2 init/main.c:510 (set (reg:SI 171)
        (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x11ae73c0>)) 167 {*arm_movsi_insn} (nil))

(insn 84 83 85 2 init/main.c:510 (set (reg/f:SI 172)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 85 84 86 2 init/main.c:510 (set (reg:SI 174)
        (plus:SI (reg/f:SI 172)
            (const_int 1040 [0x410]))) 4 {*arm_addsi3} (nil))

(insn 86 85 87 2 init/main.c:510 (set (reg:SI 173)
        (plus:SI (reg:SI 174)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 172)
            (const_int 1048 [0x418]))
        (nil)))

(insn 87 86 88 2 init/main.c:510 (set (reg:SI 0 r0)
        (reg:SI 171)) 167 {*arm_movsi_insn} (nil))

(insn 88 87 89 2 init/main.c:510 (set (reg:SI 1 r1)
        (reg:SI 173)) 167 {*arm_movsi_insn} (nil))

(call_insn 89 88 90 2 init/main.c:510 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(call_insn 90 89 91 2 init/main.c:511 (parallel [
            (call (mem:SI (symbol_ref:SI ("parse_early_param") [flags 0x3] <function_decl 0x10a57400 parse_early_param>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 91 90 92 2 init/main.c:512 (set (reg:SI 175)
        (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x11ae4120>)) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 2 init/main.c:512 (set (reg/f:SI 176)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 2 init/main.c:512 (set (reg:SI 177)
        (symbol_ref:SI ("__start___param") [flags 0xc0] <var_decl 0x11a75480 __start___param>)) 167 {*arm_movsi_insn} (nil))

(insn 94 93 95 2 init/main.c:512 (set (reg:SI 179)
        (symbol_ref:SI ("__stop___param") [flags 0xc0] <var_decl 0x11a754e0 __stop___param>)) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 2 init/main.c:512 (set (reg:SI 180)
        (symbol_ref:SI ("__start___param") [flags 0xc0] <var_decl 0x11a75480 __start___param>)) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 2 init/main.c:512 (set (reg:SI 178)
        (minus:SI (reg:SI 179)
            (reg:SI 180))) 28 {*arm_subsi3_insn} (nil))

(insn 97 96 98 2 init/main.c:512 (set (reg:SI 182)
        (ashiftrt:SI (reg:SI 178)
            (const_int 4 [0x4]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg:SI 178)
            (const_int 16 [0x10]))
        (nil)))

(insn 98 97 99 2 init/main.c:512 (set (reg/f:SI 183)
        (symbol_ref:SI ("unknown_bootoption") [flags 0x3] <function_decl 0x11a52800 unknown_bootoption>)) 167 {*arm_movsi_insn} (nil))

(insn 99 98 100 2 init/main.c:512 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 183)) 167 {*arm_movsi_insn} (nil))

(insn 100 99 101 2 init/main.c:512 (set (reg:SI 0 r0)
        (reg:SI 175)) 167 {*arm_movsi_insn} (nil))

(insn 101 100 102 2 init/main.c:512 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 176)
                (const_int 92 [0x5c])) [0 static_command_line+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 102 101 103 2 init/main.c:512 (set (reg:SI 2 r2)
        (reg:SI 177)) 167 {*arm_movsi_insn} (nil))

(insn 103 102 104 2 init/main.c:512 (set (reg:SI 3 r3)
        (reg:SI 182)) 167 {*arm_movsi_insn} (nil))

(call_insn 104 103 105 2 init/main.c:512 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("parse_args") [flags 0x41] <function_decl 0x10ddb900 parse_args>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 105 104 106 2 init/main.c:519 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 106 105 107 2 init/main.c:519 (parallel [
            (call (mem:SI (symbol_ref:SI ("setup_log_buf") [flags 0x41] <function_decl 0x10a57d00 setup_log_buf>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn 107 106 108 2 init/main.c:520 (parallel [
            (call (mem:SI (symbol_ref:SI ("pidhash_init") [flags 0x41] <function_decl 0x113bf200 pidhash_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 108 107 109 2 init/main.c:521 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfs_caches_init_early") [flags 0x41] <function_decl 0x10feaa80 vfs_caches_init_early>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 109 108 110 2 init/main.c:522 (parallel [
            (call (mem:SI (symbol_ref:SI ("sort_main_extable") [flags 0x41] <function_decl 0x10e04e00 sort_main_extable>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 110 109 111 2 init/main.c:523 (parallel [
            (call (mem:SI (symbol_ref:SI ("trap_init") [flags 0x41] <function_decl 0x112b7a80 trap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 111 110 112 2 init/main.c:460 (parallel [
            (call (mem:SI (symbol_ref:SI ("mem_init") [flags 0x41] <function_decl 0x111e0480 mem_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 112 111 113 2 init/main.c:461 (parallel [
            (call (mem:SI (symbol_ref:SI ("kmem_cache_init") [flags 0x41] <function_decl 0x10e39700 kmem_cache_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 113 112 114 2 init/main.c:462 (parallel [
            (call (mem:SI (symbol_ref:SI ("percpu_init_late") [flags 0x41] <function_decl 0x10ca2900 percpu_init_late>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 114 113 115 2 init/main.c:464 (parallel [
            (call (mem:SI (symbol_ref:SI ("vmalloc_init") [flags 0x41] <function_decl 0x115b4580 vmalloc_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 115 114 116 2 init/main.c:531 (parallel [
            (call (mem:SI (symbol_ref:SI ("sched_init") [flags 0x41] <function_decl 0x112b7280 sched_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 116 115 117 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 133 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 117 116 118 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 184)
        (and:SI (reg:SI 133 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) 67 {*arm_andsi3_insn} (nil))

(insn 118 117 119 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 134 [ D.38283 ])
        (and:SI (reg:SI 184)
            (const_int -64 [0xffffffffffffffc0]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg:SI 133 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 119 118 120 2 init/main.c:536 (set (reg:SI 185)
        (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.38283 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 121 2 init/main.c:536 (set (reg:SI 186)
        (plus:SI (reg:SI 185)
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 121 120 122 2 init/main.c:536 (set (mem/s/j:SI (plus:SI (reg/f:SI 134 [ D.38283 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 186)) 167 {*arm_movsi_insn} (nil))

(insn 122 121 123 2 init/main.c:536 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 12123394)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 123 122 124 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:131 (parallel [
            (set (reg/v:SI 142 [ _flags ])
                (asm_operands/v:SI ("	mrs	%0, cpsr	@ local_save_flags") ("=r") 0 []
                     [] 1118201))
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 124 123 125 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (reg:SI 187)
        (and:SI (reg/v:SI 142 [ _flags ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 125 124 126 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 187)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 126 125 127 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 132)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 2 -> ( 3 4)

;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  4 [100.0%] 

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [0.0%]  (fallthru)
(note 127 126 128 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 128 127 129 3 init/main.c:538 (set (reg:SI 188)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x11b6d770>)) 167 {*arm_movsi_insn} (nil))

(insn 129 128 130 3 init/main.c:538 (set (reg:SI 0 r0)
        (reg:SI 188)) 167 {*arm_movsi_insn} (nil))

(call_insn 130 129 131 3 init/main.c:538 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 131 130 132 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1105913)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; Pred edge  2 [100.0%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 132 131 133 4 103 "" [1 uses])

(note 133 132 134 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 134 133 135 4 init/main.c:542 (parallel [
            (call (mem:SI (symbol_ref:SI ("idr_init_cache") [flags 0x41] <function_decl 0x11385b80 idr_init_cache>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 135 134 136 4 init/main.c:543 (parallel [
            (call (mem:SI (symbol_ref:SI ("perf_event_init") [flags 0x41] <function_decl 0x11430600 perf_event_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 136 135 137 4 init/main.c:544 (parallel [
            (call (mem:SI (symbol_ref:SI ("rcu_init") [flags 0x41] <function_decl 0x10d64a00 rcu_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 137 136 138 4 init/main.c:545 (parallel [
            (call (mem:SI (symbol_ref:SI ("radix_tree_init") [flags 0x41] <function_decl 0x10ef4180 radix_tree_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 138 137 139 4 init/main.c:547 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("early_irq_init") [flags 0x41] <function_decl 0x115f3680 early_irq_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(call_insn 139 138 140 4 init/main.c:548 (parallel [
            (call (mem:SI (symbol_ref:SI ("init_IRQ") [flags 0x41] <function_decl 0x11212d80 init_IRQ>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 140 139 141 4 init/main.c:549 (parallel [
            (call (mem:SI (symbol_ref:SI ("prio_tree_init") [flags 0x41] <function_decl 0x11a3bf00 prio_tree_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 141 140 142 4 init/main.c:550 (parallel [
            (call (mem:SI (symbol_ref:SI ("init_timers") [flags 0x41] <function_decl 0x10d01f00 init_timers>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 142 141 143 4 init/main.c:551 (parallel [
            (call (mem:SI (symbol_ref:SI ("hrtimers_init") [flags 0x41] <function_decl 0x112a1380 hrtimers_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 143 142 144 4 init/main.c:552 (parallel [
            (call (mem:SI (symbol_ref:SI ("softirq_init") [flags 0x41] <function_decl 0x115d0f80 softirq_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 144 143 145 4 init/main.c:553 (parallel [
            (call (mem:SI (symbol_ref:SI ("timekeeping_init") [flags 0x41] <function_decl 0x10b86200 timekeeping_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 145 144 146 4 init/main.c:554 (parallel [
            (call (mem:SI (symbol_ref:SI ("time_init") [flags 0x41] <function_decl 0x11a52180 time_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 146 145 147 4 init/main.c:555 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("profile_init") [flags 0x41] <function_decl 0x1177f280 profile_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(call_insn 147 146 148 4 init/main.c:556 (parallel [
            (call (mem:SI (symbol_ref:SI ("call_function_init") [flags 0x41] <function_decl 0x10c9fc80 call_function_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 148 147 149 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:131 (parallel [
            (set (reg/v:SI 141 [ _flags ])
                (asm_operands/v:SI ("	mrs	%0, cpsr	@ local_save_flags") ("=r") 0 []
                     [] 1118201))
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 149 148 150 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (reg:SI 189)
        (and:SI (reg/v:SI 141 [ _flags ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (nil))

(insn 150 149 151 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 189)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 151 150 152 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:151 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 156)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [0.0%]  (fallthru)
(note 152 151 153 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 153 152 154 5 init/main.c:558 (set (reg:SI 190)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11adda50>)) 167 {*arm_movsi_insn} (nil))

(insn 154 153 155 5 init/main.c:558 (set (reg:SI 0 r0)
        (reg:SI 190)) 167 {*arm_movsi_insn} (nil))

(call_insn 155 154 156 5 init/main.c:558 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 156 155 157 6 104 "" [1 uses])

(note 157 156 158 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 6 init/main.c:560 (set (reg/f:SI 191)
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 6 init/main.c:560 (set (reg:SI 192)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 160 159 161 6 init/main.c:560 (set (reg:QI 193)
        (subreg:QI (reg:SI 192) 0)) 178 {*arm_movqi_insn} (nil))

(insn 161 160 162 6 init/main.c:560 (set (mem/c/i:QI (plus:SI (reg/f:SI 191)
                (const_int 4 [0x4])) [0 early_boot_irqs_disabled+0 S1 A8])
        (reg:QI 193)) 178 {*arm_movqi_insn} (nil))

(insn 162 161 163 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:26 (parallel [
            (asm_operands/v ("	cpsie i			@ arch_local_irq_enable") ("") 0 []
                 [] 1104761)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 163 162 164 6 init/main.c:564 (set (reg/f:SI 194)
        (symbol_ref:SI ("gfp_allowed_mask") [flags 0xc0] <var_decl 0x10cd82a0 gfp_allowed_mask>)) 167 {*arm_movsi_insn} (nil))

(insn 164 163 165 6 init/main.c:564 (set (reg:SI 195)
        (const_int 16777215 [0xffffff])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 6 init/main.c:564 (set (mem/c/i:SI (reg/f:SI 194) [0 gfp_allowed_mask+0 S4 A32])
        (reg:SI 195)) 167 {*arm_movsi_insn} (nil))

(call_insn 166 165 167 6 init/main.c:566 (parallel [
            (call (mem:SI (symbol_ref:SI ("kmem_cache_init_late") [flags 0x41] <function_decl 0x10e60880 kmem_cache_init_late>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 167 166 168 6 init/main.c:573 (parallel [
            (call (mem:SI (symbol_ref:SI ("console_init") [flags 0x41] <function_decl 0x11588300 console_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 168 167 169 6 init/main.c:574 (set (reg/f:SI 196)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 169 168 170 6 init/main.c:574 (set (reg/f:SI 147 [ panic_later.428 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 196)
                (const_int 80 [0x50])) [0 panic_later+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 170 169 171 6 init/main.c:574 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 147 [ panic_later.428 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 171 170 172 6 init/main.c:574 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 178)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  8 [100.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [0.0%]  (fallthru)
(note 172 171 173 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 173 172 174 7 init/main.c:575 (set (reg/f:SI 197)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 174 173 175 7 init/main.c:575 (set (reg:SI 0 r0)
        (reg/f:SI 147 [ panic_later.428 ])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 176 7 init/main.c:575 (set (reg:SI 1 r1)
        (mem/f/c/i:SI (plus:SI (reg/f:SI 197)
                (const_int 84 [0x54])) [0 panic_param+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 176 175 178 7 init/main.c:575 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a67680 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ()


;; Start of basic block ( 6) -> 8
;; Pred edge  6 [100.0%] 
(code_label 178 176 179 8 105 "" [1 uses])

(note 179 178 180 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 180 179 181 8 init/main.c:587 (set (reg/f:SI 198)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114a4f00 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 181 180 182 8 init/main.c:587 (set (reg:SI 146 [ initrd_start.430 ])
        (mem/c/i:SI (reg/f:SI 198) [0 initrd_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 182 181 183 8 init/main.c:587 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ initrd_start.430 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 183 182 184 8 init/main.c:587 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 8 -> ( 9 12)

;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [50.0%]  (fallthru)
(note 184 183 185 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 185 184 186 9 init/main.c:587 discrim 1 (set (reg/f:SI 199)
        (symbol_ref:SI ("initrd_below_start_ok") [flags 0xc0] <var_decl 0x114a4ea0 initrd_below_start_ok>)) 167 {*arm_movsi_insn} (nil))

(insn 186 185 187 9 init/main.c:587 discrim 1 (set (reg:SI 200)
        (mem/c/i:SI (reg/f:SI 199) [0 initrd_below_start_ok+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 187 186 188 9 init/main.c:587 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 200)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 188 187 189 9 init/main.c:587 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9 -> ( 10 12)

;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  12 [50.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [50.0%]  (fallthru)
(note 189 188 190 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 190 189 191 10 init/main.c:588 (set (reg:SI 201)
        (plus:SI (reg:SI 146 [ initrd_start.430 ])
            (const_int 1073741824 [0x40000000]))) 4 {*arm_addsi3} (nil))

(insn 191 190 192 10 init/main.c:588 (set (reg:SI 202)
        (lshiftrt:SI (reg:SI 201)
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (nil))

(insn 192 191 193 10 init/main.c:588 (set (reg:SI 203)
        (ashift:SI (reg:SI 202)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (nil))

(insn 193 192 194 10 init/main.c:588 (set (reg:SI 204)
        (ashiftrt:SI (reg:SI 203)
            (const_int 5 [0x5]))) 117 {*arm_shiftsi3} (expr_list:REG_EQUAL (div:SI (reg:SI 203)
            (const_int 32 [0x20]))
        (nil)))

(insn 194 193 195 10 init/main.c:588 (set (reg:SI 145 [ D.37959 ])
        (reg:SI 204)) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 10 init/main.c:588 (set (reg/f:SI 205)
        (symbol_ref:SI ("min_low_pfn") [flags 0xc0] <var_decl 0x114a4480 min_low_pfn>)) 167 {*arm_movsi_insn} (nil))

(insn 196 195 197 10 init/main.c:588 (set (reg:SI 144 [ min_low_pfn.432 ])
        (mem/c/i:SI (reg/f:SI 205) [0 min_low_pfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 10 init/main.c:587 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145 [ D.37959 ])
            (reg:SI 144 [ min_low_pfn.432 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 198 197 199 10 init/main.c:587 discrim 2 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 10 -> ( 11 12)

;; Succ edge  11 [0.0%]  (fallthru)
;; Succ edge  12 [100.0%] 

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [0.0%]  (fallthru)
(note 199 198 200 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 200 199 201 11 init/main.c:589 (set (reg:SI 206)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x10e89900>)) 167 {*arm_movsi_insn} (nil))

(insn 201 200 202 11 init/main.c:589 (set (reg:SI 0 r0)
        (reg:SI 206)) 167 {*arm_movsi_insn} (nil))

(insn 202 201 203 11 init/main.c:589 (set (reg:SI 1 r1)
        (reg:SI 145 [ D.37959 ])) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 11 init/main.c:589 (set (reg:SI 2 r2)
        (reg:SI 144 [ min_low_pfn.432 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 204 203 205 11 init/main.c:589 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 205 204 206 11 init/main.c:593 (set (reg/f:SI 207)
        (symbol_ref:SI ("initrd_start") [flags 0xc0] <var_decl 0x114a4f00 initrd_start>)) 167 {*arm_movsi_insn} (nil))

(insn 206 205 207 11 init/main.c:593 (set (reg:SI 208)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 207 206 208 11 init/main.c:593 (set (mem/c/i:SI (reg/f:SI 207) [0 initrd_start+0 S4 A32])
        (reg:SI 208)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 8 9 10 11) -> 12
;; Pred edge  8 [50.0%] 
;; Pred edge  9 [50.0%] 
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 208 207 209 12 106 "" [3 uses])

(note 209 208 210 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(call_insn 210 209 211 12 init/main.c:600 (parallel [
            (call (mem:SI (symbol_ref:SI ("setup_per_cpu_pageset") [flags 0x41] <function_decl 0x111e0780 setup_per_cpu_pageset>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 211 210 212 12 init/main.c:602 (set (reg/f:SI 209)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 12 init/main.c:602 (set (reg/f:SI 143 [ late_time_init.433 ])
        (mem/f/c/i:SI (plus:SI (reg/f:SI 209)
                (const_int 2072 [0x818])) [0 late_time_init+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 213 212 214 12 init/main.c:602 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 143 [ late_time_init.433 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 214 213 215 12 init/main.c:602 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 217)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 2165 [0x875])
        (nil)))
;; End of basic block 12 -> ( 13 14)

;; Succ edge  13 [78.3%]  (fallthru)
;; Succ edge  14 [21.6%] 

;; Start of basic block ( 12) -> 13
;; Pred edge  12 [78.3%]  (fallthru)
(note 215 214 216 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(call_insn 216 215 217 13 init/main.c:603 (parallel [
            (call (mem:SI (reg/f:SI 143 [ late_time_init.433 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (nil)
    (nil))
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [21.6%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 217 216 218 14 107 "" [1 uses])

(note 218 217 219 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(call_insn 219 218 220 14 init/main.c:604 (parallel [
            (call (mem:SI (symbol_ref:SI ("sched_clock_init") [flags 0x41] <function_decl 0x11332800 sched_clock_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 220 219 221 14 init/main.c:605 (parallel [
            (call (mem:SI (symbol_ref:SI ("calibrate_delay") [flags 0x41] <function_decl 0x1149bc00 calibrate_delay>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 221 220 222 14 init/main.c:606 (parallel [
            (call (mem:SI (symbol_ref:SI ("pidmap_init") [flags 0x41] <function_decl 0x113bf280 pidmap_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 222 221 223 14 init/main.c:607 (parallel [
            (call (mem:SI (symbol_ref:SI ("anon_vma_init") [flags 0x41] <function_decl 0x1187ce80 anon_vma_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 223 222 224 14 init/main.c:612 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("thread_info_cache_init") [flags 0x1] <function_decl 0x11359880 thread_info_cache_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 224 223 225 14 init/main.c:613 (parallel [
            (call (mem:SI (symbol_ref:SI ("cred_init") [flags 0x41] <function_decl 0x112ac480 cred_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 225 224 226 14 init/main.c:614 (set (reg/f:SI 210)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x110b50c0 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 226 225 227 14 init/main.c:614 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 210) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 227 226 228 14 init/main.c:614 (parallel [
            (call (mem:SI (symbol_ref:SI ("fork_init") [flags 0x41] <function_decl 0x11a3bd80 fork_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn 228 227 229 14 init/main.c:615 (parallel [
            (call (mem:SI (symbol_ref:SI ("proc_caches_init") [flags 0x41] <function_decl 0x11342700 proc_caches_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 229 228 230 14 init/main.c:616 (parallel [
            (call (mem:SI (symbol_ref:SI ("buffer_init") [flags 0x41] <function_decl 0x1197b680 buffer_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 230 229 231 14 init/main.c:620 (set (reg/f:SI 211)
        (symbol_ref:SI ("totalram_pages") [flags 0xc0] <var_decl 0x110b50c0 totalram_pages>)) 167 {*arm_movsi_insn} (nil))

(insn 231 230 232 14 init/main.c:620 (set (reg:SI 0 r0)
        (mem/c/i:SI (reg/f:SI 211) [0 totalram_pages+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 232 231 233 14 init/main.c:620 (parallel [
            (call (mem:SI (symbol_ref:SI ("vfs_caches_init") [flags 0x41] <function_decl 0x10feab00 vfs_caches_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn 233 232 234 14 init/main.c:621 (parallel [
            (call (mem:SI (symbol_ref:SI ("signals_init") [flags 0x41] <function_decl 0x11269280 signals_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 234 233 235 14 init/main.c:623 (parallel [
            (call (mem:SI (symbol_ref:SI ("page_writeback_init") [flags 0x41] <function_decl 0x1178b780 page_writeback_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 235 234 236 14 init/main.c:625 (parallel [
            (call (mem:SI (symbol_ref:SI ("proc_root_init") [flags 0x41] <function_decl 0x11036280 proc_root_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 236 235 237 14 init/main.c:627 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("cgroup_init") [flags 0x41] <function_decl 0x11385c80 cgroup_init>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (nil))

(call_insn 237 236 238 14 init/main.c:632 (parallel [
            (call (mem:SI (symbol_ref:SI ("check_writebuffer_bugs") [flags 0x41] <function_decl 0x11a3b800 check_writebuffer_bugs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(call_insn 238 237 0 14 init/main.c:640 (parallel [
            (call (mem:SI (symbol_ref:SI ("rest_init") [flags 0x3] <function_decl 0x11a52c00 rest_init>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function do_early_param (do_early_param)[0:2054] (unlikely executed)


12 basic blocks, 17 edges.

Basic block 0 , next 2, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors: 
Successors:  2 [100.0%]  (fallthru)

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  11 [100.0%]  (fallthru)

Basic block 4 , prev 2, next 5, loop_depth 1, count 0, freq 9100, probably never executed.
Predecessors:  11 [91.0%] 
Successors:  5 [50.0%]  (fallthru) 6 [50.0%] 

Basic block 5 , prev 4, next 6, loop_depth 1, count 0, freq 4550, probably never executed.
Predecessors:  4 [50.0%]  (fallthru)
Successors:  8 [50.0%]  6 [50.0%]  (fallthru)

Basic block 6 , prev 5, next 7, loop_depth 1, count 0, freq 6825, probably never executed.
Predecessors:  4 [50.0%]  5 [50.0%]  (fallthru)
Successors:  7 [50.0%]  (fallthru) 10 [50.0%] 

Basic block 7 , prev 6, next 8, loop_depth 1, count 0, freq 3412, probably never executed.
Predecessors:  6 [50.0%]  (fallthru)
Successors:  8 [50.0%]  (fallthru) 10 [50.0%] 

Basic block 8 , prev 7, next 9, loop_depth 1, count 0, freq 3981, probably never executed.
Predecessors:  5 [50.0%]  7 [50.0%]  (fallthru)
Successors:  9 [0.0%]  (fallthru) 10 [100.0%] 

Basic block 9 , prev 8, next 10, loop_depth 1, count 0, freq 2, probably never executed.
Predecessors:  8 [0.0%]  (fallthru)
Successors:  10 [100.0%]  (fallthru)

Basic block 10 , prev 9, next 11, loop_depth 1, count 0, freq 9100, probably never executed.
Predecessors:  6 [50.0%]  7 [50.0%]  8 [100.0%]  9 [100.0%]  (fallthru)
Successors:  11 [100.0%]  (fallthru,dfs_back)

Basic block 11 , prev 10, next 12, loop_depth 1, count 0, freq 10000, probably never executed.
Predecessors:  2 [100.0%]  (fallthru) 10 [100.0%]  (fallthru,dfs_back)
Successors:  4 [91.0%]  12 [9.0%]  (fallthru)

Basic block 12 , prev 11, next 1, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  11 [9.0%]  (fallthru)
Successors:  EXIT [100.0%]  (fallthru)

Basic block 1 , prev 12, loop_depth 0, count 0, freq 900, probably never executed.
Predecessors:  12 [100.0%]  (fallthru)
Successors: 



try_optimize_cfg iteration 1

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 init/main.c:391 (set (reg/v/f:SI 139 [ param ])
        (reg:SI 0 r0 [ param ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 init/main.c:391 (set (reg/v/f:SI 140 [ val ])
        (reg:SI 1 r1 [ val ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 59 2 init/main.c:394 (set (reg/v/f:SI 133 [ p ])
        (symbol_ref:SI ("__setup_start") [flags 0xc0] <var_decl 0x11a54420 __setup_start>)) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 10) -> 3
;; Pred edge  10 [91.0%] 
(code_label 59 7 10 3 116 "" [1 uses])

(note 10 59 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 init/main.c:395 (set (reg:SI 141)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ p ])
                (const_int 8 [0x8])) [0 <variable>.early+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 3 init/main.c:395 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 13 12 14 3 init/main.c:395 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 init/main.c:395 discrim 1 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ param ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 init/main.c:395 discrim 1 (set (reg:SI 1 r1)
        (mem/s/f/j:SI (reg/v/f:SI 133 [ p ]) [0 <variable>.str+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn/i 17 16 18 4 init/main.c:395 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 18 17 19 4 init/main.c:395 discrim 1 (set (reg:SI 142)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 init/main.c:395 discrim 1 (set (reg:SI 137 [ D.37866 ])
        (reg:SI 142)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 4 init/main.c:395 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.37866 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 21 20 22 4 init/main.c:395 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 7 5)

;; Succ edge  7 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [50.0%] 
;; Pred edge  4 [50.0%]  (fallthru)
(code_label 22 21 23 5 113 "" [1 uses])

(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 init/main.c:396 (set (reg:SI 143)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11b9acf0>)) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 5 init/main.c:396 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ param ])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 init/main.c:396 (set (reg:SI 1 r1)
        (reg:SI 143)) 167 {*arm_movsi_insn} (nil))

(call_insn/i 27 26 28 5 init/main.c:396 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 init/main.c:396 (set (reg:SI 144)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 init/main.c:396 (set (reg:SI 136 [ D.37867 ])
        (reg:SI 144)) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 5 init/main.c:395 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.37867 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 31 30 32 5 init/main.c:395 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 5 -> ( 6 9)

;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [50.0%]  (fallthru)
(note 32 31 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 6 init/main.c:397 (set (reg:SI 145)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x11b9af30>)) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 6 init/main.c:397 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (reg/v/f:SI 133 [ p ]) [0 <variable>.str+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 6 init/main.c:397 (set (reg:SI 1 r1)
        (reg:SI 145)) 167 {*arm_movsi_insn} (nil))

(call_insn/i 36 35 37 6 init/main.c:397 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 37 36 38 6 init/main.c:397 (set (reg:SI 146)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 6 init/main.c:397 (set (reg:SI 135 [ D.37869 ])
        (reg:SI 146)) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 6 init/main.c:395 discrim 3 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.37869 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 6 init/main.c:395 discrim 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 9)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 4 6) -> 7
;; Pred edge  4 [50.0%] 
;; Pred edge  6 [50.0%]  (fallthru)
(code_label 41 40 42 7 114 "" [1 uses])

(note 42 41 43 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 7 init/main.c:399 (set (reg/f:SI 147)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ p ])
                (const_int 4 [0x4])) [0 <variable>.setup_func+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 7 init/main.c:399 (set (reg:SI 0 r0)
        (reg/v/f:SI 140 [ val ])) 167 {*arm_movsi_insn} (nil))

(call_insn 45 44 46 7 init/main.c:399 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 147) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 46 45 47 7 init/main.c:399 (set (reg:SI 134 [ D.37871 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (nil))

(insn 47 46 48 7 init/main.c:399 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ D.37871 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 48 47 49 7 init/main.c:399 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [0.0%]  (fallthru)
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 8 init/main.c:400 (set (reg:SI 148)
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x11af05c0>)) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 8 init/main.c:400 (set (reg:SI 0 r0)
        (reg:SI 148)) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 8 init/main.c:400 (set (reg:SI 1 r1)
        (reg/v/f:SI 139 [ param ])) 167 {*arm_movsi_insn} (nil))

(call_insn 53 52 54 8 init/main.c:400 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 6 7 8) -> 9
;; Pred edge  5 [50.0%] 
;; Pred edge  6 [50.0%] 
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 54 53 55 9 115 "" [3 uses])

(note 55 54 56 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 9 init/main.c:394 (set (reg/v/f:SI 133 [ p ])
        (plus:SI (reg/v/f:SI 133 [ p ])
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (nil))
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 2 9) -> 10
;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%]  (fallthru,dfs_back)
(code_label 57 56 58 10 112 "" [0 uses])

(note 58 57 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 60 58 61 10 init/main.c:394 discrim 1 (set (reg/f:SI 149)
        (symbol_ref:SI ("__setup_end") [flags 0xc0] <var_decl 0x11a54480 __setup_end>)) 167 {*arm_movsi_insn} (nil))

(insn 61 60 62 10 init/main.c:394 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ p ])
            (reg/f:SI 149))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 62 61 63 10 init/main.c:394 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
        (nil)))
;; End of basic block 10 -> ( 3 11)

;; Succ edge  3 [91.0%] 
;; Succ edge  11 [9.0%]  (fallthru)

;; Start of basic block ( 10) -> 11
;; Pred edge  10 [9.0%]  (fallthru)
(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 68 11 init/main.c:406 (set (reg:SI 138 [ <result> ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 68 64 74 11 init/main.c:406 (set (reg/i:SI 0 r0)
        (reg:SI 138 [ <result> ])) 167 {*arm_movsi_insn} (nil))

(insn 74 68 0 11 init/main.c:406 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 11 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

