<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>WGR-V Verilog Doku</title>

    <style>
    body {
        margin: 0;
        font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, Arial, sans-serif;
        background-color: #0d1117;
        color: #c9d1d9;
        display: flex;
    }
    .header {
        display: none;
    }
    .sidebar {
        background-color: #161b22;
        width: 250px;
        padding: 20px;
        position: fixed;
        top: 0;
        left: 0;
        height: 100%;
        overflow-y: auto;
        transition: transform 0.3s ease;
    }
    .content {
        margin-left: 300px;
        padding: 20px;
        flex: 1;
    }
    a {
        color: #58a6ff;
        text-decoration: none;
    }
    a:hover {
        text-decoration: underline;
    }
    .codehilite pre {
        border-radius: 4px;
        padding: 0.3em 0.6em;
        overflow-x: auto;
    }
    code {
        background-color: #272822;
        border-radius: 3px;
        padding: 0.2em 0.4em;
        display: inline-block;
    }
    pre { line-height: 125%; }
td.linenos .normal { color: inherit; background-color: transparent; padding-left: 5px; padding-right: 5px; }
span.linenos { color: inherit; background-color: transparent; padding-left: 5px; padding-right: 5px; }
td.linenos .special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }
span.linenos.special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }
.codehilite .hll { background-color: #49483e }
.codehilite { background: #272822; color: #f8f8f2 }
.codehilite .c { color: #959077 } /* Comment */
.codehilite .err { color: #ed007e; background-color: #1e0010 } /* Error */
.codehilite .esc { color: #f8f8f2 } /* Escape */
.codehilite .g { color: #f8f8f2 } /* Generic */
.codehilite .k { color: #66d9ef } /* Keyword */
.codehilite .l { color: #ae81ff } /* Literal */
.codehilite .n { color: #f8f8f2 } /* Name */
.codehilite .o { color: #ff4689 } /* Operator */
.codehilite .x { color: #f8f8f2 } /* Other */
.codehilite .p { color: #f8f8f2 } /* Punctuation */
.codehilite .ch { color: #959077 } /* Comment.Hashbang */
.codehilite .cm { color: #959077 } /* Comment.Multiline */
.codehilite .cp { color: #959077 } /* Comment.Preproc */
.codehilite .cpf { color: #959077 } /* Comment.PreprocFile */
.codehilite .c1 { color: #959077 } /* Comment.Single */
.codehilite .cs { color: #959077 } /* Comment.Special */
.codehilite .gd { color: #ff4689 } /* Generic.Deleted */
.codehilite .ge { color: #f8f8f2; font-style: italic } /* Generic.Emph */
.codehilite .ges { color: #f8f8f2; font-weight: bold; font-style: italic } /* Generic.EmphStrong */
.codehilite .gr { color: #f8f8f2 } /* Generic.Error */
.codehilite .gh { color: #f8f8f2 } /* Generic.Heading */
.codehilite .gi { color: #a6e22e } /* Generic.Inserted */
.codehilite .go { color: #66d9ef } /* Generic.Output */
.codehilite .gp { color: #ff4689; font-weight: bold } /* Generic.Prompt */
.codehilite .gs { color: #f8f8f2; font-weight: bold } /* Generic.Strong */
.codehilite .gu { color: #959077 } /* Generic.Subheading */
.codehilite .gt { color: #f8f8f2 } /* Generic.Traceback */
.codehilite .kc { color: #66d9ef } /* Keyword.Constant */
.codehilite .kd { color: #66d9ef } /* Keyword.Declaration */
.codehilite .kn { color: #ff4689 } /* Keyword.Namespace */
.codehilite .kp { color: #66d9ef } /* Keyword.Pseudo */
.codehilite .kr { color: #66d9ef } /* Keyword.Reserved */
.codehilite .kt { color: #66d9ef } /* Keyword.Type */
.codehilite .ld { color: #e6db74 } /* Literal.Date */
.codehilite .m { color: #ae81ff } /* Literal.Number */
.codehilite .s { color: #e6db74 } /* Literal.String */
.codehilite .na { color: #a6e22e } /* Name.Attribute */
.codehilite .nb { color: #f8f8f2 } /* Name.Builtin */
.codehilite .nc { color: #a6e22e } /* Name.Class */
.codehilite .no { color: #66d9ef } /* Name.Constant */
.codehilite .nd { color: #a6e22e } /* Name.Decorator */
.codehilite .ni { color: #f8f8f2 } /* Name.Entity */
.codehilite .ne { color: #a6e22e } /* Name.Exception */
.codehilite .nf { color: #a6e22e } /* Name.Function */
.codehilite .nl { color: #f8f8f2 } /* Name.Label */
.codehilite .nn { color: #f8f8f2 } /* Name.Namespace */
.codehilite .nx { color: #a6e22e } /* Name.Other */
.codehilite .py { color: #f8f8f2 } /* Name.Property */
.codehilite .nt { color: #ff4689 } /* Name.Tag */
.codehilite .nv { color: #f8f8f2 } /* Name.Variable */
.codehilite .ow { color: #ff4689 } /* Operator.Word */
.codehilite .pm { color: #f8f8f2 } /* Punctuation.Marker */
.codehilite .w { color: #f8f8f2 } /* Text.Whitespace */
.codehilite .mb { color: #ae81ff } /* Literal.Number.Bin */
.codehilite .mf { color: #ae81ff } /* Literal.Number.Float */
.codehilite .mh { color: #ae81ff } /* Literal.Number.Hex */
.codehilite .mi { color: #ae81ff } /* Literal.Number.Integer */
.codehilite .mo { color: #ae81ff } /* Literal.Number.Oct */
.codehilite .sa { color: #e6db74 } /* Literal.String.Affix */
.codehilite .sb { color: #e6db74 } /* Literal.String.Backtick */
.codehilite .sc { color: #e6db74 } /* Literal.String.Char */
.codehilite .dl { color: #e6db74 } /* Literal.String.Delimiter */
.codehilite .sd { color: #e6db74 } /* Literal.String.Doc */
.codehilite .s2 { color: #e6db74 } /* Literal.String.Double */
.codehilite .se { color: #ae81ff } /* Literal.String.Escape */
.codehilite .sh { color: #e6db74 } /* Literal.String.Heredoc */
.codehilite .si { color: #e6db74 } /* Literal.String.Interpol */
.codehilite .sx { color: #e6db74 } /* Literal.String.Other */
.codehilite .sr { color: #e6db74 } /* Literal.String.Regex */
.codehilite .s1 { color: #e6db74 } /* Literal.String.Single */
.codehilite .ss { color: #e6db74 } /* Literal.String.Symbol */
.codehilite .bp { color: #f8f8f2 } /* Name.Builtin.Pseudo */
.codehilite .fm { color: #a6e22e } /* Name.Function.Magic */
.codehilite .vc { color: #f8f8f2 } /* Name.Variable.Class */
.codehilite .vg { color: #f8f8f2 } /* Name.Variable.Global */
.codehilite .vi { color: #f8f8f2 } /* Name.Variable.Instance */
.codehilite .vm { color: #f8f8f2 } /* Name.Variable.Magic */
.codehilite .il { color: #ae81ff } /* Literal.Number.Integer.Long */
    @media (max-width: 768px) {
        .header {
            display: flex;
            position: fixed;
            top: 0;
            left: 0;
            right: 0;
            height: 50px;
            background-color: #161b22;
            color: #c9d1d9;
            align-items: center;
            padding: 0 15px;
            z-index: 1000;
        }
        .burger {
            cursor: pointer;
            font-size: 24px;
        }
        .sidebar {
            width: 250px;
            height: calc(100% - 50px);
            position: fixed;
            top: 50px;
            left: 0;
            transform: translateX(-100%);
            transition: transform 0.3s ease;
            z-index: 999;
        }
        .sidebar.active {
            transform: translateX(0);
        }
        .content {
            margin-left: 0;
            padding: 70px 20px 20px 20px;
        }
    }
    </style>
    
</head>
<body>
<div class="header">
    <span class="burger" onclick="toggleSidebar()">&#9776;</span>
    <div class="title" style="flex: 1; text-align: center; font-size: 18px;">WGR-V Verilog Doku</div>
</div>
<div class="sidebar" id="sidebar">
<h1>WGR-V Verilog Doku</h1>
<h2>Inhaltsverzeichnis</h2>
<ul>
<li><strong>Datei:</strong> rtl/peripherals/debug_module.v</li>
<li><a href="#module-debug_module">Modul: debug_module</a></li>
<li><strong>Datei:</strong> rtl/peripherals/fifo.v</li>
<li><a href="#module-fifo">Modul: fifo</a></li>
<li><strong>Datei:</strong> rtl/peripherals/gpio.v</li>
<li><a href="#module-gpio">Modul: gpio</a></li>
<li><strong>Datei:</strong> rtl/peripherals/seq_multiplier.v</li>
<li><a href="#module-seq_multiplier">Modul: seq_multiplier</a></li>
</ul>
</div>
<div class="content">
<h2>Datei: rtl/peripherals/debug_module.v</h2>
<h3 id="module-debug_module">Modul: debug_module</h3>
<p><strong>Kurzbeschreibung:</strong> Debug-Modul für Host-Kommunikation und Speicherzugriff</p>
<p>Dieses Modul stellt eine einfache Debug-Schnittstelle über UART bereit, um mit einem Host-System zu kommunizieren. Es ermöglicht das Lesen und Schreiben von Speicherinhalten über serielle Kommandos. Über den UART-Eingang <code>rx</code> empfängt das Modul Befehle, die über interne Kontrollsignale (<code>mem_rd</code>, <code>mem_wr</code>, etc.) an den CPU-internen Speicher weitergegeben werden. Das Antwortsignal wird über <code>tx</code> gesendet.</p>
<p><strong>Eingänge:</strong></p>
<ul>
<li><code>clk</code> Systemtakt</li>
<li><code>rst</code> Reset-Signal</li>
<li><code>rx</code> Eingang vom seriellen Host (UART)</li>
<li><code>mem_data_from_cpu</code> Daten aus dem Speicher (vom CPU-Interface)</li>
<li><code>mem_ready_from_cpu</code> Bereitschaftssignal vom Speicher</li>
</ul>
<p><strong>Ausgänge:</strong></p>
<ul>
<li><code>tx</code> Ausgang zur seriellen Schnittstelle</li>
<li><code>mem_addr_to_cpu</code> Speicheradresse für den Zugriff</li>
<li><code>mem_data_to_cpu</code> Daten, die geschrieben werden sollen</li>
<li><code>mem_wr</code> Speicher-Schreibsignal</li>
<li><code>mem_rd</code> Speicher-Lesesignal</li>
<li><code>mem_valid</code> Gültigkeitssignal für Speicherzugriff</li>
</ul>
<details>
<summary>Source Code</summary>


<div class="codehilite"><pre><span></span><code><span class="no">`default_nettype</span><span class="w"> </span><span class="n">none</span>
<span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>



<span class="k">module</span><span class="w"> </span><span class="n">debug_module</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">rst_n</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">address</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">write_data</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">read_data</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">we</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">re</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">debug_out</span>
<span class="w">  </span><span class="p">);</span>

<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">DEBUG_ADDR</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">32&#39;h00000000</span><span class="p">;</span>

<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">debug_reg</span><span class="p">;</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">read_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">debug_reg</span><span class="p">;</span>
<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">debug_out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">debug_reg</span><span class="p">;</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">      </span><span class="n">debug_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h00000000</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">we</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">      </span><span class="n">debug_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">write_data</span><span class="p">;</span>
<span class="w">      </span><span class="nb">$display</span><span class="p">(</span><span class="s">&quot;DEBUG_REG UPDATED: 0x%08X (%d) at time %0t&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">write_data</span><span class="p">,</span><span class="w"> </span><span class="n">write_data</span><span class="p">,</span><span class="w"> </span><span class="nb">$time</span><span class="p">);</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>


</details>

<h2>Datei: rtl/peripherals/fifo.v</h2>
<h3 id="module-fifo">Modul: fifo</h3>
<p><strong>Kurzbeschreibung:</strong> Ein einfacher FIFO-Speicher.</p>
<p>Dieser FIFO (First-In-First-Out) Puffer speichert Daten mit einer konfigurierbaren Breite (<code>DATA_WIDTH</code>) und Tiefe (<code>DEPTH</code>). Daten werden über das <code>wr_en</code> Signal hineingeschrieben und über das <code>rd_en</code> Signal ausgelesen. Das Modul liefert die Signale <code>empty</code> und <code>full</code>, um anzuzeigen, ob weitere Lese- oder Schreibvorgänge möglich sind.</p>
<p><strong>Parameter:</strong></p>
<ul>
<li><code>DATA_WIDTH</code> Breite der gespeicherten Daten in Bits.</li>
<li><code>DEPTH</code>      Anzahl der Einträge im FIFO.</li>
</ul>
<p><strong>Lokale Parameter:</strong></p>
<ul>
<li><code>ADDR_WIDTH</code> Breite der Adresszeiger basierend auf <code>DEPTH</code>.</li>
</ul>
<p><strong>Eingänge:</strong></p>
<ul>
<li><code>clk</code>      Systemtakt.</li>
<li><code>rst_n</code>    Aktiv-low Reset.</li>
<li><code>wr_en</code>    Aktivierungssignal (Write-Enable) zum Schreiben in den FIFO.</li>
<li><code>rd_en</code>    Aktivierungssignal (Read-Enable) zum Lesen aus dem FIFO.</li>
<li><code>din</code>      Eingangsdaten mit Breite <code>DATA_WIDTH</code>.</li>
</ul>
<p><strong>Ausgänge:</strong></p>
<ul>
<li><code>empty</code>    Signal, das anzeigt, ob der FIFO leer ist.</li>
<li><code>full</code>     Signal, das anzeigt, ob der FIFO voll ist.</li>
<li><code>dout</code>     Ausgangsdaten mit Breite <code>DATA_WIDTH</code>.</li>
</ul>
<details>
<summary>Source Code</summary>


<div class="codehilite"><pre><span></span><code><span class="no">`default_nettype</span><span class="w"> </span><span class="n">none</span>
<span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>


<span class="k">module</span><span class="w"> </span><span class="n">fifo</span><span class="w"> </span><span class="p">#(</span>
<span class="w">  </span><span class="k">parameter</span><span class="w"> </span><span class="n">DATA_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8</span><span class="p">,</span>
<span class="w">  </span><span class="k">parameter</span><span class="w"> </span><span class="n">DEPTH</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">16</span>
<span class="w">  </span><span class="p">)</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">                  </span><span class="n">clk</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">                  </span><span class="n">rst_n</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">                  </span><span class="n">wr_en</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">                  </span><span class="n">rd_en</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w">                  </span><span class="n">empty</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w">                  </span><span class="n">full</span><span class="p">,</span>
<span class="w">    </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">din</span><span class="p">,</span>
<span class="w">    </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dout</span>
<span class="w">  </span><span class="p">);</span>

<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">ADDR_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">$clog2</span><span class="p">(</span><span class="n">DEPTH</span><span class="p">);</span>

<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="w">  </span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">rd_ptr</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="w">  </span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">    </span><span class="n">wr_ptr</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="n">DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="p">];</span>

<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="n">wr_en_prev</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="n">rd_en_prev</span><span class="p">;</span>

<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="nl">ADDR_WIDTH:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">next_wr</span><span class="p">;</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">empty</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">rd_ptr</span><span class="w">  </span><span class="o">==</span><span class="w"> </span><span class="n">wr_ptr</span><span class="p">);</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">full</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">wr_ptr</span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="p">]</span><span class="w">     </span><span class="o">!=</span><span class="w"> </span><span class="n">rd_ptr</span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="p">])</span><span class="w"> </span><span class="o">&amp;&amp;</span>
<span class="w">                   </span><span class="p">(</span><span class="n">wr_ptr</span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">rd_ptr</span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">next_wr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">wr_ptr</span><span class="w">   </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">);</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">      </span><span class="n">wr_ptr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">rd_ptr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">wr_en_prev</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">      </span><span class="n">rd_en_prev</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">      </span><span class="n">wr_en_prev</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wr_en</span><span class="p">;</span>
<span class="w">      </span><span class="n">rd_en_prev</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rd_en</span><span class="p">;</span>

<span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">wr_en</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">wr_en_prev</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">full</span><span class="p">)</span>
<span class="w">      </span><span class="k">begin</span>
<span class="w">        </span><span class="n">mem</span><span class="p">[</span><span class="n">wr_ptr</span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mh">1</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">din</span><span class="p">;</span>
<span class="w">        </span><span class="n">wr_ptr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">next_wr</span><span class="p">;</span>
<span class="w">      </span><span class="k">end</span>

<span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">rd_en</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">rd_en_prev</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="o">!</span><span class="n">empty</span><span class="p">)</span>
<span class="w">      </span><span class="k">begin</span>
<span class="w">        </span><span class="n">rd_ptr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rd_ptr</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">      </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">dout</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">empty</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="p">{</span><span class="n">DATA_WIDTH</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}}</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">mem</span><span class="p">[</span><span class="n">rd_ptr</span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mh">1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]];</span>

<span class="k">endmodule</span>
</code></pre></div>


</details>

<h2>Datei: rtl/peripherals/gpio.v</h2>
<h3 id="module-gpio">Modul: gpio</h3>
<p><strong>Kurzbeschreibung:</strong> GPIO Modul zur Steuerung allgemeiner I/O.</p>
<p>Dieses Modul implementiert einen einfachen GPIO-Controller. Es unterstützt das Auslesen von Eingangspins und das Schreiben auf Ausgangspins über definierte Adressen. Die Richtungssteuerung (gpio_dir) ist derzeit nicht implementiert.</p>
<p><strong>Eingänge:</strong></p>
<ul>
<li><code>clk</code>         Systemtakt.</li>
<li><code>rst_n</code>       Aktiv-low Reset-Signal.</li>
<li><code>address</code>     Speicheradresse zur Auswahl der GPIO-Register.</li>
<li><code>write_data</code>  Daten, die in die angesprochenen GPIO-Register geschrieben werden.</li>
<li><code>we</code>          Schreibaktivierungssignal (Write-Enable).</li>
<li><code>re</code>          Leseaktivierungssignal (Read-Enable).</li>
<li><code>gpio_in</code>     Eingangssignale von den GPIO-Pins.</li>
</ul>
<p><strong>Ausgänge:</strong></p>
<ul>
<li><code>read_data</code>  Ausgangsdaten basierend auf dem angesprochenen GPIO-Register.</li>
<li><code>gpio_out</code>   Register zur Steuerung des Ausgangszustands der GPIO-Pins.</li>
<li><code>gpio_dir</code>   GPIO-Richtungsregister (nicht implementiert).</li>
</ul>
<details>
<summary>Source Code</summary>


<div class="codehilite"><pre><span></span><code><span class="no">`default_nettype</span><span class="w"> </span><span class="n">none</span>
<span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>


<span class="k">module</span><span class="w"> </span><span class="n">gpio</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">rst_n</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">address</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">write_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">read_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">we</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">re</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">gpio_out</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w">  </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">gpio_dir</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">gpio_in</span>
<span class="p">);</span>

<span class="w">  </span><span class="c1">// No dir implemented at the moment</span>
<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">GPIO_DIR_BASE</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h00</span><span class="p">;</span>
<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">GPIO_IN_OFFSET</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h04</span><span class="p">;</span>
<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">GPIO_OUT_OFFSET</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h08</span><span class="p">;</span>
<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">GPIO_OUT_STEP</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h04</span><span class="p">;</span>

<span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">pin_index</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">address</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">GPIO_OUT_OFFSET</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;&gt;</span><span class="w"> </span><span class="mh">2</span><span class="p">;</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">read_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">address</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">GPIO_IN_OFFSET</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="p">{</span><span class="mh">24</span><span class="mi">&#39;d0</span><span class="p">,</span><span class="w"> </span><span class="n">gpio_in</span><span class="p">}</span><span class="w"> </span><span class="o">:</span>
<span class="w">                     </span><span class="p">(</span><span class="n">address</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">GPIO_OUT_OFFSET</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">address</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="p">(</span><span class="n">GPIO_OUT_OFFSET</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="p">(</span><span class="mh">8</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">GPIO_OUT_STEP</span><span class="p">)))</span><span class="w"> </span>
<span class="w">                     </span><span class="o">?</span><span class="w"> </span><span class="p">{</span><span class="mh">31</span><span class="mi">&#39;d0</span><span class="p">,</span><span class="w"> </span><span class="n">gpio_out</span><span class="p">[</span><span class="n">pin_index</span><span class="p">]}</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">      </span><span class="n">gpio_out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">gpio_dir</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">8</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">we</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">address</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="n">GPIO_OUT_OFFSET</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">address</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="p">(</span><span class="n">GPIO_OUT_OFFSET</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="p">(</span><span class="mh">8</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">GPIO_OUT_STEP</span><span class="p">)))</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">      </span><span class="n">gpio_out</span><span class="p">[</span><span class="n">pin_index</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">write_data</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>


</details>

<h2>Datei: rtl/peripherals/seq_multiplier.v</h2>
<h3 id="module-seq_multiplier">Modul: seq_multiplier</h3>
<p><strong>Kurzbeschreibung:</strong> Sequentieller Multiplikator.</p>
<p>Dieses Modul implementiert eine sequentielle Multiplikation zweier 32-Bit-Werte. Die Multiplikation erfolgt durch aufeinanderfolgende Additionen basierend auf den Bits des Multiplikators.  Das Modul ist speicherabbildbasiert und kann über Adressen gesteuert werden: - <code>MUL1_OFFSET</code>: Erster Multiplikand. - <code>MUL2_OFFSET</code>: Zweiter Multiplikator (startet die Berechnung). - <code>RESH_OFFSET</code>: Höhere 32 Bits des Ergebnisses. - <code>RESL_OFFSET</code>: Niedrigere 32 Bits des Ergebnisses. - <code>INFO_OFFSET</code>: Gibt an, ob die Berechnung noch läuft (<code>busy</code>).</p>
<p><strong>Lokale Parameter:</strong></p>
<ul>
<li><code>INFO_OFFSET</code> Adresse für den Status (<code>busy</code>-Bit).</li>
<li><code>MUL1_OFFSET</code> Adresse für den ersten Multiplikanden.</li>
<li><code>MUL2_OFFSET</code> Adresse für den zweiten Multiplikator (startet Berechnung).</li>
<li><code>RESH_OFFSET</code> Adresse für die höheren 32 Bit des Ergebnisses.</li>
<li><code>RESL_OFFSET</code> Adresse für die niedrigeren 32 Bit des Ergebnisses.</li>
</ul>
<p><strong>Eingänge:</strong></p>
<ul>
<li><code>clk</code>         Systemtakt.</li>
<li><code>rst_n</code>       Aktiv-low Reset.</li>
<li><code>address</code>     Speicheradresse für den Zugriff auf Register.</li>
<li><code>write_data</code>  Daten, die in die ausgewählten Register geschrieben werden sollen.</li>
<li><code>we</code>          Schreibaktivierungssignal (Write-Enable).</li>
<li><code>re</code>          Leseaktivierungssignal (Read-Enable).</li>
</ul>
<p><strong>Ausgänge:</strong></p>
<ul>
<li><code>read_data</code>   Zu lesende Daten basierend auf der Adresse.</li>
</ul>
<details>
<summary>Source Code</summary>


<div class="codehilite"><pre><span></span><code><span class="no">`default_nettype</span><span class="w"> </span><span class="n">none</span>
<span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span>


<span class="k">module</span><span class="w"> </span><span class="n">seq_multiplier</span><span class="w"> </span><span class="p">(</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">clk</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">rst_n</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">address</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">write_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">read_data</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">we</span><span class="p">,</span>
<span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">re</span>
<span class="p">);</span>

<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">INFO_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h00</span><span class="p">;</span>
<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">MUL1_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h04</span><span class="p">;</span>
<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">MUL2_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h08</span><span class="p">;</span>
<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">RESH_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h0C</span><span class="p">;</span>
<span class="w">  </span><span class="k">localparam</span><span class="w"> </span><span class="n">RESL_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">8&#39;h10</span><span class="p">;</span>

<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">multiplicand</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">multiplier</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">product</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="w"> </span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">bit_index</span><span class="p">;</span>
<span class="w">  </span><span class="kt">reg</span><span class="w">        </span><span class="n">busy</span><span class="p">;</span>

<span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">read_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="n">address</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">INFO_OFFSET</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="p">{</span><span class="mh">31</span><span class="mi">&#39;d0</span><span class="p">,</span><span class="w"> </span><span class="n">busy</span><span class="p">}</span><span class="w"> </span><span class="o">:</span>
<span class="w">                     </span><span class="p">(</span><span class="n">address</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">MUL1_OFFSET</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">multiplicand</span><span class="w">  </span><span class="o">:</span>
<span class="w">                     </span><span class="p">(</span><span class="n">address</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">MUL2_OFFSET</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">multiplier</span><span class="w">    </span><span class="o">:</span>
<span class="w">                     </span><span class="p">(</span><span class="n">address</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RESH_OFFSET</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">product</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">32</span><span class="p">]</span><span class="o">:</span>
<span class="w">                     </span><span class="p">(</span><span class="n">address</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">RESL_OFFSET</span><span class="p">)</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">product</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">]</span><span class="o">:</span>
<span class="w">                     </span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>

<span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rst_n</span><span class="p">)</span>
<span class="w">  </span><span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rst_n</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">      </span><span class="n">multiplicand</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">multiplier</span><span class="w">   </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">product</span><span class="w">      </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">64</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">bit_index</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">6</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">      </span><span class="n">busy</span><span class="w">         </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">we</span><span class="p">)</span>
<span class="w">      </span><span class="k">begin</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">address</span><span class="p">)</span>
<span class="w">          </span><span class="nl">MUL1_OFFSET:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">multiplicand</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">write_data</span><span class="p">;</span>
<span class="w">          </span><span class="k">end</span>
<span class="w">          </span><span class="nl">MUL2_OFFSET:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">            </span><span class="n">multiplier</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">write_data</span><span class="p">;</span>
<span class="w">            </span><span class="n">product</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">64</span><span class="mi">&#39;d0</span><span class="p">;</span>
<span class="w">            </span><span class="n">bit_index</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">6</span><span class="mi">&#39;d31</span><span class="p">;</span>
<span class="w">            </span><span class="n">busy</span><span class="w">       </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<span class="w">          </span><span class="k">end</span>
<span class="w">        </span><span class="k">endcase</span>
<span class="w">      </span><span class="k">end</span>

<span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">busy</span><span class="p">)</span>
<span class="w">      </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">multiplier</span><span class="p">[</span><span class="n">bit_index</span><span class="p">])</span>
<span class="w">        </span><span class="k">begin</span>
<span class="w">          </span><span class="n">product</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">product</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="p">((</span><span class="mh">64</span><span class="mi">&#39;d1</span><span class="w"> </span><span class="o">&lt;&lt;</span><span class="w"> </span><span class="n">bit_index</span><span class="p">)</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">multiplicand</span><span class="p">);</span>
<span class="w">        </span><span class="k">end</span>

<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">bit_index</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">0</span><span class="p">)</span>
<span class="w">        </span><span class="k">begin</span>
<span class="w">          </span><span class="n">busy</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">        </span><span class="k">else</span>
<span class="w">        </span><span class="k">begin</span>
<span class="w">          </span><span class="n">bit_index</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">bit_index</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mh">1</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span>
<span class="w">      </span><span class="k">end</span>
<span class="w">    </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>

<span class="k">endmodule</span>
</code></pre></div>


</details>
</div>

    <script>
    function toggleSidebar() {
        var sidebar = document.getElementById('sidebar');
        sidebar.classList.toggle('active');
    }
    document.addEventListener("DOMContentLoaded", function () {
        var links = document.querySelectorAll(".sidebar a");
        links.forEach(function (link) {
            link.addEventListener("click", function () {
                var sidebar = document.getElementById('sidebar');
                if (window.innerWidth <= 768) {
                    sidebar.classList.remove('active');
                }
            });
        });
    });
    </script>
    
</body>
</html>
