Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul  7 20:49:03 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.803        0.000                      0                  526        0.174        0.000                      0                  526        2.000        0.000                       0                   294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 3.125}        6.250           160.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       46.736        0.000                      0                  466        0.174        0.000                      0                  466       49.500        0.000                       0                   252  
  clk_out2_design_1_clk_wiz_0_0        1.390        0.000                      0                   36        0.191        0.000                      0                   36        2.625        0.000                       0                    38  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        0.803        0.000                      0                   60        0.183        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       46.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.736ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.049ns  (logic 26.309ns (49.593%)  route 26.740ns (50.407%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 98.741 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.115 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[2]
                         net (fo=1, routed)           0.823    48.938    design_1_i/hsv_to_rgb_0/inst/data3[6]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.302    49.240 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=3, routed)           0.987    50.227    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I0_O)        0.124    50.351 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_5/O
                         net (fo=5, routed)           0.967    51.318    design_1_i/hsv_to_rgb_0/inst/B[7]_i_5_n_0
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.124    51.442 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_7/O
                         net (fo=4, routed)           0.884    52.325    design_1_i/hsv_to_rgb_0/inst/B[5]_i_7_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    52.449 r  design_1_i/hsv_to_rgb_0/inst/B[4]_i_1/O
                         net (fo=1, routed)           0.000    52.449    design_1_i/hsv_to_rgb_0/inst/B[4]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.572    98.741    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                         clock pessimism              0.626    99.367    
                         clock uncertainty           -0.212    99.155    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.031    99.186    design_1_i/hsv_to_rgb_0/inst/B_reg[4]
  -------------------------------------------------------------------
                         required time                         99.186    
                         arrival time                         -52.449    
  -------------------------------------------------------------------
                         slack                                 46.736    

Slack (MET) :             46.819ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.968ns  (logic 26.601ns (50.221%)  route 26.367ns (49.779%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 98.741 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.210 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           0.429    48.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.303    48.942 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           0.918    49.860    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.118    49.978 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_3/O
                         net (fo=6, routed)           0.786    50.764    design_1_i/hsv_to_rgb_0/inst/B[5]_i_3_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.326    51.090 f  design_1_i/hsv_to_rgb_0/inst/B[6]_i_2/O
                         net (fo=3, routed)           1.153    52.244    design_1_i/hsv_to_rgb_0/inst/B[6]_i_2_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.124    52.368 r  design_1_i/hsv_to_rgb_0/inst/B[2]_i_1/O
                         net (fo=1, routed)           0.000    52.368    design_1_i/hsv_to_rgb_0/inst/B[2]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.572    98.741    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                         clock pessimism              0.626    99.367    
                         clock uncertainty           -0.212    99.155    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.032    99.187    design_1_i/hsv_to_rgb_0/inst/B_reg[2]
  -------------------------------------------------------------------
                         required time                         99.187    
                         arrival time                         -52.368    
  -------------------------------------------------------------------
                         slack                                 46.819    

Slack (MET) :             46.837ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.993ns  (logic 26.626ns (50.245%)  route 26.367ns (49.755%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 98.741 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    48.210 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[1]
                         net (fo=1, routed)           0.429    48.639    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.303    48.942 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_9/O
                         net (fo=3, routed)           0.918    49.860    design_1_i/hsv_to_rgb_0/inst/R[6]_i_9_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I0_O)        0.118    49.978 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_3/O
                         net (fo=6, routed)           0.786    50.764    design_1_i/hsv_to_rgb_0/inst/B[5]_i_3_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.326    51.090 f  design_1_i/hsv_to_rgb_0/inst/B[6]_i_2/O
                         net (fo=3, routed)           1.153    52.244    design_1_i/hsv_to_rgb_0/inst/B[6]_i_2_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.149    52.393 r  design_1_i/hsv_to_rgb_0/inst/B[6]_i_1/O
                         net (fo=1, routed)           0.000    52.393    design_1_i/hsv_to_rgb_0/inst/B[6]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.572    98.741    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                         clock pessimism              0.626    99.367    
                         clock uncertainty           -0.212    99.155    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.075    99.230    design_1_i/hsv_to_rgb_0/inst/B_reg[6]
  -------------------------------------------------------------------
                         required time                         99.230    
                         arrival time                         -52.393    
  -------------------------------------------------------------------
                         slack                                 46.837    

Slack (MET) :             46.946ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.840ns  (logic 26.615ns (50.369%)  route 26.225ns (49.631%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 98.740 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.189 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.452    48.641    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.306    48.947 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.576    49.524    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.150    49.674 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           1.277    50.951    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.326    51.277 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.839    52.116    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    52.240 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=1, routed)           0.000    52.240    design_1_i/hsv_to_rgb_0/inst/p_1_in[6]
    SLICE_X43Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.571    98.740    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                         clock pessimism              0.626    99.366    
                         clock uncertainty           -0.212    99.154    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.032    99.186    design_1_i/hsv_to_rgb_0/inst/R_reg[6]
  -------------------------------------------------------------------
                         required time                         99.186    
                         arrival time                         -52.240    
  -------------------------------------------------------------------
                         slack                                 46.946    

Slack (MET) :             47.055ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.687ns  (logic 26.537ns (50.367%)  route 26.150ns (49.633%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 98.737 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.115 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[2]
                         net (fo=1, routed)           0.823    48.938    design_1_i/hsv_to_rgb_0/inst/data3[6]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.302    49.240 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=3, routed)           0.987    50.227    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.150    50.377 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_4/O
                         net (fo=6, routed)           0.847    51.224    design_1_i/hsv_to_rgb_0/inst/G[6]_i_4_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.326    51.550 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.413    51.963    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.124    52.087 r  design_1_i/hsv_to_rgb_0/inst/G[3]_i_1/O
                         net (fo=1, routed)           0.000    52.087    design_1_i/hsv_to_rgb_0/inst/G[3]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.568    98.737    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.588    99.325    
                         clock uncertainty           -0.212    99.113    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.029    99.142    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         99.142    
                         arrival time                         -52.087    
  -------------------------------------------------------------------
                         slack                                 47.055    

Slack (MET) :             47.058ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.723ns  (logic 26.537ns (50.333%)  route 26.186ns (49.667%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 98.738 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.115 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[2]
                         net (fo=1, routed)           0.823    48.938    design_1_i/hsv_to_rgb_0/inst/data3[6]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.302    49.240 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=3, routed)           0.987    50.227    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.150    50.377 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_4/O
                         net (fo=6, routed)           0.847    51.224    design_1_i/hsv_to_rgb_0/inst/G[6]_i_4_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.326    51.550 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.448    51.999    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.124    52.123 r  design_1_i/hsv_to_rgb_0/inst/G[0]_i_1/O
                         net (fo=1, routed)           0.000    52.123    design_1_i/hsv_to_rgb_0/inst/G[0]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569    98.738    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                         clock pessimism              0.626    99.364    
                         clock uncertainty           -0.212    99.152    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.029    99.181    design_1_i/hsv_to_rgb_0/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         99.181    
                         arrival time                         -52.123    
  -------------------------------------------------------------------
                         slack                                 47.058    

Slack (MET) :             47.078ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.706ns  (logic 26.517ns (50.311%)  route 26.189ns (49.689%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=7 LUT4=7 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 98.738 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.098 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           0.454    48.552    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.299    48.851 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_18/O
                         net (fo=3, routed)           0.582    49.433    design_1_i/hsv_to_rgb_0/inst/R[7]_i_18_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    49.557 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_7/O
                         net (fo=5, routed)           1.251    50.808    design_1_i/hsv_to_rgb_0/inst/G[7]_i_7_n_0
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.150    50.958 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_7/O
                         net (fo=4, routed)           0.822    51.779    design_1_i/hsv_to_rgb_0/inst/G[6]_i_7_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.326    52.105 r  design_1_i/hsv_to_rgb_0/inst/G[5]_i_1/O
                         net (fo=1, routed)           0.000    52.105    design_1_i/hsv_to_rgb_0/inst/G[5]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569    98.738    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                         clock pessimism              0.626    99.364    
                         clock uncertainty           -0.212    99.152    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.032    99.184    design_1_i/hsv_to_rgb_0/inst/G_reg[5]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -52.105    
  -------------------------------------------------------------------
                         slack                                 47.078    

Slack (MET) :             47.108ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.676ns  (logic 26.615ns (50.526%)  route 26.061ns (49.474%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 98.741 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.189 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.452    48.641    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.306    48.947 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.576    49.524    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.150    49.674 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           1.163    50.836    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.326    51.162 f  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           0.790    51.952    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.124    52.076 r  design_1_i/hsv_to_rgb_0/inst/R[3]_i_1/O
                         net (fo=1, routed)           0.000    52.076    design_1_i/hsv_to_rgb_0/inst/p_1_in[3]
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.572    98.741    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.626    99.367    
                         clock uncertainty           -0.212    99.155    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.029    99.184    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         99.184    
                         arrival time                         -52.076    
  -------------------------------------------------------------------
                         slack                                 47.108    

Slack (MET) :             47.110ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.717ns  (logic 26.531ns (50.327%)  route 26.186ns (49.673%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=8 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 98.738 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.115 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[2]
                         net (fo=1, routed)           0.823    48.938    design_1_i/hsv_to_rgb_0/inst/data3[6]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.302    49.240 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=3, routed)           0.987    50.227    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X40Y32         LUT5 (Prop_lut5_I2_O)        0.150    50.377 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_4/O
                         net (fo=6, routed)           0.847    51.224    design_1_i/hsv_to_rgb_0/inst/G[6]_i_4_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I3_O)        0.326    51.550 f  design_1_i/hsv_to_rgb_0/inst/G[4]_i_2/O
                         net (fo=3, routed)           0.448    51.999    design_1_i/hsv_to_rgb_0/inst/G[4]_i_2_n_0
    SLICE_X40Y31         LUT4 (Prop_lut4_I0_O)        0.118    52.117 r  design_1_i/hsv_to_rgb_0/inst/G[4]_i_1/O
                         net (fo=1, routed)           0.000    52.117    design_1_i/hsv_to_rgb_0/inst/G[4]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.569    98.738    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                         clock pessimism              0.626    99.364    
                         clock uncertainty           -0.212    99.152    
    SLICE_X40Y31         FDRE (Setup_fdre_C_D)        0.075    99.227    design_1_i/hsv_to_rgb_0/inst/G_reg[4]
  -------------------------------------------------------------------
                         required time                         99.227    
                         arrival time                         -52.117    
  -------------------------------------------------------------------
                         slack                                 47.110    

Slack (MET) :             47.181ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.602ns  (logic 26.615ns (50.597%)  route 25.987ns (49.403%))
  Logic Levels:           60  (CARRY4=33 DSP48E1=4 LUT2=1 LUT3=6 LUT4=7 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 98.740 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.758    -0.600    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.181 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.969     0.788    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     1.087 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.833     1.919    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X35Y45         LUT4 (Prop_lut4_I2_O)        0.124     2.043 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          0.931     2.974    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.010 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.012    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.530 r  design_1_i/hsv_to_rgb_0/inst/R4__0/P[2]
                         net (fo=24, routed)          2.590    11.120    design_1_i/hsv_to_rgb_0/inst/R4__0_n_103
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.150    11.270 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40/O
                         net (fo=2, routed)           0.484    11.753    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_40_n_0
    SLICE_X36Y30         LUT4 (Prop_lut4_I3_O)        0.326    12.079 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44/O
                         net (fo=1, routed)           0.000    12.079    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_44_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.659 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22/O[2]
                         net (fo=3, routed)           1.002    13.661    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_22_n_5
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.302    13.963 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20/O
                         net (fo=2, routed)           1.181    15.144    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_20_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I1_O)        0.124    15.268 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9/O
                         net (fo=2, routed)           0.765    16.033    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_9_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.157 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13/O
                         net (fo=1, routed)           0.000    16.157    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.690 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.690    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.807 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.807    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.122 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6/O[3]
                         net (fo=13, routed)          1.885    19.007    design_1_i/hsv_to_rgb_0/inst/R5_carry__3_i_6_n_4
    SLICE_X26Y36         LUT3 (Prop_lut3_I1_O)        0.307    19.314 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32/O
                         net (fo=1, routed)           0.470    19.784    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_32_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.182 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.182    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.404 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6/O[0]
                         net (fo=3, routed)           0.810    21.214    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_6_n_7
    SLICE_X27Y36         LUT4 (Prop_lut4_I2_O)        0.299    21.513 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44/O
                         net (fo=1, routed)           0.000    21.513    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_44_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.914 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.914    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.071 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.019    23.090    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X29Y34         LUT6 (Prop_lut6_I4_O)        0.329    23.419 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1/O
                         net (fo=1, routed)           0.000    23.419    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_1_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.820 r  design_1_i/hsv_to_rgb_0/inst/R5_carry/CO[3]
                         net (fo=1, routed)           0.000    23.820    design_1_i/hsv_to_rgb_0/inst/R5_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.934 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.934    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.048 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.048    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.162 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.162    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.384 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.738    25.121    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.332 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.334    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    30.852 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[3]
                         net (fo=15, routed)          1.635    32.487    design_1_i/hsv_to_rgb_0/inst/R4__2_n_102
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.152    32.639 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2/O
                         net (fo=4, routed)           0.542    33.182    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_2_n_0
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.348    33.530 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6/O
                         net (fo=1, routed)           0.000    33.530    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_i_6_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.910 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.910    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    34.225 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           0.998    35.223    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X35Y35         LUT3 (Prop_lut3_I2_O)        0.337    35.560 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.690    36.249    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I3_O)        0.327    36.576 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    36.576    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.977 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    36.977    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           0.989    38.279    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X33Y37         LUT2 (Prop_lut2_I0_O)        0.306    38.585 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3/O
                         net (fo=1, routed)           0.000    38.585    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_i_3_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.135 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.135    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.469 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/O[1]
                         net (fo=3, routed)           0.824    40.293    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_6
    SLICE_X32Y39         LUT4 (Prop_lut4_I2_O)        0.303    40.596 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7/O
                         net (fo=1, routed)           0.000    40.596    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_i_7_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.129 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    41.129    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.246 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    41.246    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__3_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.363 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    41.363    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__4_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.480 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    41.480    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.637 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           1.053    42.690    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.332    43.022 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.560    44.582    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124    44.706 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    44.706    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.256 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.256    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.370    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.484    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.598 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.598    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.712 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    45.712    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.826 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    45.826    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.054 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.111    47.165    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X37Y37         LUT4 (Prop_lut4_I1_O)        0.313    47.478 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2/O
                         net (fo=1, routed)           0.000    47.478    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_2_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    47.876 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    47.876    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    48.189 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.452    48.641    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.306    48.947 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_11/O
                         net (fo=3, routed)           0.576    49.524    design_1_i/hsv_to_rgb_0/inst/R[7]_i_11_n_0
    SLICE_X43Y37         LUT5 (Prop_lut5_I2_O)        0.150    49.674 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=3, routed)           1.277    50.951    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I0_O)        0.326    51.277 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.601    51.878    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X43Y32         LUT6 (Prop_lut6_I0_O)        0.124    52.002 r  design_1_i/hsv_to_rgb_0/inst/R[1]_i_1/O
                         net (fo=1, routed)           0.000    52.002    design_1_i/hsv_to_rgb_0/inst/p_1_in[1]
    SLICE_X43Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.571    98.740    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                         clock pessimism              0.626    99.366    
                         clock uncertainty           -0.212    99.154    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.029    99.183    design_1_i/hsv_to_rgb_0/inst/R_reg[1]
  -------------------------------------------------------------------
                         required time                         99.183    
                         arrival time                         -52.002    
  -------------------------------------------------------------------
                         slack                                 47.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.890%)  route 0.125ns (40.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.593    -0.467    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y41         FDRE                                         r  design_1_i/BTNs_test_0/inst/v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/BTNs_test_0/inst/v_reg[2]/Q
                         net (fo=6, routed)           0.125    -0.202    design_1_i/BTNs_test_0/inst/v_reg_n_0_[2]
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.045    -0.157 r  design_1_i/BTNs_test_0/inst/Value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/BTNs_test_0/inst/Value[2]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  design_1_i/BTNs_test_0/inst/Value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.862    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y41         FDRE                                         r  design_1_i/BTNs_test_0/inst/Value_reg[2]/C
                         clock pessimism              0.249    -0.451    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.121    -0.330    design_1_i/BTNs_test_0/inst/Value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Saturation_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X40Y48         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/BTNs_test_0/inst/s_reg[5]/Q
                         net (fo=5, routed)           0.110    -0.214    design_1_i/BTNs_test_0/inst/s_reg_n_0_[5]
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.169 r  design_1_i/BTNs_test_0/inst/Saturation[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    design_1_i/BTNs_test_0/inst/Saturation[5]_i_1_n_0
    SLICE_X41Y48         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.864    -0.699    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y48         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[5]/C
                         clock pessimism              0.246    -0.452    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.091    -0.361    design_1_i/BTNs_test_0/inst/Saturation_reg[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Saturation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.975%)  route 0.378ns (67.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y52         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/s_reg[0]/Q
                         net (fo=6, routed)           0.378     0.046    design_1_i/BTNs_test_0/inst/s_reg_n_0_[0]
    SLICE_X37Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.091 r  design_1_i/BTNs_test_0/inst/Saturation[0]_i_1/O
                         net (fo=1, routed)           0.000     0.091    design_1_i/BTNs_test_0/inst/Saturation[0]_i_1_n_0
    SLICE_X37Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.862    -0.701    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
                         clock pessimism              0.503    -0.198    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.092    -0.106    design_1_i/BTNs_test_0/inst/Saturation_reg[0]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Saturation_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.595    -0.465    design_1_i/BTNs_test_0/inst/clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/BTNs_test_0/inst/s_reg[3]/Q
                         net (fo=6, routed)           0.149    -0.175    design_1_i/BTNs_test_0/inst/s_reg_n_0_[3]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.045    -0.130 r  design_1_i/BTNs_test_0/inst/Saturation[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    design_1_i/BTNs_test_0/inst/Saturation[3]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.864    -0.699    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
                         clock pessimism              0.246    -0.452    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091    -0.361    design_1_i/BTNs_test_0/inst/Saturation_reg[3]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Saturation_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.782%)  route 0.180ns (49.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.592    -0.468    design_1_i/BTNs_test_0/inst/clk
    SLICE_X39Y46         FDRE                                         r  design_1_i/BTNs_test_0/inst/s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/BTNs_test_0/inst/s_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.147    design_1_i/BTNs_test_0/inst/s_reg_n_0_[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.102 r  design_1_i/BTNs_test_0/inst/Saturation[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    design_1_i/BTNs_test_0/inst/Saturation[2]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.863    -0.700    design_1_i/BTNs_test_0/inst/clk
    SLICE_X40Y46         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.092    -0.338    design_1_i/BTNs_test_0/inst/Saturation_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/sost_0/inst/sost_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/predSost_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.964%)  route 0.187ns (57.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.585    -0.475    design_1_i/sost_0/inst/clk
    SLICE_X36Y59         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/sost_0/inst/sost_reg[2]/Q
                         net (fo=57, routed)          0.187    -0.147    design_1_i/BTNs_test_0/inst/sost[2]
    SLICE_X37Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/predSost_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855    -0.708    design_1_i/BTNs_test_0/inst/clk
    SLICE_X37Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/predSost_reg[2]/C
                         clock pessimism              0.245    -0.462    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.070    -0.392    design_1_i/BTNs_test_0/inst/predSost_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/sost_0/inst/sost_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/sost_0/inst/sost_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.585    -0.475    design_1_i/sost_0/inst/clk
    SLICE_X36Y59         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/sost_0/inst/sost_reg[0]/Q
                         net (fo=64, routed)          0.185    -0.149    design_1_i/sost_0/inst/Q[0]
    SLICE_X36Y59         LUT4 (Prop_lut4_I1_O)        0.043    -0.106 r  design_1_i/sost_0/inst/sost[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/sost_0/inst/sost[3]_i_2_n_0
    SLICE_X36Y59         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855    -0.708    design_1_i/sost_0/inst/clk
    SLICE_X36Y59         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[3]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.107    -0.368    design_1_i/sost_0/inst/sost_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/sost_0/inst/btnSost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/sost_0/inst/btnSost_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.542%)  route 0.189ns (47.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.584    -0.476    design_1_i/sost_0/inst/clk
    SLICE_X38Y60         FDRE                                         r  design_1_i/sost_0/inst/btnSost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  design_1_i/sost_0/inst/btnSost_reg/Q
                         net (fo=4, routed)           0.189    -0.124    design_1_i/sost_0/inst/btnSost
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.045    -0.079 r  design_1_i/sost_0/inst/btnSost_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/sost_0/inst/btnSost_i_1_n_0
    SLICE_X38Y60         FDRE                                         r  design_1_i/sost_0/inst/btnSost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.854    -0.709    design_1_i/sost_0/inst/clk
    SLICE_X38Y60         FDRE                                         r  design_1_i/sost_0/inst/btnSost_reg/C
                         clock pessimism              0.232    -0.476    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.120    -0.356    design_1_i/sost_0/inst/btnSost_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/sost_0/inst/sost_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/sost_0/inst/sost_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.585    -0.475    design_1_i/sost_0/inst/clk
    SLICE_X36Y59         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/sost_0/inst/sost_reg[0]/Q
                         net (fo=64, routed)          0.185    -0.149    design_1_i/sost_0/inst/Q[0]
    SLICE_X36Y59         LUT4 (Prop_lut4_I1_O)        0.045    -0.104 r  design_1_i/sost_0/inst/sost[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    design_1_i/sost_0/inst/sost[2]_i_1_n_0
    SLICE_X36Y59         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.855    -0.708    design_1_i/sost_0/inst/clk
    SLICE_X36Y59         FDRE                                         r  design_1_i/sost_0/inst/sost_reg[2]/C
                         clock pessimism              0.232    -0.475    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.092    -0.383    design_1_i/sost_0/inst/sost_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Hue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.564    -0.496    design_1_i/BTNs_test_0/inst/clk
    SLICE_X28Y41         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  design_1_i/BTNs_test_0/inst/Hue_reg[0]/Q
                         net (fo=10, routed)          0.199    -0.134    design_1_i/BTNs_test_0/inst/Hue_0_sn_1
    SLICE_X28Y41         LUT5 (Prop_lut5_I2_O)        0.045    -0.089 r  design_1_i/BTNs_test_0/inst/Hue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    design_1_i/BTNs_test_0/inst/Hue[0]_i_1_n_0
    SLICE_X28Y41         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.832    -0.731    design_1_i/BTNs_test_0/inst/clk
    SLICE_X28Y41         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
                         clock pessimism              0.234    -0.496    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.120    -0.376    design_1_i/BTNs_test_0/inst/Hue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y41     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X26Y42     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X32Y44     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X26Y41     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X26Y42     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X27Y41     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X26Y43     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y44     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y44     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y44     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y46     design_1_i/BTNs_test_0/inst/Hue_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y47     design_1_i/BTNs_test_0/inst/Saturation_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y46     design_1_i/BTNs_test_0/inst/Saturation_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y46     design_1_i/BTNs_test_0/inst/Saturation_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y48     design_1_i/BTNs_test_0/inst/Saturation_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y56     design_1_i/BTNs_test_0/inst/counterSost1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X36Y56     design_1_i/BTNs_test_0/inst/counterSost1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y56     design_1_i/BTNs_test_0/inst/counterSost1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y38     design_1_i/BTNs_test_0/inst/Value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y41     design_1_i/BTNs_test_0/inst/Value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y40     design_1_i/BTNs_test_0/inst/Value_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y40     design_1_i/BTNs_test_0/inst/Value_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y40     design_1_i/BTNs_test_0/inst/Value_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y40     design_1_i/BTNs_test_0/inst/Value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X39Y38     design_1_i/BTNs_test_0/inst/Value_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y55     design_1_i/BTNs_test_0/inst/counterSost1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y55     design_1_i/BTNs_test_0/inst/counterSost1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y56     design_1_i/BTNs_test_0/inst/counterSost1_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.752ns  (logic 2.225ns (46.825%)  route 2.527ns (53.175%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 4.988 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp3_reg[2]/Q
                         net (fo=1, routed)           0.994     0.842    design_1_i/PWM_0/inst/temp3_reg_n_0_[2]
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.966 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.966    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.502 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.789     2.291    design_1_i/PWM_0/inst/counter2
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.313     2.604 r  design_1_i/PWM_0/inst/counter[8]_i_2/O
                         net (fo=28, routed)          0.743     3.348    design_1_i/PWM_0/inst/counter[8]_i_2_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.472 r  design_1_i/PWM_0/inst/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.472    design_1_i/PWM_0/inst/i__carry_i_5__0_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.873    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.144 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.144    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X41Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.569     4.988    design_1_i/PWM_0/inst/clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.626     5.614    
                         clock uncertainty           -0.126     5.487    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.046     5.533    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          5.533    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.340ns (48.981%)  route 2.437ns (51.019%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 4.991 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp3_reg[2]/Q
                         net (fo=1, routed)           0.994     0.842    design_1_i/PWM_0/inst/temp3_reg_n_0_[2]
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.966 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.966    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.502 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.789     2.291    design_1_i/PWM_0/inst/counter2
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.313     2.604 r  design_1_i/PWM_0/inst/counter[8]_i_2/O
                         net (fo=28, routed)          0.654     3.258    design_1_i/PWM_0/inst/counter[8]_i_2_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     3.382 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.382    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.915 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.915    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.169 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.169    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.572     4.991    design_1_i/PWM_0/inst/clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.626     5.617    
                         clock uncertainty           -0.126     5.490    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.094     5.584    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 2.340ns (50.109%)  route 2.330ns (49.891%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp3_reg[2]/Q
                         net (fo=1, routed)           0.994     0.842    design_1_i/PWM_0/inst/temp3_reg_n_0_[2]
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.966 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.966    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.502 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.789     2.291    design_1_i/PWM_0/inst/counter2
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.313     2.604 r  design_1_i/PWM_0/inst/counter[8]_i_2/O
                         net (fo=28, routed)          0.546     3.151    design_1_i/PWM_0/inst/counter[8]_i_2_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I3_O)        0.124     3.275 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.275    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.808 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.808    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.062 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.062    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568     4.987    design_1_i/PWM_0/inst/clk
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.626     5.613    
                         clock uncertainty           -0.126     5.486    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.094     5.580    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          5.580    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.458ns (35.311%)  route 2.671ns (64.689%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.750    -0.608    design_1_i/PWM_0/inst/clk
    SLICE_X41Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  design_1_i/PWM_0/inst/temp3_reg[2]/Q
                         net (fo=1, routed)           0.994     0.842    design_1_i/PWM_0/inst/temp3_reg_n_0_[2]
    SLICE_X41Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.966 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.966    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.502 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          1.112     2.614    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y29         LUT5 (Prop_lut5_I2_O)        0.342     2.956 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.565     3.521    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568     4.987    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.626     5.613    
                         clock uncertainty           -0.126     5.486    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.250     5.236    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          5.236    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.490ns (36.756%)  route 2.564ns (63.244%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.746    -0.612    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.094 r  design_1_i/PWM_0/inst/temp1_reg[2]/Q
                         net (fo=1, routed)           1.100     1.006    design_1_i/PWM_0/inst/temp1[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.130 r  design_1_i/PWM_0/inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/PWM_0/inst/i__carry_i_3__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.668 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=10, routed)          0.725     2.393    design_1_i/PWM_0/inst/counter30_out
    SLICE_X41Y32         LUT3 (Prop_lut3_I0_O)        0.310     2.703 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.739     3.441    design_1_i/PWM_0/inst/temp1_0
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.588     5.574    
                         clock uncertainty           -0.126     5.447    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     5.242    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.490ns (36.756%)  route 2.564ns (63.244%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.746    -0.612    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.094 r  design_1_i/PWM_0/inst/temp1_reg[2]/Q
                         net (fo=1, routed)           1.100     1.006    design_1_i/PWM_0/inst/temp1[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.130 r  design_1_i/PWM_0/inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/PWM_0/inst/i__carry_i_3__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.668 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=10, routed)          0.725     2.393    design_1_i/PWM_0/inst/counter30_out
    SLICE_X41Y32         LUT3 (Prop_lut3_I0_O)        0.310     2.703 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.739     3.441    design_1_i/PWM_0/inst/temp1_0
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.588     5.574    
                         clock uncertainty           -0.126     5.447    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     5.242    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.490ns (36.756%)  route 2.564ns (63.244%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.746    -0.612    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.094 r  design_1_i/PWM_0/inst/temp1_reg[2]/Q
                         net (fo=1, routed)           1.100     1.006    design_1_i/PWM_0/inst/temp1[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.130 r  design_1_i/PWM_0/inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/PWM_0/inst/i__carry_i_3__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.668 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=10, routed)          0.725     2.393    design_1_i/PWM_0/inst/counter30_out
    SLICE_X41Y32         LUT3 (Prop_lut3_I0_O)        0.310     2.703 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.739     3.441    design_1_i/PWM_0/inst/temp1_0
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.588     5.574    
                         clock uncertainty           -0.126     5.447    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     5.242    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.490ns (36.756%)  route 2.564ns (63.244%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.746    -0.612    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.094 r  design_1_i/PWM_0/inst/temp1_reg[2]/Q
                         net (fo=1, routed)           1.100     1.006    design_1_i/PWM_0/inst/temp1[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.130 r  design_1_i/PWM_0/inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/PWM_0/inst/i__carry_i_3__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.668 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=10, routed)          0.725     2.393    design_1_i/PWM_0/inst/counter30_out
    SLICE_X41Y32         LUT3 (Prop_lut3_I0_O)        0.310     2.703 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.739     3.441    design_1_i/PWM_0/inst/temp1_0
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.588     5.574    
                         clock uncertainty           -0.126     5.447    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     5.242    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.490ns (37.160%)  route 2.520ns (62.840%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.746    -0.612    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.094 r  design_1_i/PWM_0/inst/temp1_reg[2]/Q
                         net (fo=1, routed)           1.100     1.006    design_1_i/PWM_0/inst/temp1[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.130 r  design_1_i/PWM_0/inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/PWM_0/inst/i__carry_i_3__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.668 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=10, routed)          0.725     2.393    design_1_i/PWM_0/inst/counter30_out
    SLICE_X41Y32         LUT3 (Prop_lut3_I0_O)        0.310     2.703 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.695     3.397    design_1_i/PWM_0/inst/temp1_0
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.588     5.574    
                         clock uncertainty           -0.126     5.447    
    SLICE_X38Y30         FDRE (Setup_fdre_C_CE)      -0.169     5.278    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                          5.278    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.490ns (37.160%)  route 2.520ns (62.840%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.746    -0.612    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.094 r  design_1_i/PWM_0/inst/temp1_reg[2]/Q
                         net (fo=1, routed)           1.100     1.006    design_1_i/PWM_0/inst/temp1[2]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124     1.130 r  design_1_i/PWM_0/inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/PWM_0/inst/i__carry_i_3__1_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.668 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=10, routed)          0.725     2.393    design_1_i/PWM_0/inst/counter30_out
    SLICE_X41Y32         LUT3 (Prop_lut3_I0_O)        0.310     2.703 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.695     3.397    design_1_i/PWM_0/inst/temp1_0
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.588     5.574    
                         clock uncertainty           -0.126     5.447    
    SLICE_X38Y30         FDRE (Setup_fdre_C_CE)      -0.169     5.278    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                          5.278    
                         arrival time                          -3.397    
  -------------------------------------------------------------------
                         slack                                  1.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=9, routed)           0.110    -0.224    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.179 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.248    -0.462    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.092    -0.370    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.378%)  route 0.183ns (49.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=8, routed)           0.183    -0.151    design_1_i/PWM_0/inst/counter_reg_n_0_[7]
    SLICE_X40Y29         LUT5 (Prop_lut5_I1_O)        0.045    -0.106 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.235    -0.475    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.092    -0.383    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.866%)  route 0.195ns (51.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.588    -0.472    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.195    -0.137    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X41Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.092 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.235    -0.472    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.092    -0.380    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.227ns (57.280%)  route 0.169ns (42.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.588    -0.472    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=11, routed)          0.169    -0.175    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y32         LUT5 (Prop_lut5_I0_O)        0.099    -0.076 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.235    -0.472    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.092    -0.380    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.724%)  route 0.307ns (62.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.588    -0.472    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/PWM_0/inst/counter_reg[3]/Q
                         net (fo=9, routed)           0.307    -0.024    design_1_i/PWM_0/inst/counter_reg_n_0_[3]
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.021 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.021    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.249    -0.461    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.091    -0.370    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.353ns (63.618%)  route 0.202ns (36.382%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=8, routed)           0.202    -0.133    design_1_i/PWM_0/inst/counter_reg_n_0_[7]
    SLICE_X42Y29         LUT5 (Prop_lut5_I2_O)        0.048    -0.085 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.085    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_1_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     0.006 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.006    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.079 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.079    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.249    -0.460    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.129    -0.331    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.285ns (53.080%)  route 0.252ns (46.920%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.252    -0.082    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X41Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.037 r  design_1_i/PWM_0/inst/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.037    design_1_i/PWM_0/inst/i__carry__0_i_1__0_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     0.062 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.062    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X41Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.249    -0.459    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.100    -0.359    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.704%)  route 0.335ns (64.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=9, routed)           0.335     0.001    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.046 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.046    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.235    -0.475    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.091    -0.384    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.226ns (41.947%)  route 0.313ns (58.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.588    -0.472    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=11, routed)          0.313    -0.032    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X41Y32         LUT5 (Prop_lut5_I4_O)        0.098     0.066 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.066    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.235    -0.472    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.107    -0.365    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.387ns (63.581%)  route 0.222ns (36.419%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.588    -0.472    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.331 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.222    -0.110    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.046    -0.064 r  design_1_i/PWM_0/inst/i__carry_i_4/O
                         net (fo=1, routed)           0.000    -0.064    design_1_i/PWM_0/inst/i__carry_i_4_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.063 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.063    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.136 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.136    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.249    -0.457    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.129    -0.328    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.250       4.095      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X41Y32     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X41Y32     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X41Y32     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X41Y32     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X41Y29     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X41Y29     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y29     design_1_i/PWM_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y29     design_1_i/PWM_0/inst/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y29     design_1_i/PWM_0/inst/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X42Y30     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X40Y30     design_1_i/PWM_0/inst/temp2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X40Y30     design_1_i/PWM_0/inst/temp2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y32     design_1_i/PWM_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y32     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y29     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y29     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y29     design_1_i/PWM_0/inst/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X42Y30     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X41Y31     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X43Y31     design_1_i/PWM_0/inst/temp1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X43Y31     design_1_i/PWM_0/inst/temp1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.125       2.625      SLICE_X42Y31     design_1_i/PWM_0/inst/temp1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 2.321ns (48.276%)  route 2.487ns (51.724%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 4.988 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.789     2.349    design_1_i/PWM_0/inst/counter2
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.313     2.662 r  design_1_i/PWM_0/inst/counter[8]_i_2/O
                         net (fo=28, routed)          0.743     3.406    design_1_i/PWM_0/inst/counter[8]_i_2_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.530 r  design_1_i/PWM_0/inst/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.530    design_1_i/PWM_0/inst/i__carry_i_5__0_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.931 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.931    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.202 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.202    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X41Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.569     4.988    design_1_i/PWM_0/inst/clk
    SLICE_X41Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303     5.290    
                         clock uncertainty           -0.332     4.958    
    SLICE_X41Y31         FDRE (Setup_fdre_C_D)        0.046     5.004    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -4.202    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 2.436ns (50.400%)  route 2.397ns (49.600%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 4.991 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.789     2.349    design_1_i/PWM_0/inst/counter2
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.313     2.662 r  design_1_i/PWM_0/inst/counter[8]_i_2/O
                         net (fo=28, routed)          0.654     3.316    design_1_i/PWM_0/inst/counter[8]_i_2_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     3.440 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.440    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.973 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.973    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.227 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.227    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.572     4.991    design_1_i/PWM_0/inst/clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303     5.293    
                         clock uncertainty           -0.332     4.961    
    SLICE_X42Y33         FDRE (Setup_fdre_C_D)        0.094     5.055    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          5.055    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 2.436ns (51.546%)  route 2.290ns (48.454%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.789     2.349    design_1_i/PWM_0/inst/counter2
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.313     2.662 r  design_1_i/PWM_0/inst/counter[8]_i_2/O
                         net (fo=28, routed)          0.546     3.209    design_1_i/PWM_0/inst/counter[8]_i_2_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I3_O)        0.124     3.333 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.333    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.866 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.866    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.120 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.120    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568     4.987    design_1_i/PWM_0/inst/clk
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303     5.289    
                         clock uncertainty           -0.332     4.957    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.094     5.051    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          5.051    
                         arrival time                          -4.120    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.554ns (37.132%)  route 2.631ns (62.868%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 4.987 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          1.112     2.672    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y29         LUT5 (Prop_lut5_I2_O)        0.342     3.014 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.565     3.579    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.568     4.987    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.303     5.289    
                         clock uncertainty           -0.332     4.957    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.250     4.707    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          4.707    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.525ns (38.337%)  route 2.453ns (61.663%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.760     2.320    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.313     2.633 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.739     3.372    design_1_i/PWM_0/inst/temp1_0
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.303     5.288    
                         clock uncertainty           -0.332     4.956    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     4.751    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.525ns (38.337%)  route 2.453ns (61.663%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.760     2.320    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.313     2.633 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.739     3.372    design_1_i/PWM_0/inst/temp1_0
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.303     5.288    
                         clock uncertainty           -0.332     4.956    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     4.751    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.525ns (38.337%)  route 2.453ns (61.663%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.760     2.320    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.313     2.633 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.739     3.372    design_1_i/PWM_0/inst/temp1_0
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.303     5.288    
                         clock uncertainty           -0.332     4.956    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     4.751    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 1.525ns (38.337%)  route 2.453ns (61.663%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.760     2.320    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.313     2.633 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.739     3.372    design_1_i/PWM_0/inst/temp1_0
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.303     5.288    
                         clock uncertainty           -0.332     4.956    
    SLICE_X39Y30         FDRE (Setup_fdre_C_CE)      -0.205     4.751    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                          4.751    
                         arrival time                          -3.372    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.525ns (38.767%)  route 2.409ns (61.233%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.760     2.320    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.313     2.633 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.695     3.328    design_1_i/PWM_0/inst/temp1_0
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.303     5.288    
                         clock uncertainty           -0.332     4.956    
    SLICE_X38Y30         FDRE (Setup_fdre_C_CE)      -0.169     4.787    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.250ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.525ns (38.767%)  route 2.409ns (61.233%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 4.986 - 6.250 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         1.752    -0.606    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.955     0.866    design_1_i/PWM_0/inst/B[5]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     0.990 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.990    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.560 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=10, routed)          0.760     2.320    design_1_i/PWM_0/inst/counter2
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.313     2.633 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=24, routed)          0.695     3.328    design_1_i/PWM_0/inst/temp1_0
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.250     6.250 r  
    K17                                               0.000     6.250 r  clk_in (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     7.671 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.833    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     1.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     3.327    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.418 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.567     4.986    design_1_i/PWM_0/inst/clk
    SLICE_X38Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.303     5.288    
                         clock uncertainty           -0.332     4.956    
    SLICE_X38Y30         FDRE (Setup_fdre_C_CE)      -0.169     4.787    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.787    
                         arrival time                          -3.328    
  -------------------------------------------------------------------
                         slack                                  1.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.370ns (38.569%)  route 0.589ns (61.431%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=5, routed)           0.589     0.283    design_1_i/PWM_0/inst/B[5]
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.049     0.332 r  design_1_i/PWM_0/inst/i__carry_i_2/O
                         net (fo=1, routed)           0.000     0.332    design_1_i/PWM_0/inst/i__carry_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.416 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.416    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.489 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.489    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.856    -0.707    design_1_i/PWM_0/inst/clk
    SLICE_X42Y33         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.552    -0.155    
                         clock uncertainty            0.332     0.177    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.129     0.306    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.141ns (15.024%)  route 0.798ns (84.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.588    -0.472    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=6, routed)           0.798     0.466    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[2]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.332     0.175    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.088     0.263    design_1_i/PWM_0/inst/temp1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.128ns (14.572%)  route 0.750ns (85.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.589    -0.471    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/Q
                         net (fo=5, routed)           0.750     0.407    design_1_i/PWM_0/inst/R[4]
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.332     0.175    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.018     0.193    design_1_i/PWM_0/inst/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.119%)  route 0.792ns (84.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.588    -0.472    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/Q
                         net (fo=5, routed)           0.792     0.460    design_1_i/PWM_0/inst/G[7]
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.851    -0.712    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.552    -0.160    
                         clock uncertainty            0.332     0.172    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.072     0.244    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.044%)  route 0.796ns (84.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.585    -0.475    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/Q
                         net (fo=5, routed)           0.796     0.462    design_1_i/PWM_0/inst/G[6]
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.851    -0.712    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[6]/C
                         clock pessimism              0.552    -0.160    
                         clock uncertainty            0.332     0.172    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.070     0.242    design_1_i/PWM_0/inst/temp2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.818%)  route 0.811ns (85.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.589    -0.471    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/Q
                         net (fo=5, routed)           0.811     0.480    design_1_i/PWM_0/inst/B[4]
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.552    -0.154    
                         clock uncertainty            0.332     0.178    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.072     0.250    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.141ns (14.870%)  route 0.807ns (85.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.587    -0.473    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/Q
                         net (fo=5, routed)           0.807     0.475    design_1_i/PWM_0/inst/G[5]
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.851    -0.712    design_1_i/PWM_0/inst/clk
    SLICE_X39Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
                         clock pessimism              0.552    -0.160    
                         clock uncertainty            0.332     0.172    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.066     0.238    design_1_i/PWM_0/inst/temp2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.475    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.372ns (36.264%)  route 0.654ns (63.736%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.588    -0.472    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=6, routed)           0.654     0.322    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y29         LUT5 (Prop_lut5_I1_O)        0.047     0.369 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.480 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.480    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.553 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.553    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.158    
                         clock uncertainty            0.332     0.174    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.129     0.303    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.164ns (16.765%)  route 0.814ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.590    -0.470    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y35         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/Q
                         net (fo=6, routed)           0.814     0.508    design_1_i/PWM_0/inst/B[3]
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.857    -0.706    design_1_i/PWM_0/inst/clk
    SLICE_X40Y34         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.552    -0.154    
                         clock uncertainty            0.332     0.178    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.070     0.248    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.141ns (14.218%)  route 0.851ns (85.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.418ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=250, routed)         0.588    -0.472    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X43Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/Q
                         net (fo=6, routed)           0.851     0.519    design_1_i/PWM_0/inst/R[1]
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[1]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.332     0.175    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.061     0.236    design_1_i/PWM_0/inst/temp1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.283    





