// Seed: 690761918
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1(id_3, -1, (id_3), id_1, id_2, -1);
  assign id_1 = (1);
  wire id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1
);
  logic [7:0] id_3;
  id_4(
      (id_3[-1])
  );
  wire id_5;
  id_6 :
  assert property (@(*) id_5);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
endmodule
