// Seed: 1174636027
module module_0 (
    id_1
);
  output wire id_1;
  tri id_3, id_4 = id_2 || 1;
  assign id_3 = id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input wor id_2,
    output tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8
);
  wire id_10, id_11;
  assign id_8 = 1;
  module_0 modCall_1 (id_11);
  assign modCall_1.type_5 = 0;
  wire id_12;
  assign id_5 = 1;
endmodule
