/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [21:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [29:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = celloutsig_1_13z[2] ? celloutsig_1_11z[4] : celloutsig_1_15z;
  assign celloutsig_1_18z = celloutsig_1_17z ? celloutsig_1_14z[0] : celloutsig_1_8z;
  assign celloutsig_1_8z = ~in_data[143];
  assign celloutsig_1_7z = { celloutsig_1_2z[4:3], celloutsig_1_0z } + { celloutsig_1_4z[1:0], celloutsig_1_3z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[142:138], celloutsig_1_0z } / { 1'h1, in_data[148:144] };
  assign celloutsig_0_0z = in_data[61:9] >= in_data[77:25];
  assign celloutsig_1_3z = in_data[171:147] >= in_data[141:117];
  assign celloutsig_0_2z = in_data[60:54] >= { in_data[43:42], _00_, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, in_data[148:141], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_4z = { celloutsig_1_2z[2:1], celloutsig_1_0z, celloutsig_1_3z } % { 1'h1, in_data[183:181] };
  assign celloutsig_1_13z = { in_data[174:165], celloutsig_1_5z, celloutsig_1_6z } % { 1'h1, in_data[118:104], celloutsig_1_2z };
  assign celloutsig_0_3z = | in_data[43:17];
  assign celloutsig_1_0z = | in_data[170:153];
  assign celloutsig_1_5z = celloutsig_1_3z & celloutsig_1_2z[0];
  assign celloutsig_1_15z = ^ { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_4z[7:4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } <<< { in_data[19:13], celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[112:108], celloutsig_1_8z } >>> { in_data[160:156], celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_2z[4:2], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } - { celloutsig_1_4z[3:1], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_4z - celloutsig_1_13z[8:5];
  assign celloutsig_0_4z = { in_data[95:89], _00_ } ^ { in_data[35:26], celloutsig_0_3z };
  assign celloutsig_1_19z = { in_data[112:111], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_15z } ^ { celloutsig_1_9z[12:3], celloutsig_1_4z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_10z = ~((celloutsig_1_7z[2] & celloutsig_1_2z[2]) | celloutsig_1_9z[7]);
  assign { out_data[128], out_data[125:96], out_data[42:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
