#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 21 14:33:32 2019
# Process ID: 29248
# Current directory: C:/vivado_proj/first_zynq_design/first_zynq_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7648 C:\vivado_proj\first_zynq_design\first_zynq_design\first_zynq_design.xpr
# Log file: C:/vivado_proj/first_zynq_design/first_zynq_design/vivado.log
# Journal file: C:/vivado_proj/first_zynq_design/first_zynq_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'first_zynq_system_auto_pc_0' generated file not found 'c:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'first_zynq_system_auto_pc_0' generated file not found 'c:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'first_zynq_system_auto_pc_0' generated file not found 'c:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'first_zynq_system_auto_pc_0' generated file not found 'c:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'first_zynq_system_auto_pc_0' generated file not found 'c:/vivado_proj/first_zynq_design/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 763.090 ; gain = 148.188
update_compile_order -fileset sources_1
close_project
open_project C:/vivado_proj/test_1/test_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1109.641 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/vivado_proj/test_1/test_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from BD file <C:/vivado_proj/test_1/test_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1470.652 ; gain = 31.094
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 14:54:16 2019...
