#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  8 20:07:30 2025
# Process ID         : 494269
# Current directory  : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado
# Command line       : vivado
# Log file           : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/vivado.log
# Journal file       : /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/vivado.jou
# Running On         : prabathbk-GF63-Thin-11UC
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-11800H @ 2.30GHz
# CPU Frequency      : 1317.026 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16454 MB
# Swap memory        : 0 MB
# Total Virtual      : 16454 MB
# Available Virtual  : 4974 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project project_1 /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
add_files -norecurse {/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_with_buffer.v /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_systolic_array_acc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systolic_array_acc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_systolic_array_acc_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_axi_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_with_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic_array_with_buffers
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_memory_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systolic_array_acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'weight_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:203]
WARNING: [VRFC 10-9543] actual bit length 256 differs from formal bit length 512 for port 'weight_data' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:204]
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'activation_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:206]
WARNING: [VRFC 10-9543] actual bit length 256 differs from formal bit length 512 for port 'activation_data' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:207]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 5 for port 'matrix_size' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" Line 1. Module axi_memory_model(DEPTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" Line 1. Module axi_memory_model(DEPTH=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.systolic_array_with_buffers(SIZE...
Compiling module xil_defaultlib.systolic_array_axi_stream(SIZE=1...
Compiling module xil_defaultlib.axi_memory_model(DEPTH=20)
Compiling module xil_defaultlib.tb_systolic_array_acc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systolic_array_acc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_systolic_array_acc_behav -key {Behavioral:sim_1:Functional:tb_systolic_array_acc} -tclbatch {tb_systolic_array_acc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_systolic_array_acc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_systolic_array_acc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 8241.121 ; gain = 210.105 ; free physical = 720 ; free virtual = 3744
run all
Result[0] = 246 (expected 1190)
Result[1] = 209 (expected 1090)
Result[2] = 119 (expected 818)
Result[3] = 70 (expected 1182)
Result[4] = 33 (expected 1272)
Result[5] = 222 (expected 1491)
Result[6] = 243 (expected 918)
Result[7] = 197 (expected 983)
Result[8] = 150 (expected 1159)
Result[9] = 255 (expected 990)
Result[10] = 53 (expected 1241)
Result[11] = 167 (expected 881)
Result[12] = 205 (expected 1537)
Result[13] = 64 (expected 1044)
Result[14] = 128 (expected 1478)
Result[15] = 207 (expected 1153)
Result[16] = 148 (expected 1105)
Result[17] = 127 (expected 1070)
Result[18] = 5 (expected 980)
Result[19] = 220 (expected 1167)
Result[20] = 18 (expected 983)
Result[21] = 147 (expected 1464)
Result[22] = 226 (expected 928)
Result[23] = 224 (expected 852)
Result[24] = 255 (expected 867)
Result[25] = 20 (expected 1063)
Result[26] = 129 (expected 1241)
Result[27] = 55 (expected 962)
Result[28] = 83 (expected 1380)
Result[29] = 172 (expected 1154)
Result[30] = 84 (expected 1295)
Result[31] = 236 (expected 1071)
Result[32] = 22 (expected 877)
Result[33] = 79 (expected 685)
Result[34] = 199 (expected 671)
Result[35] = 180 (expected 1048)
Result[36] = 249 (expected 968)
Result[37] = 65 (expected 960)
Result[38] = 127 (expected 727)
Result[39] = 190 (expected 715)
Result[40] = 6 (expected 997)
Result[41] = 147 (expected 735)
Result[42] = 113 (expected 1020)
Result[43] = 32 (expected 888)
Result[44] = 77 (expected 1159)
Result[45] = 168 (expected 924)
Result[46] = 112 (expected 1062)
Result[47] = 6 (expected 1090)
Result[48] = 252 (expected 950)
Result[49] = 123 (expected 619)
Result[50] = 229 (expected 737)
Result[51] = 166 (expected 1042)
Result[52] = 166 (expected 959)
Result[53] = 20 (expected 1138)
Result[54] = 26 (expected 802)
Result[55] = 42 (expected 824)
Result[56] = 75 (expected 909)
Result[57] = 0 (expected 782)
Result[58] = 181 (expected 1088)
Result[59] = 202 (expected 803)
Result[60] = 219 (expected 1278)
Result[61] = 176 (expected 775)
Result[62] = 36 (expected 1133)
Result[63] = 74 (expected 1190)
Result[64] = X (expected 860)
Result[65] = X (expected 746)
Result[66] = X (expected 786)
Result[67] = X (expected 985)
Result[68] = X (expected 1031)
Result[69] = X (expected 1187)
Result[70] = X (expected 794)
Result[71] = X (expected 724)
Result[72] = X (expected 922)
Result[73] = X (expected 914)
Result[74] = X (expected 1109)
Result[75] = X (expected 925)
Result[76] = X (expected 1186)
Result[77] = X (expected 826)
Result[78] = X (expected 1056)
Result[79] = X (expected 1015)
Result[80] = X (expected 1226)
Result[81] = X (expected 902)
Result[82] = X (expected 856)
Result[83] = X (expected 1018)
Result[84] = X (expected 1026)
Result[85] = X (expected 1312)
Result[86] = X (expected 920)
Result[87] = X (expected 863)
Result[88] = X (expected 952)
Result[89] = X (expected 875)
Result[90] = X (expected 1160)
Result[91] = X (expected 760)
Result[92] = X (expected 1449)
Result[93] = X (expected 975)
Result[94] = X (expected 1293)
Result[95] = X (expected 1074)
Result[96] = X (expected 852)
Result[97] = X (expected 757)
Result[98] = X (expected 667)
Result[99] = X (expected 759)
Result[100] = X (expected 839)
Result[101] = X (expected 1062)
Result[102] = X (expected 683)
Result[103] = X (expected 613)
Result[104] = X (expected 741)
Result[105] = X (expected 765)
Result[106] = X (expected 905)
Result[107] = X (expected 605)
Result[108] = X (expected 1066)
Result[109] = X (expected 737)
Result[110] = X (expected 919)
Result[111] = X (expected 880)
Result[112] = X (expected 1120)
Result[113] = X (expected 905)
Result[114] = X (expected 770)
Result[115] = X (expected 1050)
Result[116] = X (expected 1034)
Result[117] = X (expected 1256)
Result[118] = X (expected 835)
Result[119] = X (expected 704)
Result[120] = X (expected 926)
Result[121] = X (expected 889)
Result[122] = X (expected 1056)
Result[123] = X (expected 779)
Result[124] = X (expected 1278)
Result[125] = X (expected 900)
Result[126] = X (expected 1256)
Result[127] = X (expected 891)
Result[128] = x (expected 702)
Result[129] = x (expected 883)
Result[130] = x (expected 749)
Result[131] = x (expected 924)
Result[132] = x (expected 836)
Result[133] = x (expected 991)
Result[134] = x (expected 689)
Result[135] = x (expected 576)
Result[136] = x (expected 812)
Result[137] = x (expected 793)
Result[138] = x (expected 911)
Result[139] = x (expected 824)
Result[140] = x (expected 907)
Result[141] = x (expected 870)
Result[142] = x (expected 956)
Result[143] = x (expected 696)
Result[144] = x (expected 793)
Result[145] = x (expected 541)
Result[146] = x (expected 562)
Result[147] = x (expected 884)
Result[148] = x (expected 1002)
Result[149] = x (expected 837)
Result[150] = x (expected 479)
Result[151] = x (expected 694)
Result[152] = x (expected 821)
Result[153] = x (expected 644)
Result[154] = x (expected 974)
Result[155] = x (expected 758)
Result[156] = x (expected 944)
Result[157] = x (expected 722)
Result[158] = x (expected 1033)
Result[159] = x (expected 718)
Result[160] = x (expected 1253)
Result[161] = x (expected 1065)
Result[162] = x (expected 844)
Result[163] = x (expected 1243)
Result[164] = x (expected 1391)
Result[165] = x (expected 1391)
Result[166] = x (expected 1034)
Result[167] = x (expected 979)
Result[168] = x (expected 1030)
Result[169] = x (expected 1183)
Result[170] = x (expected 1268)
Result[171] = x (expected 995)
Result[172] = x (expected 1448)
Result[173] = x (expected 1181)
Result[174] = x (expected 1480)
Result[175] = x (expected 1147)
Result[176] = x (expected 1112)
Result[177] = x (expected 905)
Result[178] = x (expected 1024)
Result[179] = x (expected 1223)
Result[180] = x (expected 1126)
Result[181] = x (expected 1335)
Result[182] = x (expected 893)
Result[183] = x (expected 1012)
Result[184] = x (expected 1171)
Result[185] = x (expected 809)
Result[186] = x (expected 1502)
Result[187] = x (expected 1001)
Result[188] = x (expected 1498)
Result[189] = x (expected 1226)
Result[190] = x (expected 1346)
Result[191] = x (expected 1239)
Result[192] = x (expected 1076)
Result[193] = x (expected 846)
Result[194] = x (expected 805)
Result[195] = x (expected 1299)
Result[196] = x (expected 1199)
Result[197] = x (expected 1232)
Result[198] = x (expected 876)
Result[199] = x (expected 926)
Result[200] = x (expected 1196)
Result[201] = x (expected 810)
Result[202] = x (expected 1274)
Result[203] = x (expected 1007)
Result[204] = x (expected 1421)
Result[205] = x (expected 1005)
Result[206] = x (expected 1407)
Result[207] = x (expected 1156)
Result[208] = x (expected 901)
Result[209] = x (expected 942)
Result[210] = x (expected 885)
Result[211] = x (expected 1053)
Result[212] = x (expected 919)
Result[213] = x (expected 1142)
Result[214] = x (expected 814)
Result[215] = x (expected 670)
Result[216] = x (expected 842)
Result[217] = x (expected 864)
Result[218] = x (expected 938)
Result[219] = x (expected 867)
Result[220] = x (expected 1170)
Result[221] = x (expected 1002)
Result[222] = x (expected 1166)
Result[223] = x (expected 1017)
Result[224] = x (expected 1024)
Result[225] = x (expected 835)
Result[226] = x (expected 704)
Result[227] = x (expected 1160)
Result[228] = x (expected 1075)
Result[229] = x (expected 1042)
Result[230] = x (expected 897)
Result[231] = x (expected 778)
Result[232] = x (expected 1096)
Result[233] = x (expected 866)
Result[234] = x (expected 1189)
Result[235] = x (expected 873)
Result[236] = x (expected 1185)
Result[237] = x (expected 1086)
Result[238] = x (expected 1218)
Result[239] = x (expected 1098)
Result[240] = x (expected 922)
Result[241] = x (expected 954)
Result[242] = x (expected 891)
Result[243] = x (expected 1208)
Result[244] = x (expected 902)
Result[245] = x (expected 1302)
Result[246] = x (expected 781)
Result[247] = x (expected 731)
Result[248] = x (expected 866)
Result[249] = x (expected 962)
Result[250] = x (expected 1071)
Result[251] = x (expected 961)
Result[252] = x (expected 1136)
Result[253] = x (expected 1086)
Result[254] = x (expected 1195)
Result[255] = x (expected 1021)
FAILED with 256 mismatches
$finish called at time : 1155 ns : File "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv" Line 273
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_systolic_array_acc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_systolic_array_acc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_systolic_array_acc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_memory_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systolic_array_acc
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_systolic_array_acc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'weight_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:203]
WARNING: [VRFC 10-9543] actual bit length 256 differs from formal bit length 512 for port 'weight_data' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:204]
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'activation_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:206]
WARNING: [VRFC 10-9543] actual bit length 256 differs from formal bit length 512 for port 'activation_data' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:207]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 4 for port 'matrix_size' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" Line 1. Module axi_memory_model(DEPTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" Line 1. Module axi_memory_model(DEPTH=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.systolic_array_with_buffers(SIZE...
Compiling module xil_defaultlib.systolic_array_axi_stream(DATA_W...
Compiling module xil_defaultlib.axi_memory_model(DEPTH=20)
Compiling module xil_defaultlib.tb_systolic_array_acc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systolic_array_acc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8283.492 ; gain = 0.000 ; free physical = 630 ; free virtual = 3651
run all
Result[0] = 47 (expected 752)
Result[1] = 202 (expected 489)
Result[2] = 66 (expected 534)
Result[3] = 213 (expected 682)
Result[4] = 245 (expected 894)
Result[5] = 18 (expected 533)
Result[6] = 19 (expected 805)
Result[7] = 47 (expected 650)
Result[8] = 64 (expected 702)
Result[9] = 43 (expected 472)
Result[10] = 198 (expected 486)
Result[11] = 147 (expected 572)
Result[12] = 189 (expected 785)
Result[13] = 1 (expected 421)
Result[14] = 6 (expected 749)
Result[15] = 172 (expected 600)
Result[16] = 49 (expected 594)
Result[17] = 215 (expected 372)
Result[18] = 44 (expected 484)
Result[19] = 70 (expected 546)
Result[20] = 195 (expected 746)
Result[21] = 22 (expected 375)
Result[22] = 102 (expected 700)
Result[23] = 245 (expected 504)
Result[24] = 159 (expected 678)
Result[25] = 16 (expected 501)
Result[26] = 225 (expected 534)
Result[27] = 6 (expected 667)
Result[28] = 189 (expected 875)
Result[29] = 215 (expected 621)
Result[30] = 170 (expected 791)
Result[31] = 77 (expected 511)
Result[32] = 67 (expected 502)
Result[33] = 244 (expected 364)
Result[34] = 0 (expected 515)
Result[35] = 79 (expected 375)
Result[36] = 175 (expected 627)
Result[37] = 69 (expected 480)
Result[38] = 74 (expected 561)
Result[39] = 112 (expected 470)
Result[40] = 181 (expected 494)
Result[41] = 246 (expected 525)
Result[42] = 241 (expected 228)
Result[43] = 244 (expected 488)
Result[44] = 155 (expected 593)
Result[45] = 70 (expected 324)
Result[46] = 207 (expected 458)
Result[47] = 113 (expected 512)
Result[48] = 127 (expected 559)
Result[49] = 113 (expected 358)
Result[50] = 240 (expected 394)
Result[51] = 202 (expected 462)
Result[52] = 13 (expected 672)
Result[53] = 136 (expected 502)
Result[54] = 89 (expected 592)
Result[55] = 185 (expected 565)
Result[56] = 62 (expected 501)
Result[57] = 102 (expected 426)
Result[58] = 243 (expected 338)
Result[59] = 76 (expected 461)
Result[60] = 48 (expected 574)
Result[61] = 163 (expected 368)
Result[62] = 245 (expected 547)
Result[63] = 252 (expected 447)
FAILED with 64 mismatches
$finish called at time : 1155 ns : File "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv" Line 273
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_systolic_array_acc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tb_systolic_array_acc_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_memory_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_systolic_array_acc
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_systolic_array_acc'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/vivado/project_1/project_1.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_systolic_array_acc_behav xil_defaultlib.tb_systolic_array_acc xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'weight_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:203]
WARNING: [VRFC 10-9543] actual bit length 6 differs from formal bit length 7 for port 'activation_addr' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:206]
WARNING: [VRFC 10-9543] actual bit length 8 differs from formal bit length 4 for port 'matrix_size' [/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/systolic_array_axi_stream.v:208]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" Line 1. Module axi_memory_model(DEPTH=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/pe.v" Line 1. Module pe(DATA_WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/rtl/axi_memory_model.sv" Line 1. Module axi_memory_model(DEPTH=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pe(DATA_WIDTH=4)
Compiling module xil_defaultlib.systolic_array_with_buffers(SIZE...
Compiling module xil_defaultlib.systolic_array_axi_stream(BUFFER...
Compiling module xil_defaultlib.axi_memory_model(DEPTH=20)
Compiling module xil_defaultlib.tb_systolic_array_acc
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_systolic_array_acc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8285.488 ; gain = 0.000 ; free physical = 633 ; free virtual = 3655
run all
Result[0] = 240
Result[1] = 233
Result[2] = 22
Result[3] = 170
Result[4] = 126
Result[5] = 21
Result[6] = 37
Result[7] = 138
Result[8] = 190
Result[9] = 216
Result[10] = 230
Result[11] = 60
Result[12] = 17
Result[13] = 165
Result[14] = 237
Result[15] = 88
Result[16] = 82
Result[17] = 116
Result[18] = 228
Result[19] = 34
Result[20] = 234
Result[21] = 119
Result[22] = 188
Result[23] = 248
Result[24] = 166
Result[25] = 245
Result[26] = 22
Result[27] = 155
Result[28] = 107
Result[29] = 109
Result[30] = 23
Result[31] = 255
Result[32] = 246
Result[33] = 108
Result[34] = 3
Result[35] = 119
Result[36] = 115
Result[37] = 224
Result[38] = 49
Result[39] = 214
Result[40] = 238
Result[41] = 13
Result[42] = 228
Result[43] = 232
Result[44] = 81
Result[45] = 68
Result[46] = 202
Result[47] = 0
Result[48] = 47
Result[49] = 102
Result[50] = 138
Result[51] = 206
Result[52] = 160
Result[53] = 246
Result[54] = 80
Result[55] = 53
Result[56] = 245
Result[57] = 170
Result[58] = 82
Result[59] = 205
Result[60] = 62
Result[61] = 112
Result[62] = 35
Result[63] = 191
🎉 Test PASSED
$finish called at time : 1155 ns : File "/home/prabathbk/dvcon/src/Systolic_Array_Matmul_for_Gemma3_Acc/Accelerator_IP/Systolic_array_IP/Scalable_sytolic_matmul_axi/INT4_INT4/Final_DMA_v2/tb/tb_systolic_array_acc.sv" Line 273
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  8 20:14:27 2025...
