<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - skiboot-tul169-boot.info - hw/p5ioc2.c</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">hw</a> - p5ioc2.c<span style="font-size: 80%;"> (source / <a href="p5ioc2.c.func.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">skiboot-tul169-boot.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">98</td>
            <td class="headerCovTableEntryLo">3.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2015-02-25</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryLo">16.7 %</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">1</td>
            <td class="headerCovTableEntry">32</td>
            <td class="headerCovTableEntryLo">3.1 %</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : /* Copyright 2013-2014 IBM Corp.</a>
<span class="lineNum">       2 </span>                :            :  *
<span class="lineNum">       3 </span>                :            :  * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);
<span class="lineNum">       4 </span>                :            :  * you may not use this file except in compliance with the License.
<span class="lineNum">       5 </span>                :            :  * You may obtain a copy of the License at
<span class="lineNum">       6 </span>                :            :  *
<span class="lineNum">       7 </span>                :            :  *      http://www.apache.org/licenses/LICENSE-2.0
<span class="lineNum">       8 </span>                :            :  *
<span class="lineNum">       9 </span>                :            :  * Unless required by applicable law or agreed to in writing, software
<span class="lineNum">      10 </span>                :            :  * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,
<span class="lineNum">      11 </span>                :            :  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
<span class="lineNum">      12 </span>                :            :  * implied.
<span class="lineNum">      13 </span>                :            :  * See the License for the specific language governing permissions and
<span class="lineNum">      14 </span>                :            :  * limitations under the License.
<span class="lineNum">      15 </span>                :            :  */
<span class="lineNum">      16 </span>                :            : 
<span class="lineNum">      17 </span>                :            : #include &lt;skiboot.h&gt;
<span class="lineNum">      18 </span>                :            : #include &lt;p5ioc2.h&gt;
<span class="lineNum">      19 </span>                :            : #include &lt;p5ioc2-regs.h&gt;
<span class="lineNum">      20 </span>                :            : #include &lt;cec.h&gt;
<span class="lineNum">      21 </span>                :            : #include &lt;gx.h&gt;
<span class="lineNum">      22 </span>                :            : #include &lt;opal.h&gt;
<span class="lineNum">      23 </span>                :            : #include &lt;interrupts.h&gt;
<span class="lineNum">      24 </span>                :            : #include &lt;device.h&gt;
<span class="lineNum">      25 </span>                :            : #include &lt;timebase.h&gt;
<span class="lineNum">      26 </span>                :            : #include &lt;vpd.h&gt;
<span class="lineNum">      27 </span>                :            : #include &lt;ccan/str/str.h&gt;
<a name="28"><span class="lineNum">      28 </span>                :            : </a>
<span class="lineNum">      29 </span>                :            : 
<span class="lineNum">      30 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_set_tce_mem(struct io_hub *hub, uint64_t address,</span>
<span class="lineNum">      31 </span>                :            :                                   uint64_t size)
<span class="lineNum">      32 </span>                :            : {
<span class="lineNum">      33 </span>                :<span class="lineNoCov">          0 :         struct p5ioc2 *ioc = iohub_to_p5ioc2(hub);</span>
<span class="lineNum">      34 </span>                :            :         int64_t rc;
<span class="lineNum">      35 </span>                :            : 
<span class="lineNum">      36 </span>                :<span class="lineNoCov">          0 :         printf(&quot;P5IOC2: set_tce_mem(0x%016llx size 0x%llx)\n&quot;,</span>
<span class="lineNum">      37 </span>                :            :                address, size);
<span class="lineNum">      38 </span>                :            : 
<span class="lineNum">      39 </span>                :            :         /* The address passed must be naturally aligned */
<span class="lineNum">      40 </span>[<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>][<span class="branchNoExec" title="Branch 3 was not executed"> # </span><span class="branchNoExec" title="Branch 4 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (address &amp;&amp; !is_pow2(size))</span>
<span class="lineNum">      41 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">      42 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (address &amp; (size - 1))</span>
<span class="lineNum">      43 </span>                :            :                 return OPAL_PARAMETER;
<span class="lineNum">      44 </span>                :            : 
<span class="lineNum">      45 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;tce_base = address;</span>
<span class="lineNum">      46 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;tce_size = size;</span>
<span class="lineNum">      47 </span>                :            : 
<span class="lineNum">      48 </span>                :<span class="lineNoCov">          0 :         rc = gx_configure_tce_bar(ioc-&gt;host_chip, ioc-&gt;gx_bus,</span>
<span class="lineNum">      49 </span>                :            :                                   address, size);
<span class="lineNum">      50 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (rc)</span>
<span class="lineNum">      51 </span>                :            :                 return OPAL_INTERNAL_ERROR;
<span class="lineNum">      52 </span>                :<span class="lineNoCov">          0 :         return OPAL_SUCCESS;</span>
<a name="53"><span class="lineNum">      53 </span>                :            : }</a>
<span class="lineNum">      54 </span>                :            : 
<span class="lineNum">      55 </span>                :<span class="lineNoCov">          0 : static int64_t p5ioc2_get_diag_data(struct io_hub *hub __unused,</span>
<span class="lineNum">      56 </span>                :            :                                    void *diag_buffer __unused,
<span class="lineNum">      57 </span>                :            :                                    uint64_t diag_buffer_len __unused)
<span class="lineNum">      58 </span>                :            : {
<span class="lineNum">      59 </span>                :            :         /* XXX Not yet implemented */
<span class="lineNum">      60 </span>                :<span class="lineNoCov">          0 :         return OPAL_UNSUPPORTED;</span>
<span class="lineNum">      61 </span>                :            : }
<span class="lineNum">      62 </span>                :            : 
<span class="lineNum">      63 </span>                :            : static const struct io_hub_ops p5ioc2_hub_ops = {
<span class="lineNum">      64 </span>                :            :         .set_tce_mem    = p5ioc2_set_tce_mem,
<span class="lineNum">      65 </span>                :            :         .get_diag_data  = p5ioc2_get_diag_data,
<a name="66"><span class="lineNum">      66 </span>                :            : };</a>
<span class="lineNum">      67 </span>                :            : 
<span class="lineNum">      68 </span>                :<span class="lineNoCov">          0 : static void p5ioc2_inits(struct p5ioc2 *ioc)</span>
<span class="lineNum">      69 </span>                :            : {
<span class="lineNum">      70 </span>                :            :         uint64_t val;
<span class="lineNum">      71 </span>                :            :         unsigned int p, n;
<span class="lineNum">      72 </span>                :            : 
<span class="lineNum">      73 </span>                :<span class="lineNoCov">          0 :         printf(&quot;P5IOC2: Initializing hub...\n&quot;);</span>
<span class="lineNum">      74 </span>                :            : 
<span class="lineNum">      75 </span>                :            :         /*
<span class="lineNum">      76 </span>                :            :          * BML base inits
<span class="lineNum">      77 </span>                :            :          */
<span class="lineNum">      78 </span>                :            :         /* mask off interrupt presentation timeout in FIRMC */
<span class="lineNum">      79 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + (P5IOC2_FIRMC | P5IOC2_REG_OR),</span>
<span class="lineNum">      80 </span>                :            :                  0x0000080000000000);
<span class="lineNum">      81 </span>                :            : 
<span class="lineNum">      82 </span>                :            :         /* turn off display alter mode */
<span class="lineNum">      83 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + (P5IOC2_CTL | P5IOC2_REG_AND),</span>
<span class="lineNum">      84 </span>                :            :                  0xffffff7fffffffff);
<span class="lineNum">      85 </span>                :            : 
<span class="lineNum">      86 </span>                :            :         /* setup hub and clustering interrupts BUIDs to 1 and 2 */
<span class="lineNum">      87 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_SBUID, 0x0001000200000000);</span>
<span class="lineNum">      88 </span>                :            : 
<span class="lineNum">      89 </span>                :            :         /* setup old style MSI BUID (should be unused but set it up anyway) */
<span class="lineNum">      90 </span>                :<span class="lineNoCov">          0 :         out_be32(ioc-&gt;regs + P5IOC2_BUCO, 0xf);</span>
<span class="lineNum">      91 </span>                :            : 
<span class="lineNum">      92 </span>                :            :         /* Set XIXO bit 0 needed for &quot;enhanced&quot; TCEs or else TCE
<span class="lineNum">      93 </span>                :            :          * fetches appear as normal memory reads on GX causing
<span class="lineNum">      94 </span>                :            :          * P7 to checkstop when a TCE DKill collides with them.
<span class="lineNum">      95 </span>                :            :          */
<span class="lineNum">      96 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_XIXO, in_be64(ioc-&gt;regs + P5IOC2_XIXO)</span>
<span class="lineNum">      97 </span>                :            :                  | P5IOC2_XIXO_ENH_TCE);
<span class="lineNum">      98 </span>                :            : 
<span class="lineNum">      99 </span>                :            :         /* Clear routing tables */
<span class="lineNum">     100 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (n = 0; n &lt; 16; n++) {</span>
<span class="lineNum">     101 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :                 for (p = 0; p &lt; 8; p++)</span>
<span class="lineNum">     102 </span>                :<span class="lineNoCov">          0 :                         out_be64(ioc-&gt;regs + P5IOC2_TxRTE(p,n), 0);</span>
<span class="lineNum">     103 </span>                :            :         }
<span class="lineNum">     104 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (n = 0; n &lt; 32; n++)</span>
<span class="lineNum">     105 </span>                :<span class="lineNoCov">          0 :                 out_be64(ioc-&gt;regs + P5IOC2_BUIDRTE(n), 0);</span>
<span class="lineNum">     106 </span>                :            : 
<span class="lineNum">     107 </span>                :            :         /*
<span class="lineNum">     108 </span>                :            :          * Setup routing. We use the same setup that pHyp appears
<span class="lineNum">     109 </span>                :            :          * to do (after inspecting the various registers with SCOM)
<span class="lineNum">     110 </span>                :            :          *
<span class="lineNum">     111 </span>                :            :          * We assume the BARs are already setup by the FSP such
<span class="lineNum">     112 </span>                :            :          * that BAR0 is 128G (8G region size) and BAR6 is
<span class="lineNum">     113 </span>                :            :          * 256M (16M region size).
<span class="lineNum">     114 </span>                :            :          *
<span class="lineNum">     115 </span>                :            :          * The routing is based on what pHyp and BML do, each Calgary
<span class="lineNum">     116 </span>                :            :          * get one slice of BAR6 and two slices of BAR0
<span class="lineNum">     117 </span>                :            :          */
<span class="lineNum">     118 </span>                :            :         /* BAR 0 segments 0 &amp; 1 -&gt; CA0 */
<span class="lineNum">     119 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_TxRTE(0,0),</span>
<span class="lineNum">     120 </span>                :            :                  P5IOC2_TxRTE_VALID | P5IOC2_CA0_RIO_ID);
<span class="lineNum">     121 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_TxRTE(0,1),</span>
<span class="lineNum">     122 </span>                :            :                  P5IOC2_TxRTE_VALID | P5IOC2_CA0_RIO_ID);
<span class="lineNum">     123 </span>                :            : 
<span class="lineNum">     124 </span>                :            :         /* BAR 0 segments 2 &amp; 3 -&gt; CA1 */
<span class="lineNum">     125 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_TxRTE(0,2),</span>
<span class="lineNum">     126 </span>                :            :                  P5IOC2_TxRTE_VALID | P5IOC2_CA1_RIO_ID);
<span class="lineNum">     127 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_TxRTE(0,3),</span>
<span class="lineNum">     128 </span>                :            :                  P5IOC2_TxRTE_VALID | P5IOC2_CA1_RIO_ID);
<span class="lineNum">     129 </span>                :            : 
<span class="lineNum">     130 </span>                :            :         /* BAR 6 segments 0 -&gt; CA0 */
<span class="lineNum">     131 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_TxRTE(6,0),</span>
<span class="lineNum">     132 </span>                :            :                  P5IOC2_TxRTE_VALID | P5IOC2_CA0_RIO_ID);
<span class="lineNum">     133 </span>                :            : 
<span class="lineNum">     134 </span>                :            :         /* BAR 6 segments 1 -&gt; CA0 */
<span class="lineNum">     135 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_TxRTE(6,1),</span>
<span class="lineNum">     136 </span>                :            :                  P5IOC2_TxRTE_VALID | P5IOC2_CA1_RIO_ID);
<span class="lineNum">     137 </span>                :            : 
<span class="lineNum">     138 </span>                :            :         /*
<span class="lineNum">     139 </span>                :            :          * BUID routing, we send entries 1 to CA0 and 2 to CA1
<span class="lineNum">     140 </span>                :            :          * just like pHyp and make sure the base and mask are
<span class="lineNum">     141 </span>                :            :          * both clear in SID to we route the whole 512 block
<span class="lineNum">     142 </span>                :            :          */
<span class="lineNum">     143 </span>                :<span class="lineNoCov">          0 :         val = in_be64(ioc-&gt;regs + P5IOC2_SID);</span>
<span class="lineNum">     144 </span>                :<span class="lineNoCov">          0 :         val = SETFIELD(P5IOC2_SID_BUID_BASE, val, 0);</span>
<span class="lineNum">     145 </span>                :<span class="lineNoCov">          0 :         val = SETFIELD(P5IOC2_SID_BUID_MASK, val, 0);</span>
<span class="lineNum">     146 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_SID, val);</span>
<span class="lineNum">     147 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_BUIDRTE(1),</span>
<span class="lineNum">     148 </span>                :            :                  P5IOC2_BUIDRTE_VALID | P5IOC2_BUIDRTE_RR_RET |
<span class="lineNum">     149 </span>                :            :                  P5IOC2_CA0_RIO_ID);
<span class="lineNum">     150 </span>                :<span class="lineNoCov">          0 :         out_be64(ioc-&gt;regs + P5IOC2_BUIDRTE(2),</span>
<span class="lineNum">     151 </span>                :            :                  P5IOC2_BUIDRTE_VALID | P5IOC2_BUIDRTE_RR_RET |
<span class="lineNum">     152 </span>                :            :                  P5IOC2_CA1_RIO_ID);
<a name="153"><span class="lineNum">     153 </span>                :<span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     154 </span>                :            : 
<span class="lineNum">     155 </span>                :<span class="lineNoCov">          0 : static void p5ioc2_ca_init(struct p5ioc2 *ioc, int ca)</span>
<span class="lineNum">     156 </span>                :            : {
<span class="lineNum">     157 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         void *regs = ca ? ioc-&gt;ca1_regs : ioc-&gt;ca0_regs;</span>
<span class="lineNum">     158 </span>                :            :         uint64_t val;
<span class="lineNum">     159 </span>                :            : 
<span class="lineNum">     160 </span>                :<span class="lineNoCov">          0 :         printf(&quot;P5IOC2: Initializing Calgary %d...\n&quot;, ca);</span>
<span class="lineNum">     161 </span>                :            : 
<span class="lineNum">     162 </span>                :            :         /* Setup device BUID */
<span class="lineNum">     163 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         val = SETFIELD(CA_DEVBUID_MASK, 0ul, ca ? P5IOC2_CA1_BUID : P5IOC2_CA0_BUID);</span>
<span class="lineNum">     164 </span>                :<span class="lineNoCov">          0 :         out_be32(regs + CA_DEVBUID, val);</span>
<span class="lineNum">     165 </span>                :            : 
<span class="lineNum">     166 </span>                :            :         /* Setup HubID in TARm (and keep TCE clear, Linux will init that)
<span class="lineNum">     167 </span>                :            :          *
<span class="lineNum">     168 </span>                :            :          * BML and pHyp sets the values to 1 for CA0 and 4 for CA1. We
<span class="lineNum">     169 </span>                :            :          * keep the TAR valid bit clear as well.
<span class="lineNum">     170 </span>                :            :          */
<span class="lineNum">     171 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         val = SETFIELD(CA_TAR_HUBID, 0ul, ca ? 4 : 1);</span>
<span class="lineNum">     172 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         val = SETFIELD(CA_TAR_ALTHUBID, val, ca ? 4 : 1);</span>
<span class="lineNum">     173 </span>                :<span class="lineNoCov">          0 :         out_be64(regs + CA_TAR0, val);</span>
<span class="lineNum">     174 </span>                :<span class="lineNoCov">          0 :         out_be64(regs + CA_TAR1, val);</span>
<span class="lineNum">     175 </span>                :<span class="lineNoCov">          0 :         out_be64(regs + CA_TAR2, val);</span>
<span class="lineNum">     176 </span>                :<span class="lineNoCov">          0 :         out_be64(regs + CA_TAR3, val);</span>
<span class="lineNum">     177 </span>                :            :         
<span class="lineNum">     178 </span>                :            :         /* Bridge config register. We set it up to the same value as observed
<span class="lineNum">     179 </span>                :            :          * under pHyp on a Juno machine. The difference from the IPL value is
<span class="lineNum">     180 </span>                :            :          * that TCE buffers are enabled, discard timers are increased and
<span class="lineNum">     181 </span>                :            :          * we disable response status to avoid errors.
<span class="lineNum">     182 </span>                :            :          */
<span class="lineNum">     183 </span>                :            :         //out_be64(regs + CA_CCR, 0x5045DDDED2000000);
<span class="lineNum">     184 </span>                :            :         // disable memlimit:
<span class="lineNum">     185 </span>                :<span class="lineNoCov">          0 :         out_be64(regs + CA_CCR, 0x5005DDDED2000000);</span>
<span class="lineNum">     186 </span>                :            : 
<span class="lineNum">     187 </span>                :            :         /* The system memory base/limit etc... setup will be done when the
<span class="lineNum">     188 </span>                :            :          * user enables TCE via OPAL calls
<span class="lineNum">     189 </span>                :            :          */
<a name="190"><span class="lineNum">     190 </span>                :<span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     191 </span>                :            : 
<span class="lineNum">     192 </span>                :<span class="lineNoCov">          0 : static void p5ioc2_create_hub(struct dt_node *np)</span>
<span class="lineNum">     193 </span>                :            : {
<span class="lineNum">     194 </span>                :            :         struct p5ioc2 *ioc;
<span class="lineNum">     195 </span>                :            :         unsigned int i, id, irq;
<span class="lineNum">     196 </span>                :            :         char *path;
<span class="lineNum">     197 </span>                :            : 
<span class="lineNum">     198 </span>                :            :         /* Use the BUID extension as ID and add it to device-tree */
<span class="lineNum">     199 </span>                :<span class="lineNoCov">          0 :         id = dt_prop_get_u32(np, &quot;ibm,buid-ext&quot;);</span>
<span class="lineNum">     200 </span>                :<span class="lineNoCov">          0 :         path = dt_get_path(np); </span>
<span class="lineNum">     201 </span>                :<span class="lineNoCov">          0 :         printf(&quot;P5IOC2: Found at %s ID 0x%x\n&quot;, path, id);</span>
<span class="lineNum">     202 </span>                :<span class="lineNoCov">          0 :         free(path);</span>
<span class="lineNum">     203 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;ibm,opal-hubid&quot;, 0, id);</span>
<span class="lineNum">     204 </span>                :            : 
<span class="lineNum">     205 </span>                :            :         /* Load VPD LID */
<span class="lineNum">     206 </span>                :<span class="lineNoCov">          0 :         vpd_iohub_load(np);</span>
<span class="lineNum">     207 </span>                :            : 
<span class="lineNum">     208 </span>                :<span class="lineNoCov">          0 :         ioc = zalloc(sizeof(struct p5ioc2));</span>
<span class="lineNum">     209 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         if (!ioc)</span>
<span class="lineNum">     210 </span>                :<span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     211 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;hub.hub_id = id;</span>
<span class="lineNum">     212 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;hub.ops = &amp;p5ioc2_hub_ops;</span>
<span class="lineNum">     213 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;dt_node = np;</span>
<span class="lineNum">     214 </span>                :            : 
<span class="lineNum">     215 </span>                :            :         /* We assume SBAR == GX0 + some hard coded offset */
<span class="lineNum">     216 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;regs = (void *)dt_get_address(np, 0, NULL);</span>
<span class="lineNum">     217 </span>                :            : 
<span class="lineNum">     218 </span>                :            :         /* For debugging... */
<span class="lineNum">     219 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++)</span>
<span class="lineNum">     220 </span>                :<span class="lineNoCov">          0 :                 printf(&quot;P5IOC2: BAR%d = 0x%016llx M=0x%16llx\n&quot;, i,</span>
<span class="lineNum">     221 </span>                :<span class="lineNoCov">          0 :                        in_be64(ioc-&gt;regs + P5IOC2_BAR(i)),</span>
<span class="lineNum">     222 </span>                :<span class="lineNoCov">          0 :                        in_be64(ioc-&gt;regs + P5IOC2_BARM(i)));</span>
<span class="lineNum">     223 </span>                :            : 
<span class="lineNum">     224 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;host_chip = dt_get_chip_id(np);</span>
<span class="lineNum">     225 </span>                :            : 
<span class="lineNum">     226 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;gx_bus = dt_prop_get_u32(np, &quot;ibm,gx-index&quot;);</span>
<span class="lineNum">     227 </span>                :            : 
<span class="lineNum">     228 </span>                :            :         /* Rather than reading the BARs in P5IOC2, we &quot;know&quot; that
<span class="lineNum">     229 </span>                :            :          * BAR6 matches GX BAR 1 and BAR0 matches GX BAR 2. This
<span class="lineNum">     230 </span>                :            :          * is a bit fishy but will work for the few machines this
<span class="lineNum">     231 </span>                :            :          * is intended to work on
<span class="lineNum">     232 </span>                :            :          */
<span class="lineNum">     233 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;bar6 = dt_prop_get_u64(np, &quot;ibm,gx-bar-1&quot;);</span>
<span class="lineNum">     234 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;bar0 = dt_prop_get_u64(np, &quot;ibm,gx-bar-2&quot;);</span>
<span class="lineNum">     235 </span>                :            : 
<span class="lineNum">     236 </span>                :<span class="lineNoCov">          0 :         printf(&quot;DT BAR6 = 0x%016llx\n&quot;, ioc-&gt;bar6);</span>
<span class="lineNum">     237 </span>                :<span class="lineNoCov">          0 :         printf(&quot;DT BAR0 = 0x%016llx\n&quot;, ioc-&gt;bar0);</span>
<span class="lineNum">     238 </span>                :            : 
<span class="lineNum">     239 </span>                :            :         /* We setup the corresponding Calgary register bases and memory
<span class="lineNum">     240 </span>                :            :          * regions. Note: those cannot be used until the routing has
<span class="lineNum">     241 </span>                :            :          * been setup by inits
<span class="lineNum">     242 </span>                :            :          */
<span class="lineNum">     243 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;ca0_regs = (void *)ioc-&gt;bar6 + P5IOC2_CA0_REG_OFFSET;</span>
<span class="lineNum">     244 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;ca1_regs = (void *)ioc-&gt;bar6 + P5IOC2_CA1_REG_OFFSET;</span>
<span class="lineNum">     245 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;ca0_mm_region = ioc-&gt;bar0 + P5IOC2_CA0_MM_OFFSET;</span>
<span class="lineNum">     246 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;ca1_mm_region = ioc-&gt;bar0 + P5IOC2_CA1_MM_OFFSET;</span>
<span class="lineNum">     247 </span>                :            : 
<span class="lineNum">     248 </span>                :            :         /* Base of our BUIDs, will be refined later */
<span class="lineNum">     249 </span>                :<span class="lineNoCov">          0 :         ioc-&gt;buid_base = id &lt;&lt; 9;</span>
<span class="lineNum">     250 </span>                :            : 
<span class="lineNum">     251 </span>                :            :         /* Add interrupts: XXX These are the hub interrupts, we should add the
<span class="lineNum">     252 </span>                :            :          * calgary ones as well... but we don't handle any of them currently
<span class="lineNum">     253 </span>                :            :          * anyway.
<span class="lineNum">     254 </span>                :            :          */
<span class="lineNum">     255 </span>                :<span class="lineNoCov">          0 :         irq = (ioc-&gt;buid_base + 1) &lt;&lt; 4;</span>
<span class="lineNum">     256 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;interrupts&quot;, irq, irq + 1);</span>
<span class="lineNum">     257 </span>                :<span class="lineNoCov">          0 :         dt_add_property_cells(np, &quot;interrupt-base&quot;, irq);</span>
<span class="lineNum">     258 </span>                :            : 
<span class="lineNum">     259 </span>                :            : 
<span class="lineNum">     260 </span>                :            :         /* Now, we do the bulk of the inits */
<span class="lineNum">     261 </span>                :<span class="lineNoCov">          0 :         p5ioc2_inits(ioc);</span>
<span class="lineNum">     262 </span>                :<span class="lineNoCov">          0 :         p5ioc2_ca_init(ioc, 0);</span>
<span class="lineNum">     263 </span>                :<span class="lineNoCov">          0 :         p5ioc2_ca_init(ioc, 1);</span>
<span class="lineNum">     264 </span>                :            : 
<span class="lineNum">     265 </span>                :            :         /* So how do we know what PHBs to create ? Let's try all of them
<span class="lineNum">     266 </span>                :            :          * and we'll see if that causes problems. TODO: Use VPD !
<span class="lineNum">     267 </span>                :            :          */
<span class="lineNum">     268 </span>        [<span class="branchNoExec" title="Branch 1 was not executed"> # </span><span class="branchNoExec" title="Branch 2 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++)</span>
<span class="lineNum">     269 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_phb_setup(ioc, &amp;ioc-&gt;ca0_phbs[i], 0, i, true,</span>
<span class="lineNum">     270 </span>                :<span class="lineNoCov">          0 :                                  ioc-&gt;buid_base + P5IOC2_CA0_BUID + i + 1);</span>
<span class="lineNum">     271 </span>        [<span class="branchNoExec" title="Branch 0 was not executed"> # </span><span class="branchNoExec" title="Branch 1 was not executed"> # </span>]:<span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++)</span>
<span class="lineNum">     272 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_phb_setup(ioc, &amp;ioc-&gt;ca1_phbs[i], 1, i, true,</span>
<span class="lineNum">     273 </span>                :<span class="lineNoCov">          0 :                                  ioc-&gt;buid_base + P5IOC2_CA1_BUID + i + 1);</span>
<span class="lineNum">     274 </span>                :            : 
<span class="lineNum">     275 </span>                :            :         /* Reset delay... synchronous, hope we never do that as a
<span class="lineNum">     276 </span>                :            :          * result of an OPAL callback. We shouldn't really need this
<span class="lineNum">     277 </span>                :            :          * here and may fold it in the generic slot init sequence but
<span class="lineNum">     278 </span>                :            :          * it's not like we care much about that p5ioc2 code...
<span class="lineNum">     279 </span>                :            :          *
<span class="lineNum">     280 </span>                :            :          * This is mostly to give devices a chance to settle after
<span class="lineNum">     281 </span>                :            :          * having lifted the reset pin on PCI-X.
<span class="lineNum">     282 </span>                :            :          */
<span class="lineNum">     283 </span>                :<span class="lineNoCov">          0 :         time_wait_ms(1000);</span>
<span class="lineNum">     284 </span>                :            : 
<span class="lineNum">     285 </span>                :<span class="lineNoCov">          0 :         printf(&quot;P5IOC2: Initialization complete\n&quot;);</span>
<span class="lineNum">     286 </span>                :            : 
<span class="lineNum">     287 </span>                :<span class="lineNoCov">          0 :         cec_register(&amp;ioc-&gt;hub);</span>
<a name="288"><span class="lineNum">     288 </span>                :            : }</a>
<span class="lineNum">     289 </span>                :            : 
<span class="lineNum">     290 </span>                :<span class="lineCov">          1 : void probe_p5ioc2(void)</span>
<span class="lineNum">     291 </span>                :            : {
<span class="lineNum">     292 </span>                :            :         struct dt_node *np;
<span class="lineNum">     293 </span>                :            : 
<span class="lineNum">     294 </span>        [<span class="branchNoCov" title="Branch 1 was not taken"> - </span><span class="branchCov" title="Branch 2 was taken 1 time"> + </span>]:<span class="lineCov">          1 :         dt_for_each_compatible(dt_root, np, &quot;ibm,p5ioc2&quot;)</span>
<span class="lineNum">     295 </span>                :<span class="lineNoCov">          0 :                 p5ioc2_create_hub(np);</span>
<span class="lineNum">     296 </span>                :<span class="lineCov">          1 : }</span>
<span class="lineNum">     297 </span>                :            : 
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.9</a></td></tr>
  </table>
  <br>

</body>
</html>
