set_location IN_MUX_bfv_11_7_0_ 11 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_11_8_0_ 11 8 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_22_13_0_ 22 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_18_0_ 23 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_1_0_ 14 1 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_2_0_ 14 2 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_14_3_0_ 14 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_11_3_0_ 11 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_11_4_0_ 11 4 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_5_6_0_ 5 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_5_7_0_ 5 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_5_2_0_ 5 2 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_5_3_0_ 5 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_15_0_ 19 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_13_0_ 17 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_7_0_ 20 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_8_0_ 20 8 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_17_0_ 18 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_8_9_0_ 8 9 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_22_5_0_ 22 5 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_2_2_0_ 2 2 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_2_3_0_ 2 3 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_7_0_ 1 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_8_0_ 1 8 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_9_0_ 1 9 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_10_0_ 1 10 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_5_0_ 1 5 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_1_6_0_ 1 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_2_8_0_ 2 8 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_2_9_0_ 2 9 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_15_0_ 17 15 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_17_16_0_ 17 16 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_6_0_ 18 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_7_0_ 18 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_8_0_ 18 8 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_17_0_ 24 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_18_0_ 24 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_19_0_ 24 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_20_0_ 24 20 0 #ICE_CARRY_IN_MUX
set_location CONSTANT_ONE_LUT4 15 6 4 #SB_LUT4
set_location u_core.u_sump2.un1_d_addr_cry_0_c_THRU_CRY_0 11 7 0 #SB_CARRY
set_location u_core.u_sump2.un1_ctrl_13_reg_p1_1_THRU_LUT4_0 5 7 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc8_THRU_LUT4_0 19 15 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc20_THRU_LUT4_0 17 13 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt10_THRU_LUT4_0 20 8 1 #SB_LUT4
set_location u_mesa_pi_spi.rdy_p2_THRU_LUT4_0 12 6 2 #SB_LUT4
set_location u_mesa_pi_spi.rdy_p1_THRU_LUT4_0 12 6 0 #SB_LUT4
set_location u_mesa_pi_spi.rdy_meta_THRU_LUT4_0 13 5 5 #SB_LUT4
set_location u_mesa_pi_spi.rd_rdy_xfer_THRU_LUT4_0 13 9 4 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_9_THRU_LUT4_0 19 10 5 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_8_THRU_LUT4_0 20 9 6 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_7_THRU_LUT4_0 20 9 5 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_6_THRU_LUT4_0 20 9 4 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_5_THRU_LUT4_0 20 9 3 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_4_THRU_LUT4_0 19 10 6 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_31_THRU_LUT4_0 20 9 1 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_30_THRU_LUT4_0 20 9 0 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_3_THRU_LUT4_0 20 11 5 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_29_THRU_LUT4_0 20 9 2 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_28_THRU_LUT4_0 20 9 7 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_27_THRU_LUT4_0 20 11 7 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_26_THRU_LUT4_0 19 10 3 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_25_THRU_LUT4_0 19 10 2 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_24_THRU_LUT4_0 19 10 1 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_23_THRU_LUT4_0 20 11 6 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_22_THRU_LUT4_0 20 11 1 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_21_THRU_LUT4_0 19 10 0 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_20_THRU_LUT4_0 19 10 7 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_2_THRU_LUT4_0 17 6 2 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_19_THRU_LUT4_0 20 11 3 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_18_THRU_LUT4_0 20 11 2 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_17_THRU_LUT4_0 19 10 4 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_16_THRU_LUT4_0 20 11 0 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_15_THRU_LUT4_0 17 6 7 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_14_THRU_LUT4_0 17 6 6 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_13_THRU_LUT4_0 17 6 5 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_12_THRU_LUT4_0 17 6 4 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_11_THRU_LUT4_0 17 6 3 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_10_THRU_LUT4_0 20 11 4 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_1_THRU_LUT4_0 17 6 1 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer_0_THRU_LUT4_0 17 6 0 #SB_LUT4
set_location u_mesa_pi_spi.nib_sr_e_0_2_THRU_LUT4_0 24 12 2 #SB_LUT4
set_location u_mesa_pi_spi.nib_sr_e_0_1_THRU_LUT4_0 24 12 1 #SB_LUT4
set_location u_mesa_pi_spi.nib_sr_e_0_0_THRU_LUT4_0 24 12 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_9_THRU_LUT4_0 24 11 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_8_THRU_LUT4_0 23 16 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_7_THRU_LUT4_0 22 15 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_6_THRU_LUT4_0 17 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_5_THRU_LUT4_0 15 3 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_4_THRU_LUT4_0 15 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_30_THRU_LUT4_0 23 2 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_3_THRU_LUT4_0 15 4 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_29_THRU_LUT4_0 24 3 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_28_THRU_LUT4_0 18 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_27_THRU_LUT4_0 17 5 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_26_THRU_LUT4_0 20 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_25_THRU_LUT4_0 20 2 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_24_THRU_LUT4_0 24 2 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_23_THRU_LUT4_0 23 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_22_THRU_LUT4_0 18 2 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_21_THRU_LUT4_0 19 3 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_20_THRU_LUT4_0 22 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_2_THRU_LUT4_0 19 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_19_THRU_LUT4_0 24 5 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_18_THRU_LUT4_0 17 2 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_17_THRU_LUT4_0 24 4 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_16_THRU_LUT4_0 16 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_15_THRU_LUT4_0 24 6 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_14_THRU_LUT4_0 20 13 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_13_THRU_LUT4_0 17 4 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_12_THRU_LUT4_0 18 5 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_11_THRU_LUT4_0 17 3 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_10_THRU_LUT4_0 24 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_1_THRU_LUT4_0 19 2 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_0_THRU_LUT4_0 24 15 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_THRU_LUT4_0 24 16 0 #SB_LUT4
set_location u_mesa_pi_spi.cs_l_p2_THRU_LUT4_0 19 12 3 #SB_LUT4
set_location u_mesa_pi_spi.cs_l_p1_THRU_LUT4_0 19 12 4 #SB_LUT4
set_location u_mesa_pi_spi.cs_l_meta_THRU_LUT4_0 19 12 5 #SB_LUT4
set_location u_mesa_pi_spi.bit_cnt_RNIDUPD_1_u_mesa_pi_spi.rdy_loc_REP_LUT4_0 16 5 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.rx_in_rdy_p1_THRU_LUT4_0 12 14 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_7_THRU_LUT4_0 24 14 7 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_6_THRU_LUT4_0 24 14 5 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_5_THRU_LUT4_0 24 14 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_4_THRU_LUT4_0 24 14 1 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_3_THRU_LUT4_0 24 14 6 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_2_THRU_LUT4_0 24 14 4 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_1_THRU_LUT4_0 24 14 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_0_THRU_LUT4_0 24 14 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_rdy_p1_THRU_LUT4_0 19 15 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p3_0_THRU_LUT4_0 22 16 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p2_0_THRU_LUT4_0 22 16 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p1_0_THRU_LUT4_0 22 16 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rx_byte_rdy_p2_THRU_LUT4_0 20 17 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3_u_mesa_core.u_mesa2lb.lb_rd_loc_REP_LUT4_0 15 15 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_done_p1_THRU_LUT4_0 22 19 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_9_THRU_LUT4_0 17 19 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_8_THRU_LUT4_0 17 19 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_7_THRU_LUT4_0 17 19 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_6_THRU_LUT4_0 17 19 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_5_THRU_LUT4_0 19 18 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_4_THRU_LUT4_0 19 18 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_31_THRU_LUT4_0 18 20 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_30_THRU_LUT4_0 17 19 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_3_THRU_LUT4_0 17 19 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_29_THRU_LUT4_0 18 20 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_28_THRU_LUT4_0 18 20 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_27_THRU_LUT4_0 18 20 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_26_THRU_LUT4_0 17 19 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_25_THRU_LUT4_0 18 20 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_24_THRU_LUT4_0 19 16 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_23_THRU_LUT4_0 19 16 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_22_THRU_LUT4_0 18 20 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_21_THRU_LUT4_0 19 16 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_20_THRU_LUT4_0 19 16 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_2_THRU_LUT4_0 19 18 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_19_THRU_LUT4_0 19 16 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_18_THRU_LUT4_0 19 16 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_17_THRU_LUT4_0 19 16 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_16_THRU_LUT4_0 20 14 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_15_THRU_LUT4_0 20 14 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_14_THRU_LUT4_0 20 14 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_13_THRU_LUT4_0 20 14 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_12_THRU_LUT4_0 19 16 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_11_THRU_LUT4_0 20 14 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_10_THRU_LUT4_0 20 14 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_1_THRU_LUT4_0 20 14 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d_0_THRU_LUT4_0 20 14 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr_7_THRU_LUT4_0 18 17 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr_6_THRU_LUT4_0 18 17 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr_5_THRU_LUT4_0 19 14 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr_4_THRU_LUT4_0 19 14 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr_3_THRU_LUT4_0 19 14 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr_2_THRU_LUT4_0 18 17 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr_1_THRU_LUT4_0 19 14 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr_0_THRU_LUT4_0 19 14 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR_2_u_mesa_core.u_mesa2lb.ro_header_rdy_REP_LUT4_0 22 16 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_12_u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_REP_LUT4_0 19 17 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0_12_u_mesa_core.u_mesa2lb.lb_user_jk_e_REP_LUT4_0 19 17 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_9_THRU_LUT4_0 19 20 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_8_THRU_LUT4_0 19 20 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_7_THRU_LUT4_0 20 15 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_6_THRU_LUT4_0 20 15 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_5_THRU_LUT4_0 23 19 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_4_THRU_LUT4_0 23 19 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_31_THRU_LUT4_0 20 15 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_30_THRU_LUT4_0 20 15 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_3_THRU_LUT4_0 23 19 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_29_THRU_LUT4_0 20 16 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_28_THRU_LUT4_0 20 16 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_27_THRU_LUT4_0 19 19 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_26_THRU_LUT4_0 19 19 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_25_THRU_LUT4_0 19 19 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_24_THRU_LUT4_0 19 19 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_23_THRU_LUT4_0 20 15 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_22_THRU_LUT4_0 20 15 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_21_THRU_LUT4_0 20 16 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_20_THRU_LUT4_0 20 16 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_2_THRU_LUT4_0 19 20 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_19_THRU_LUT4_0 23 19 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_18_THRU_LUT4_0 19 20 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_17_THRU_LUT4_0 19 20 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_16_THRU_LUT4_0 19 19 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_15_THRU_LUT4_0 20 15 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_14_THRU_LUT4_0 23 19 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_13_THRU_LUT4_0 23 19 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_12_THRU_LUT4_0 23 19 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_11_THRU_LUT4_0 23 19 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_10_THRU_LUT4_0 19 20 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_1_THRU_LUT4_0 19 20 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_0_THRU_LUT4_0 20 15 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE_1_u_mesa_core.u_mesa2lb.dword_rdy_REP_LUT4_0 22 16 7 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_7_THRU_LUT4_0 20 19 7 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_6_THRU_LUT4_0 20 19 6 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_5_THRU_LUT4_0 20 19 5 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_4_THRU_LUT4_0 20 19 4 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_3_THRU_LUT4_0 20 19 3 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_2_THRU_LUT4_0 20 19 2 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_1_THRU_LUT4_0 20 19 1 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_THRU_LUT4_0 20 19 0 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1_THRU_LUT4_0 20 17 2 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F_1_u_mesa_core.u_mesa2ctrl.subslot_ctrl_8_REP_LUT4_0 20 18 5 #SB_LUT4
set_location u_mesa_core.tx_busy_sr_3_THRU_LUT4_0 18 13 6 #SB_LUT4
set_location u_mesa_core.tx_busy_sr_2_THRU_LUT4_0 18 12 1 #SB_LUT4
set_location u_mesa_core.tx_busy_sr_1_THRU_LUT4_0 18 12 5 #SB_LUT4
set_location u_mesa_core.tx_busy_sr_0_THRU_LUT4_0 18 12 6 #SB_LUT4
set_location u_core.u_sump2.xfer_clr_THRU_LUT4_0 12 7 3 #SB_LUT4
set_location u_core.u_sump2.user_addr_9_THRU_LUT4_0 11 8 5 #SB_LUT4
set_location u_core.u_sump2.user_addr_8_THRU_LUT4_0 11 8 3 #SB_LUT4
set_location u_core.u_sump2.user_addr_7_THRU_LUT4_0 11 8 4 #SB_LUT4
set_location u_core.u_sump2.user_addr_6_THRU_LUT4_0 11 6 6 #SB_LUT4
set_location u_core.u_sump2.user_addr_5_THRU_LUT4_0 11 6 5 #SB_LUT4
set_location u_core.u_sump2.user_addr_4_THRU_LUT4_0 11 6 4 #SB_LUT4
set_location u_core.u_sump2.user_addr_3_THRU_LUT4_0 11 6 3 #SB_LUT4
set_location u_core.u_sump2.user_addr_2_THRU_LUT4_0 11 6 2 #SB_LUT4
set_location u_core.u_sump2.user_addr_1_THRU_LUT4_0 11 6 1 #SB_LUT4
set_location u_core.u_sump2.user_addr_0_THRU_LUT4_0 11 6 0 #SB_LUT4
set_location u_core.u_sump2.triggered_jk_p1_THRU_LUT4_0 15 9 0 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_9_THRU_LUT4_0 6 2 1 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_8_THRU_LUT4_0 6 2 0 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_7_THRU_LUT4_0 6 3 7 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_6_THRU_LUT4_0 6 3 6 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_5_THRU_LUT4_0 6 3 5 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_4_THRU_LUT4_0 6 3 4 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_3_THRU_LUT4_0 6 3 3 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_2_THRU_LUT4_0 6 3 2 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_1_THRU_LUT4_0 6 3 1 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr_0_THRU_LUT4_0 6 3 0 #SB_LUT4
set_location u_core.u_sump2.trigger_or_p1_THRU_LUT4_0 7 3 5 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_9_THRU_LUT4_0 5 3 4 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_8_THRU_LUT4_0 5 4 0 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_7_THRU_LUT4_0 5 1 5 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_6_THRU_LUT4_0 5 1 4 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_5_THRU_LUT4_0 3 1 2 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_4_THRU_LUT4_0 3 1 1 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_3_THRU_LUT4_0 3 1 6 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_2_THRU_LUT4_0 3 1 5 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_15_THRU_LUT4_0 1 2 1 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_14_THRU_LUT4_0 3 2 2 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_13_THRU_LUT4_0 5 3 7 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_12_THRU_LUT4_0 5 4 2 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_11_THRU_LUT4_0 1 2 0 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_10_THRU_LUT4_0 3 2 1 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_1_THRU_LUT4_0 5 1 2 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1_0_THRU_LUT4_0 5 1 1 #SB_LUT4
set_location u_core.u_sump2.trigger_and_p1_THRU_LUT4_0 7 3 6 #SB_LUT4
set_location u_core.u_sump2.trigger_and_THRU_LUT4_0 14 3 0 #SB_LUT4
set_location u_core.u_sump2.rle_time_p1_22_THRU_LUT4_0 13 9 3 #SB_LUT4
set_location u_core.u_sump2.rle_pre_jk_p1_THRU_LUT4_0 13 8 7 #SB_LUT4
set_location u_core.u_sump2.rle_done_jk_p1_THRU_LUT4_0 13 9 0 #SB_LUT4
set_location u_core.u_sump2.events_p2_9_THRU_LUT4_0 11 2 2 #SB_LUT4
set_location u_core.u_sump2.events_p2_8_THRU_LUT4_0 11 2 1 #SB_LUT4
set_location u_core.u_sump2.events_p2_7_THRU_LUT4_0 9 3 2 #SB_LUT4
set_location u_core.u_sump2.events_p2_6_THRU_LUT4_0 9 3 6 #SB_LUT4
set_location u_core.u_sump2.events_p2_5_THRU_LUT4_0 11 4 5 #SB_LUT4
set_location u_core.u_sump2.events_p2_4_THRU_LUT4_0 11 4 2 #SB_LUT4
set_location u_core.u_sump2.events_p2_3_THRU_LUT4_0 10 4 2 #SB_LUT4
set_location u_core.u_sump2.events_p2_2_THRU_LUT4_0 10 4 1 #SB_LUT4
set_location u_core.u_sump2.events_p2_15_THRU_LUT4_0 10 2 3 #SB_LUT4
set_location u_core.u_sump2.events_p2_14_THRU_LUT4_0 10 2 7 #SB_LUT4
set_location u_core.u_sump2.events_p2_13_THRU_LUT4_0 10 3 4 #SB_LUT4
set_location u_core.u_sump2.events_p2_12_THRU_LUT4_0 10 2 6 #SB_LUT4
set_location u_core.u_sump2.events_p2_11_THRU_LUT4_0 10 2 2 #SB_LUT4
set_location u_core.u_sump2.events_p2_10_THRU_LUT4_0 10 3 1 #SB_LUT4
set_location u_core.u_sump2.events_p2_1_THRU_LUT4_0 10 1 1 #SB_LUT4
set_location u_core.u_sump2.events_p2_0_THRU_LUT4_0 10 1 3 #SB_LUT4
set_location u_core.u_sump2.events_p1_9_THRU_LUT4_0 11 2 4 #SB_LUT4
set_location u_core.u_sump2.events_p1_8_THRU_LUT4_0 10 1 5 #SB_LUT4
set_location u_core.u_sump2.events_p1_7_THRU_LUT4_0 9 4 4 #SB_LUT4
set_location u_core.u_sump2.events_p1_6_THRU_LUT4_0 9 3 3 #SB_LUT4
set_location u_core.u_sump2.events_p1_5_THRU_LUT4_0 11 5 4 #SB_LUT4
set_location u_core.u_sump2.events_p1_4_THRU_LUT4_0 11 5 3 #SB_LUT4
set_location u_core.u_sump2.events_p1_3_THRU_LUT4_0 10 4 3 #SB_LUT4
set_location u_core.u_sump2.events_p1_2_THRU_LUT4_0 9 5 0 #SB_LUT4
set_location u_core.u_sump2.events_p1_15_THRU_LUT4_0 9 2 4 #SB_LUT4
set_location u_core.u_sump2.events_p1_14_THRU_LUT4_0 9 2 1 #SB_LUT4
set_location u_core.u_sump2.events_p1_13_THRU_LUT4_0 10 4 7 #SB_LUT4
set_location u_core.u_sump2.events_p1_12_THRU_LUT4_0 10 2 5 #SB_LUT4
set_location u_core.u_sump2.events_p1_11_THRU_LUT4_0 10 2 0 #SB_LUT4
set_location u_core.u_sump2.events_p1_10_THRU_LUT4_0 9 3 7 #SB_LUT4
set_location u_core.u_sump2.events_p1_1_THRU_LUT4_0 9 1 4 #SB_LUT4
set_location u_core.u_sump2.events_p1_0_THRU_LUT4_0 9 2 2 #SB_LUT4
set_location u_core.u_sump2.events_loc_9_THRU_LUT4_0 11 4 3 #SB_LUT4
set_location u_core.u_sump2.events_loc_8_THRU_LUT4_0 9 1 5 #SB_LUT4
set_location u_core.u_sump2.events_loc_7_THRU_LUT4_0 9 5 2 #SB_LUT4
set_location u_core.u_sump2.events_loc_6_THRU_LUT4_0 9 3 1 #SB_LUT4
set_location u_core.u_sump2.events_loc_5_THRU_LUT4_0 7 8 6 #SB_LUT4
set_location u_core.u_sump2.events_loc_4_THRU_LUT4_0 6 9 3 #SB_LUT4
set_location u_core.u_sump2.events_loc_3_THRU_LUT4_0 5 4 5 #SB_LUT4
set_location u_core.u_sump2.events_loc_2_THRU_LUT4_0 6 4 2 #SB_LUT4
set_location u_core.u_sump2.events_loc_15_THRU_LUT4_0 7 4 1 #SB_LUT4
set_location u_core.u_sump2.events_loc_14_THRU_LUT4_0 7 4 7 #SB_LUT4
set_location u_core.u_sump2.events_loc_13_THRU_LUT4_0 7 4 5 #SB_LUT4
set_location u_core.u_sump2.events_loc_12_THRU_LUT4_0 8 2 6 #SB_LUT4
set_location u_core.u_sump2.events_loc_11_THRU_LUT4_0 8 6 4 #SB_LUT4
set_location u_core.u_sump2.events_loc_10_THRU_LUT4_0 8 1 7 #SB_LUT4
set_location u_core.u_sump2.events_loc_1_THRU_LUT4_0 10 8 7 #SB_LUT4
set_location u_core.u_sump2.events_loc_0_THRU_LUT4_0 9 5 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1_4_THRU_LUT4_0 11 4 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1_3_THRU_LUT4_0 10 5 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1_2_THRU_LUT4_0 9 9 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1_1_THRU_LUT4_0 16 7 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1_0_THRU_LUT4_0 15 8 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0_u_core.u_sump2.rd_inc_REP_LUT4_0 12 8 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_4_THRU_LUT4_0 14 8 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_3_THRU_LUT4_0 10 8 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_2_THRU_LUT4_0 10 8 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_1_THRU_LUT4_0 10 8 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_0_THRU_LUT4_0 13 6 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1_4_THRU_LUT4_0 10 8 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1_3_THRU_LUT4_0 10 9 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1_2_THRU_LUT4_0 9 6 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1_1_THRU_LUT4_0 8 6 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1_0_THRU_LUT4_0 8 7 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_4_THRU_LUT4_0 12 5 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_3_THRU_LUT4_0 12 5 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_2_THRU_LUT4_0 12 5 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_1_THRU_LUT4_0 12 5 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_loc_e_0_0_THRU_LUT4_0 12 5 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_9_THRU_LUT4_0 7 6 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_8_THRU_LUT4_0 8 7 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_7_THRU_LUT4_0 6 9 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_6_THRU_LUT4_0 6 8 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_5_THRU_LUT4_0 6 8 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_4_THRU_LUT4_0 7 8 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_31_THRU_LUT4_0 6 8 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_30_THRU_LUT4_0 7 8 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_3_THRU_LUT4_0 2 7 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_29_THRU_LUT4_0 6 7 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_28_THRU_LUT4_0 5 8 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_27_THRU_LUT4_0 6 7 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_26_THRU_LUT4_0 6 7 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_25_THRU_LUT4_0 5 7 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_24_THRU_LUT4_0 5 7 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_23_THRU_LUT4_0 6 7 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_22_THRU_LUT4_0 5 7 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_21_THRU_LUT4_0 7 8 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_20_THRU_LUT4_0 6 9 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_2_THRU_LUT4_0 2 7 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_19_THRU_LUT4_0 3 7 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_18_THRU_LUT4_0 3 6 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_17_THRU_LUT4_0 3 6 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_16_THRU_LUT4_0 3 6 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_15_THRU_LUT4_0 5 5 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_14_THRU_LUT4_0 5 5 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_13_THRU_LUT4_0 5 4 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_12_THRU_LUT4_0 5 4 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_11_THRU_LUT4_0 7 5 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_10_THRU_LUT4_0 6 5 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_1_THRU_LUT4_0 3 6 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_0_THRU_LUT4_0 3 6 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_9_THRU_LUT4_0 3 5 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_8_THRU_LUT4_0 8 8 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_7_THRU_LUT4_0 8 8 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_6_THRU_LUT4_0 8 8 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_5_THRU_LUT4_0 8 8 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_4_THRU_LUT4_0 8 8 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_31_THRU_LUT4_0 8 8 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_30_THRU_LUT4_0 8 8 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_3_THRU_LUT4_0 7 7 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_29_THRU_LUT4_0 7 7 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_28_THRU_LUT4_0 3 5 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_27_THRU_LUT4_0 7 7 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_26_THRU_LUT4_0 7 7 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_25_THRU_LUT4_0 7 7 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_24_THRU_LUT4_0 7 7 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_23_THRU_LUT4_0 7 7 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_22_THRU_LUT4_0 3 5 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_21_THRU_LUT4_0 7 7 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_20_THRU_LUT4_0 8 8 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_2_THRU_LUT4_0 3 5 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_19_THRU_LUT4_0 3 5 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_18_THRU_LUT4_0 3 5 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_17_THRU_LUT4_0 3 4 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_16_THRU_LUT4_0 3 5 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_15_THRU_LUT4_0 3 4 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_14_THRU_LUT4_0 3 4 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_13_THRU_LUT4_0 3 4 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_12_THRU_LUT4_0 3 4 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_11_THRU_LUT4_0 3 5 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_10_THRU_LUT4_0 3 4 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_1_THRU_LUT4_0 3 4 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_0_THRU_LUT4_0 3 4 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0_4_THRU_LUT4_0 8 4 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0_3_THRU_LUT4_0 8 4 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0_2_THRU_LUT4_0 8 4 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0_1_THRU_LUT4_0 8 4 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0_0_THRU_LUT4_0 8 4 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_9_THRU_LUT4_0 8 5 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_8_THRU_LUT4_0 8 5 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_7_THRU_LUT4_0 8 5 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_6_THRU_LUT4_0 8 5 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_5_THRU_LUT4_0 8 5 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_4_THRU_LUT4_0 8 5 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_3_THRU_LUT4_0 8 5 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_2_THRU_LUT4_0 8 5 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_15_THRU_LUT4_0 8 3 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_14_THRU_LUT4_0 8 3 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_13_THRU_LUT4_0 8 3 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_12_THRU_LUT4_0 8 3 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_11_THRU_LUT4_0 8 3 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_10_THRU_LUT4_0 8 3 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_1_THRU_LUT4_0 8 3 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg_0_THRU_LUT4_0 8 3 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_9_THRU_LUT4_0 9 7 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_8_THRU_LUT4_0 1 4 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_7_THRU_LUT4_0 1 4 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_6_THRU_LUT4_0 1 4 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_5_THRU_LUT4_0 1 4 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_4_THRU_LUT4_0 1 1 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_3_THRU_LUT4_0 2 6 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_2_THRU_LUT4_0 9 7 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_1_THRU_LUT4_0 9 7 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg_0_THRU_LUT4_0 9 7 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_31_THRU_LUT4_0 2 4 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_30_THRU_LUT4_0 2 4 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_29_THRU_LUT4_0 2 4 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_28_THRU_LUT4_0 2 4 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_27_THRU_LUT4_0 2 4 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_26_THRU_LUT4_0 2 4 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_25_THRU_LUT4_0 2 4 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_24_THRU_LUT4_0 2 4 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_23_THRU_LUT4_0 6 1 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_22_THRU_LUT4_0 6 1 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_21_THRU_LUT4_0 6 1 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_20_THRU_LUT4_0 6 1 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_19_THRU_LUT4_0 6 1 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_18_THRU_LUT4_0 6 1 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_17_THRU_LUT4_0 6 1 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg_16_THRU_LUT4_0 6 1 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_9_THRU_LUT4_0 12 3 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_8_THRU_LUT4_0 12 3 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_7_THRU_LUT4_0 12 3 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_6_THRU_LUT4_0 12 3 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_5_THRU_LUT4_0 12 3 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_4_THRU_LUT4_0 12 3 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_31_THRU_LUT4_0 12 3 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_30_THRU_LUT4_0 12 2 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_3_THRU_LUT4_0 14 4 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_29_THRU_LUT4_0 14 4 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_28_THRU_LUT4_0 14 4 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_27_THRU_LUT4_0 14 4 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_26_THRU_LUT4_0 14 4 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_25_THRU_LUT4_0 14 4 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_24_THRU_LUT4_0 14 4 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_23_THRU_LUT4_0 13 2 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_22_THRU_LUT4_0 14 4 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_21_THRU_LUT4_0 13 2 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_20_THRU_LUT4_0 13 2 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_2_THRU_LUT4_0 13 2 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_19_THRU_LUT4_0 13 2 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_18_THRU_LUT4_0 13 2 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_17_THRU_LUT4_0 13 2 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_16_THRU_LUT4_0 13 2 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_15_THRU_LUT4_0 12 2 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_14_THRU_LUT4_0 12 2 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_13_THRU_LUT4_0 12 2 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_12_THRU_LUT4_0 12 2 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_11_THRU_LUT4_0 12 2 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_10_THRU_LUT4_0 12 3 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_1_THRU_LUT4_0 12 2 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg_0_THRU_LUT4_0 12 2 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_04_reg_e_0_3_THRU_LUT4_0 7 2 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_04_reg_e_0_2_THRU_LUT4_0 7 2 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_04_reg_e_0_1_THRU_LUT4_0 7 2 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_04_reg_e_0_0_THRU_LUT4_0 7 2 0 #SB_LUT4
set_location u_core.u_sump2.complete_jk_p1_THRU_LUT4_0 16 7 6 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNIV0US2_3_u_core.u_sump2.d_addr_3_REP_LUT4_0 10 9 5 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNIRRSS2_2_u_core.u_sump2.d_addr_2_REP_LUT4_0 10 9 2 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNINV4T2_9_u_core.u_sump2.d_addr_9_REP_LUT4_0 11 9 4 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNINMRS2_1_u_core.u_sump2.d_addr_1_REP_LUT4_0 12 7 6 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNIKT7R2_0_u_core.u_sump2.d_addr_0_REP_LUT4_0 13 7 3 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNIJQ3T2_8_u_core.u_sump2.d_addr_8_REP_LUT4_0 12 7 1 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNIFL2T2_7_u_core.u_sump2.d_addr_7_REP_LUT4_0 12 9 2 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNIBG1T2_6_u_core.u_sump2.d_addr_6_REP_LUT4_0 10 7 3 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNI7B0T2_5_u_core.u_sump2.d_addr_5_REP_LUT4_0 10 7 4 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNI36VS2_4_u_core.u_sump2.d_addr_4_REP_LUT4_0 10 7 2 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_9_THRU_LUT4_0 2 5 3 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_8_THRU_LUT4_0 12 7 2 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_7_THRU_LUT4_0 10 7 7 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_6_THRU_LUT4_0 9 6 3 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_5_THRU_LUT4_0 2 7 4 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_4_THRU_LUT4_0 3 7 3 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_3_THRU_LUT4_0 7 8 4 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_2_THRU_LUT4_0 10 9 4 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_1_THRU_LUT4_0 15 5 0 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_0_THRU_LUT4_0 13 7 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_9_THRU_LUT4_0 14 6 5 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_8_THRU_LUT4_0 14 6 1 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_7_THRU_LUT4_0 13 8 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_63_THRU_LUT4_0 18 9 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_62_THRU_LUT4_0 14 11 6 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_61_THRU_LUT4_0 13 11 5 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_60_THRU_LUT4_0 13 11 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_6_THRU_LUT4_0 15 9 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_59_THRU_LUT4_0 15 11 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_58_THRU_LUT4_0 19 11 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_57_THRU_LUT4_0 14 12 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_56_THRU_LUT4_0 14 12 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_55_THRU_LUT4_0 19 11 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_54_THRU_LUT4_0 14 9 1 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_53_THRU_LUT4_0 16 12 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_52_THRU_LUT4_0 16 13 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_51_THRU_LUT4_0 20 12 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_50_THRU_LUT4_0 16 11 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_5_THRU_LUT4_0 14 11 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_49_THRU_LUT4_0 17 10 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_48_THRU_LUT4_0 17 9 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_47_THRU_LUT4_0 15 5 1 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_46_THRU_LUT4_0 19 8 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_45_THRU_LUT4_0 16 6 2 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_44_THRU_LUT4_0 17 7 6 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_43_THRU_LUT4_0 17 10 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_42_THRU_LUT4_0 17 8 2 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_41_THRU_LUT4_0 14 6 6 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_40_THRU_LUT4_0 14 6 2 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_4_THRU_LUT4_0 14 8 1 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_39_THRU_LUT4_0 12 1 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_38_THRU_LUT4_0 9 2 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_37_THRU_LUT4_0 14 5 5 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_36_THRU_LUT4_0 12 1 1 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_35_THRU_LUT4_0 5 10 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_34_THRU_LUT4_0 15 10 2 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_33_THRU_LUT4_0 12 6 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_32_THRU_LUT4_0 11 10 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_3_THRU_LUT4_0 13 5 0 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_2_THRU_LUT4_0 15 10 0 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_15_THRU_LUT4_0 17 7 5 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_14_THRU_LUT4_0 17 7 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_13_THRU_LUT4_0 16 6 1 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_12_THRU_LUT4_0 16 7 1 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_11_THRU_LUT4_0 17 10 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_10_THRU_LUT4_0 17 8 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_1_THRU_LUT4_0 14 6 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1_0_THRU_LUT4_0 11 10 6 #SB_LUT4
set_location u_core.u_sump2.b_do_9_THRU_LUT4_0 15 7 7 #SB_LUT4
set_location u_core.u_sump2.b_do_8_THRU_LUT4_0 16 8 7 #SB_LUT4
set_location u_core.u_sump2.b_do_7_THRU_LUT4_0 14 8 0 #SB_LUT4
set_location u_core.u_sump2.b_do_6_THRU_LUT4_0 15 9 4 #SB_LUT4
set_location u_core.u_sump2.b_do_5_THRU_LUT4_0 14 11 2 #SB_LUT4
set_location u_core.u_sump2.b_do_47_THRU_LUT4_0 19 11 5 #SB_LUT4
set_location u_core.u_sump2.b_do_46_THRU_LUT4_0 14 12 0 #SB_LUT4
set_location u_core.u_sump2.b_do_45_THRU_LUT4_0 13 11 3 #SB_LUT4
set_location u_core.u_sump2.b_do_44_THRU_LUT4_0 14 11 5 #SB_LUT4
set_location u_core.u_sump2.b_do_43_THRU_LUT4_0 13 11 0 #SB_LUT4
set_location u_core.u_sump2.b_do_42_THRU_LUT4_0 19 11 4 #SB_LUT4
set_location u_core.u_sump2.b_do_41_THRU_LUT4_0 15 15 5 #SB_LUT4
set_location u_core.u_sump2.b_do_40_THRU_LUT4_0 14 12 5 #SB_LUT4
set_location u_core.u_sump2.b_do_4_THRU_LUT4_0 13 11 4 #SB_LUT4
set_location u_core.u_sump2.b_do_39_THRU_LUT4_0 18 10 5 #SB_LUT4
set_location u_core.u_sump2.b_do_38_THRU_LUT4_0 14 12 2 #SB_LUT4
set_location u_core.u_sump2.b_do_37_THRU_LUT4_0 17 10 5 #SB_LUT4
set_location u_core.u_sump2.b_do_36_THRU_LUT4_0 16 13 5 #SB_LUT4
set_location u_core.u_sump2.b_do_35_THRU_LUT4_0 20 12 4 #SB_LUT4
set_location u_core.u_sump2.b_do_34_THRU_LUT4_0 18 11 2 #SB_LUT4
set_location u_core.u_sump2.b_do_33_THRU_LUT4_0 17 10 0 #SB_LUT4
set_location u_core.u_sump2.b_do_32_THRU_LUT4_0 18 9 3 #SB_LUT4
set_location u_core.u_sump2.b_do_3_THRU_LUT4_0 14 5 7 #SB_LUT4
set_location u_core.u_sump2.b_do_2_THRU_LUT4_0 17 9 5 #SB_LUT4
set_location u_core.u_sump2.b_do_15_THRU_LUT4_0 17 7 7 #SB_LUT4
set_location u_core.u_sump2.b_do_14_THRU_LUT4_0 16 8 5 #SB_LUT4
set_location u_core.u_sump2.b_do_13_THRU_LUT4_0 16 6 5 #SB_LUT4
set_location u_core.u_sump2.b_do_12_THRU_LUT4_0 16 7 3 #SB_LUT4
set_location u_core.u_sump2.b_do_11_THRU_LUT4_0 18 9 0 #SB_LUT4
set_location u_core.u_sump2.b_do_10_THRU_LUT4_0 16 7 4 #SB_LUT4
set_location u_core.u_sump2.b_do_1_THRU_LUT4_0 15 5 6 #SB_LUT4
set_location u_core.u_sump2.b_do_0_31_THRU_LUT4_0 15 5 5 #SB_LUT4
set_location u_core.u_sump2.b_do_0_30_THRU_LUT4_0 19 6 6 #SB_LUT4
set_location u_core.u_sump2.b_do_0_29_THRU_LUT4_0 16 6 4 #SB_LUT4
set_location u_core.u_sump2.b_do_0_28_THRU_LUT4_0 15 5 7 #SB_LUT4
set_location u_core.u_sump2.b_do_0_27_THRU_LUT4_0 12 6 4 #SB_LUT4
set_location u_core.u_sump2.b_do_0_26_THRU_LUT4_0 14 6 3 #SB_LUT4
set_location u_core.u_sump2.b_do_0_25_THRU_LUT4_0 13 4 6 #SB_LUT4
set_location u_core.u_sump2.b_do_0_24_THRU_LUT4_0 13 4 7 #SB_LUT4
set_location u_core.u_sump2.b_do_0_23_THRU_LUT4_0 12 1 6 #SB_LUT4
set_location u_core.u_sump2.b_do_0_22_THRU_LUT4_0 9 1 0 #SB_LUT4
set_location u_core.u_sump2.b_do_0_21_THRU_LUT4_0 12 1 2 #SB_LUT4
set_location u_core.u_sump2.b_do_0_20_THRU_LUT4_0 12 1 0 #SB_LUT4
set_location u_core.u_sump2.b_do_0_19_THRU_LUT4_0 5 11 5 #SB_LUT4
set_location u_core.u_sump2.b_do_0_18_THRU_LUT4_0 5 10 3 #SB_LUT4
set_location u_core.u_sump2.b_do_0_17_THRU_LUT4_0 9 9 1 #SB_LUT4
set_location u_core.u_sump2.b_do_0_16_THRU_LUT4_0 9 12 3 #SB_LUT4
set_location u_core.u_sump2.b_do_0_THRU_LUT4_0 13 4 2 #SB_LUT4
set_location u_core.u_sump2.armed_jk_p1_THRU_LUT4_0 11 10 4 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_p1_THRU_LUT4_0 10 8 4 #SB_LUT4
set_location u_core.u_sump2.a_we_p2_THRU_LUT4_0 6 5 4 #SB_LUT4
set_location u_core.u_sump2.a_we_p1_THRU_LUT4_0 6 5 1 #SB_LUT4
set_location u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1_0_u_core.u_sump2.a_di_p2_CR63_adreg_0_REP_LUT4_0 1 2 4 #SB_LUT4
set_location u_core.u_sump2.a_di_9_THRU_LUT4_0 7 6 4 #SB_LUT4
set_location u_core.u_sump2.a_di_8_THRU_LUT4_0 5 10 1 #SB_LUT4
set_location u_core.u_sump2.a_di_7_THRU_LUT4_0 5 10 0 #SB_LUT4
set_location u_core.u_sump2.a_di_6_THRU_LUT4_0 3 11 7 #SB_LUT4
set_location u_core.u_sump2.a_di_5_THRU_LUT4_0 3 11 6 #SB_LUT4
set_location u_core.u_sump2.a_di_47_THRU_LUT4_0 3 11 5 #SB_LUT4
set_location u_core.u_sump2.a_di_46_THRU_LUT4_0 3 11 4 #SB_LUT4
set_location u_core.u_sump2.a_di_45_THRU_LUT4_0 3 11 3 #SB_LUT4
set_location u_core.u_sump2.a_di_44_THRU_LUT4_0 3 11 2 #SB_LUT4
set_location u_core.u_sump2.a_di_43_THRU_LUT4_0 3 9 6 #SB_LUT4
set_location u_core.u_sump2.a_di_42_THRU_LUT4_0 3 11 0 #SB_LUT4
set_location u_core.u_sump2.a_di_41_THRU_LUT4_0 3 10 7 #SB_LUT4
set_location u_core.u_sump2.a_di_40_THRU_LUT4_0 3 10 6 #SB_LUT4
set_location u_core.u_sump2.a_di_4_THRU_LUT4_0 3 9 5 #SB_LUT4
set_location u_core.u_sump2.a_di_39_THRU_LUT4_0 3 10 4 #SB_LUT4
set_location u_core.u_sump2.a_di_38_THRU_LUT4_0 3 10 3 #SB_LUT4
set_location u_core.u_sump2.a_di_37_THRU_LUT4_0 3 10 2 #SB_LUT4
set_location u_core.u_sump2.a_di_36_THRU_LUT4_0 3 10 1 #SB_LUT4
set_location u_core.u_sump2.a_di_35_THRU_LUT4_0 3 10 0 #SB_LUT4
set_location u_core.u_sump2.a_di_34_THRU_LUT4_0 10 5 4 #SB_LUT4
set_location u_core.u_sump2.a_di_33_THRU_LUT4_0 17 9 4 #SB_LUT4
set_location u_core.u_sump2.a_di_32_THRU_LUT4_0 18 9 7 #SB_LUT4
set_location u_core.u_sump2.a_di_31_THRU_LUT4_0 13 5 6 #SB_LUT4
set_location u_core.u_sump2.a_di_30_THRU_LUT4_0 15 5 3 #SB_LUT4
set_location u_core.u_sump2.a_di_3_THRU_LUT4_0 10 5 2 #SB_LUT4
set_location u_core.u_sump2.a_di_29_THRU_LUT4_0 8 7 1 #SB_LUT4
set_location u_core.u_sump2.a_di_28_THRU_LUT4_0 10 5 0 #SB_LUT4
set_location u_core.u_sump2.a_di_27_THRU_LUT4_0 6 4 4 #SB_LUT4
set_location u_core.u_sump2.a_di_26_THRU_LUT4_0 5 4 6 #SB_LUT4
set_location u_core.u_sump2.a_di_25_THRU_LUT4_0 2 7 1 #SB_LUT4
set_location u_core.u_sump2.a_di_24_THRU_LUT4_0 5 4 4 #SB_LUT4
set_location u_core.u_sump2.a_di_23_THRU_LUT4_0 5 5 4 #SB_LUT4
set_location u_core.u_sump2.a_di_22_THRU_LUT4_0 5 3 2 #SB_LUT4
set_location u_core.u_sump2.a_di_21_THRU_LUT4_0 5 5 5 #SB_LUT4
set_location u_core.u_sump2.a_di_20_THRU_LUT4_0 5 1 7 #SB_LUT4
set_location u_core.u_sump2.a_di_2_THRU_LUT4_0 7 5 2 #SB_LUT4
set_location u_core.u_sump2.a_di_19_THRU_LUT4_0 7 4 6 #SB_LUT4
set_location u_core.u_sump2.a_di_18_THRU_LUT4_0 5 7 1 #SB_LUT4
set_location u_core.u_sump2.a_di_17_THRU_LUT4_0 9 1 7 #SB_LUT4
set_location u_core.u_sump2.a_di_16_THRU_LUT4_0 7 5 6 #SB_LUT4
set_location u_core.u_sump2.a_di_15_THRU_LUT4_0 15 5 2 #SB_LUT4
set_location u_core.u_sump2.a_di_14_THRU_LUT4_0 11 2 3 #SB_LUT4
set_location u_core.u_sump2.a_di_13_THRU_LUT4_0 8 2 7 #SB_LUT4
set_location u_core.u_sump2.a_di_12_THRU_LUT4_0 5 1 6 #SB_LUT4
set_location u_core.u_sump2.a_di_11_THRU_LUT4_0 14 7 4 #SB_LUT4
set_location u_core.u_sump2.a_di_10_THRU_LUT4_0 13 4 5 #SB_LUT4
set_location u_core.u_sump2.a_di_1_THRU_LUT4_0 7 4 0 #SB_LUT4
set_location u_core.u_sump2.a_di_0_THRU_LUT4_0 13 4 3 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_9_THRU_LUT4_0 13 5 1 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_8_THRU_LUT4_0 6 4 7 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_7_THRU_LUT4_0 8 2 5 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_6_THRU_LUT4_0 8 2 3 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_5_THRU_LUT4_0 8 2 1 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_4_THRU_LUT4_0 12 9 7 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_3_THRU_LUT4_0 11 9 5 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_2_THRU_LUT4_0 11 9 3 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_1_THRU_LUT4_0 11 9 1 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2_0_THRU_LUT4_0 15 10 4 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_9_THRU_LUT4_0 6 6 7 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_8_THRU_LUT4_0 6 7 1 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_7_THRU_LUT4_0 8 2 4 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_6_THRU_LUT4_0 7 8 7 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_5_THRU_LUT4_0 7 8 3 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_4_THRU_LUT4_0 10 9 6 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_3_THRU_LUT4_0 10 9 1 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_2_THRU_LUT4_0 11 9 2 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_1_THRU_LUT4_0 11 9 0 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1_0_THRU_LUT4_0 8 9 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_7_THRU_LUT4_0 9 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_6_THRU_LUT4_0 9 12 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_5_THRU_LUT4_0 9 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_4_THRU_LUT4_0 9 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_3_THRU_LUT4_0 8 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_2_THRU_LUT4_0 9 13 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_1_THRU_LUT4_0 9 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_0_THRU_LUT4_0 9 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_9_THRU_LUT4_0 5 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_8_THRU_LUT4_0 5 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_7_THRU_LUT4_0 5 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_6_THRU_LUT4_0 5 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_5_THRU_LUT4_0 5 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_4_THRU_LUT4_0 5 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_31_THRU_LUT4_0 5 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_30_THRU_LUT4_0 15 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_3_THRU_LUT4_0 15 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_29_THRU_LUT4_0 9 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_28_THRU_LUT4_0 15 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_27_THRU_LUT4_0 15 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_26_THRU_LUT4_0 15 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_25_THRU_LUT4_0 15 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_24_THRU_LUT4_0 15 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_23_THRU_LUT4_0 15 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_22_THRU_LUT4_0 11 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_21_THRU_LUT4_0 11 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_20_THRU_LUT4_0 11 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_2_THRU_LUT4_0 11 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_19_THRU_LUT4_0 11 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_18_THRU_LUT4_0 11 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_17_THRU_LUT4_0 11 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_16_THRU_LUT4_0 11 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_15_THRU_LUT4_0 10 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_14_THRU_LUT4_0 10 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_13_THRU_LUT4_0 10 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_12_THRU_LUT4_0 10 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_11_THRU_LUT4_0 10 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_10_THRU_LUT4_0 10 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_1_THRU_LUT4_0 10 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg_0_THRU_LUT4_0 10 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_9_THRU_LUT4_0 3 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_8_THRU_LUT4_0 3 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_7_THRU_LUT4_0 3 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_6_THRU_LUT4_0 3 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_5_THRU_LUT4_0 3 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_4_THRU_LUT4_0 3 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_31_THRU_LUT4_0 10 20 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_30_THRU_LUT4_0 10 20 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_3_THRU_LUT4_0 10 20 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_29_THRU_LUT4_0 10 20 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_28_THRU_LUT4_0 10 20 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_27_THRU_LUT4_0 15 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_26_THRU_LUT4_0 10 20 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_25_THRU_LUT4_0 10 20 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_24_THRU_LUT4_0 15 17 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_23_THRU_LUT4_0 15 17 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_22_THRU_LUT4_0 15 17 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_21_THRU_LUT4_0 15 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_20_THRU_LUT4_0 10 20 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_2_THRU_LUT4_0 15 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_19_THRU_LUT4_0 15 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_18_THRU_LUT4_0 15 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_17_THRU_LUT4_0 6 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_16_THRU_LUT4_0 6 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_15_THRU_LUT4_0 6 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_14_THRU_LUT4_0 6 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_13_THRU_LUT4_0 6 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_12_THRU_LUT4_0 6 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_11_THRU_LUT4_0 6 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_10_THRU_LUT4_0 12 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_1_THRU_LUT4_0 7 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg_0_THRU_LUT4_0 6 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_9_THRU_LUT4_0 3 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_8_THRU_LUT4_0 3 15 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_7_THRU_LUT4_0 3 15 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_6_THRU_LUT4_0 3 15 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_5_THRU_LUT4_0 3 15 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_4_THRU_LUT4_0 3 15 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_31_THRU_LUT4_0 3 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_30_THRU_LUT4_0 3 15 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_3_THRU_LUT4_0 12 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_29_THRU_LUT4_0 12 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_28_THRU_LUT4_0 12 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_27_THRU_LUT4_0 12 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_26_THRU_LUT4_0 12 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_25_THRU_LUT4_0 12 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_24_THRU_LUT4_0 12 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_23_THRU_LUT4_0 12 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_22_THRU_LUT4_0 9 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_21_THRU_LUT4_0 9 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_20_THRU_LUT4_0 9 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_2_THRU_LUT4_0 9 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_19_THRU_LUT4_0 9 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_18_THRU_LUT4_0 9 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_17_THRU_LUT4_0 9 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_16_THRU_LUT4_0 9 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_15_THRU_LUT4_0 2 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_14_THRU_LUT4_0 2 12 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_13_THRU_LUT4_0 2 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_12_THRU_LUT4_0 2 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_11_THRU_LUT4_0 2 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_10_THRU_LUT4_0 2 12 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_1_THRU_LUT4_0 2 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg_0_THRU_LUT4_0 2 12 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_9_THRU_LUT4_0 16 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_8_THRU_LUT4_0 16 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_7_THRU_LUT4_0 9 20 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_6_THRU_LUT4_0 5 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_5_THRU_LUT4_0 9 20 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_4_THRU_LUT4_0 16 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_31_THRU_LUT4_0 9 20 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_30_THRU_LUT4_0 9 20 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_3_THRU_LUT4_0 16 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_29_THRU_LUT4_0 10 17 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_28_THRU_LUT4_0 16 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_27_THRU_LUT4_0 15 20 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_26_THRU_LUT4_0 16 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_25_THRU_LUT4_0 15 20 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_24_THRU_LUT4_0 16 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_23_THRU_LUT4_0 15 20 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_22_THRU_LUT4_0 13 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_21_THRU_LUT4_0 15 20 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_20_THRU_LUT4_0 10 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_2_THRU_LUT4_0 16 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_19_THRU_LUT4_0 5 17 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_18_THRU_LUT4_0 16 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_17_THRU_LUT4_0 10 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_16_THRU_LUT4_0 16 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_15_THRU_LUT4_0 16 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_14_THRU_LUT4_0 13 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_13_THRU_LUT4_0 5 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_12_THRU_LUT4_0 16 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_11_THRU_LUT4_0 5 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_10_THRU_LUT4_0 16 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_1_THRU_LUT4_0 5 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg_0_THRU_LUT4_0 5 14 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_9_THRU_LUT4_0 16 20 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_8_THRU_LUT4_0 3 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_7_THRU_LUT4_0 6 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_6_THRU_LUT4_0 3 12 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_5_THRU_LUT4_0 6 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_4_THRU_LUT4_0 3 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_31_THRU_LUT4_0 6 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_30_THRU_LUT4_0 6 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_3_THRU_LUT4_0 3 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_29_THRU_LUT4_0 3 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_28_THRU_LUT4_0 15 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_27_THRU_LUT4_0 15 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_26_THRU_LUT4_0 15 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_25_THRU_LUT4_0 15 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_24_THRU_LUT4_0 3 12 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_23_THRU_LUT4_0 12 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_22_THRU_LUT4_0 11 15 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_21_THRU_LUT4_0 12 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_20_THRU_LUT4_0 7 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_2_THRU_LUT4_0 12 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_19_THRU_LUT4_0 12 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_18_THRU_LUT4_0 3 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_17_THRU_LUT4_0 3 12 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_16_THRU_LUT4_0 3 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_15_THRU_LUT4_0 3 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_14_THRU_LUT4_0 3 14 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_13_THRU_LUT4_0 3 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_12_THRU_LUT4_0 7 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_11_THRU_LUT4_0 3 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_10_THRU_LUT4_0 3 14 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_1_THRU_LUT4_0 3 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg_0_THRU_LUT4_0 3 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_9_THRU_LUT4_0 7 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_8_THRU_LUT4_0 8 11 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_7_THRU_LUT4_0 7 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_6_THRU_LUT4_0 11 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_5_THRU_LUT4_0 7 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_4_THRU_LUT4_0 9 11 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_31_THRU_LUT4_0 7 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_30_THRU_LUT4_0 7 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_3_THRU_LUT4_0 7 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_29_THRU_LUT4_0 7 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_28_THRU_LUT4_0 14 20 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_27_THRU_LUT4_0 14 20 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_26_THRU_LUT4_0 14 20 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_25_THRU_LUT4_0 14 20 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_24_THRU_LUT4_0 9 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_23_THRU_LUT4_0 14 20 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_22_THRU_LUT4_0 14 20 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_21_THRU_LUT4_0 14 20 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_20_THRU_LUT4_0 14 20 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_2_THRU_LUT4_0 7 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_19_THRU_LUT4_0 5 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_18_THRU_LUT4_0 5 12 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_17_THRU_LUT4_0 9 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_16_THRU_LUT4_0 5 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_15_THRU_LUT4_0 9 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_14_THRU_LUT4_0 9 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_13_THRU_LUT4_0 5 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_12_THRU_LUT4_0 5 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_11_THRU_LUT4_0 5 12 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_10_THRU_LUT4_0 9 15 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_1_THRU_LUT4_0 5 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg_0_THRU_LUT4_0 5 12 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_9_THRU_LUT4_0 1 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_8_THRU_LUT4_0 5 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_7_THRU_LUT4_0 10 12 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_6_THRU_LUT4_0 1 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_5_THRU_LUT4_0 11 17 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_4_THRU_LUT4_0 9 10 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_31_THRU_LUT4_0 11 17 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_30_THRU_LUT4_0 11 17 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_3_THRU_LUT4_0 11 13 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_29_THRU_LUT4_0 11 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_28_THRU_LUT4_0 11 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_27_THRU_LUT4_0 11 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_26_THRU_LUT4_0 11 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_25_THRU_LUT4_0 11 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_24_THRU_LUT4_0 13 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_23_THRU_LUT4_0 13 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_22_THRU_LUT4_0 13 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_21_THRU_LUT4_0 13 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_20_THRU_LUT4_0 13 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_2_THRU_LUT4_0 13 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_19_THRU_LUT4_0 13 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_18_THRU_LUT4_0 13 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_17_THRU_LUT4_0 13 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_16_THRU_LUT4_0 5 13 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_15_THRU_LUT4_0 5 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_14_THRU_LUT4_0 5 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_13_THRU_LUT4_0 5 13 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_12_THRU_LUT4_0 5 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_11_THRU_LUT4_0 5 13 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_10_THRU_LUT4_0 5 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_1_THRU_LUT4_0 5 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg_0_THRU_LUT4_0 6 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_9_THRU_LUT4_0 16 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_8_THRU_LUT4_0 14 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_7_THRU_LUT4_0 16 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_6_THRU_LUT4_0 16 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_5_THRU_LUT4_0 16 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_4_THRU_LUT4_0 16 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_31_THRU_LUT4_0 16 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_30_THRU_LUT4_0 16 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_3_THRU_LUT4_0 17 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_29_THRU_LUT4_0 17 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_28_THRU_LUT4_0 17 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_27_THRU_LUT4_0 17 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_26_THRU_LUT4_0 17 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_25_THRU_LUT4_0 17 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_24_THRU_LUT4_0 17 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_23_THRU_LUT4_0 17 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_22_THRU_LUT4_0 18 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_21_THRU_LUT4_0 18 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_20_THRU_LUT4_0 18 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_2_THRU_LUT4_0 18 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_19_THRU_LUT4_0 18 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_18_THRU_LUT4_0 18 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_17_THRU_LUT4_0 18 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_16_THRU_LUT4_0 18 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_15_THRU_LUT4_0 14 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_14_THRU_LUT4_0 16 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_13_THRU_LUT4_0 14 14 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_12_THRU_LUT4_0 14 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_11_THRU_LUT4_0 14 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_10_THRU_LUT4_0 14 14 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_1_THRU_LUT4_0 14 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg_0_THRU_LUT4_0 14 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_7_THRU_LUT4_0 5 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_6_THRU_LUT4_0 5 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_5_THRU_LUT4_0 5 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_4_THRU_LUT4_0 5 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_31_THRU_LUT4_0 5 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_30_THRU_LUT4_0 5 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_3_THRU_LUT4_0 12 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_29_THRU_LUT4_0 12 20 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_28_THRU_LUT4_0 10 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_27_THRU_LUT4_0 12 20 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_26_THRU_LUT4_0 12 20 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_25_THRU_LUT4_0 12 20 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_24_THRU_LUT4_0 12 20 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_23_THRU_LUT4_0 12 20 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_22_THRU_LUT4_0 12 20 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_21_THRU_LUT4_0 12 20 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_20_THRU_LUT4_0 10 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_2_THRU_LUT4_0 10 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_19_THRU_LUT4_0 10 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_18_THRU_LUT4_0 10 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_17_THRU_LUT4_0 10 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_1_THRU_LUT4_0 10 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg_0_THRU_LUT4_0 10 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_8_THRU_LUT4_0 2 13 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_7_THRU_LUT4_0 2 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_6_THRU_LUT4_0 7 17 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_5_THRU_LUT4_0 2 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_4_THRU_LUT4_0 2 13 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_31_THRU_LUT4_0 2 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_30_THRU_LUT4_0 8 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_3_THRU_LUT4_0 2 13 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_29_THRU_LUT4_0 2 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_28_THRU_LUT4_0 12 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_27_THRU_LUT4_0 13 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_26_THRU_LUT4_0 12 13 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_25_THRU_LUT4_0 7 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_24_THRU_LUT4_0 12 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_23_THRU_LUT4_0 14 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_22_THRU_LUT4_0 7 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_21_THRU_LUT4_0 12 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_20_THRU_LUT4_0 9 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_2_THRU_LUT4_0 12 13 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_19_THRU_LUT4_0 12 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_18_THRU_LUT4_0 12 13 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_17_THRU_LUT4_0 2 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg_1_THRU_LUT4_0 12 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_8_THRU_LUT4_0 10 6 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_7_THRU_LUT4_0 10 6 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_6_THRU_LUT4_0 10 6 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_5_THRU_LUT4_0 10 6 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_4_THRU_LUT4_0 10 6 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_31_THRU_LUT4_0 14 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_30_THRU_LUT4_0 15 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_3_THRU_LUT4_0 15 14 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_29_THRU_LUT4_0 15 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_28_THRU_LUT4_0 15 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_27_THRU_LUT4_0 15 14 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_26_THRU_LUT4_0 15 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_25_THRU_LUT4_0 15 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_24_THRU_LUT4_0 10 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_23_THRU_LUT4_0 14 13 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_22_THRU_LUT4_0 14 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_21_THRU_LUT4_0 14 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_20_THRU_LUT4_0 14 13 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_2_THRU_LUT4_0 15 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_19_THRU_LUT4_0 14 13 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_18_THRU_LUT4_0 14 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_17_THRU_LUT4_0 10 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg_1_THRU_LUT4_0 14 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_8_THRU_LUT4_0 3 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_7_THRU_LUT4_0 3 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_6_THRU_LUT4_0 3 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_5_THRU_LUT4_0 3 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_4_THRU_LUT4_0 3 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_31_THRU_LUT4_0 9 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_30_THRU_LUT4_0 9 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_3_THRU_LUT4_0 8 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_29_THRU_LUT4_0 9 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_28_THRU_LUT4_0 9 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_27_THRU_LUT4_0 9 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_26_THRU_LUT4_0 9 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_25_THRU_LUT4_0 8 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_24_THRU_LUT4_0 8 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_23_THRU_LUT4_0 8 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_22_THRU_LUT4_0 9 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_21_THRU_LUT4_0 8 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_20_THRU_LUT4_0 6 11 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_2_THRU_LUT4_0 8 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_19_THRU_LUT4_0 8 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_18_THRU_LUT4_0 9 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_17_THRU_LUT4_0 6 11 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg_1_THRU_LUT4_0 8 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_9_THRU_LUT4_0 15 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_8_THRU_LUT4_0 5 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_7_THRU_LUT4_0 5 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_6_THRU_LUT4_0 5 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_5_THRU_LUT4_0 5 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_4_THRU_LUT4_0 5 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_31_THRU_LUT4_0 5 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_30_THRU_LUT4_0 5 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_3_THRU_LUT4_0 15 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_29_THRU_LUT4_0 15 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_28_THRU_LUT4_0 5 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_27_THRU_LUT4_0 15 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_26_THRU_LUT4_0 15 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_25_THRU_LUT4_0 15 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_24_THRU_LUT4_0 15 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_23_THRU_LUT4_0 15 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_22_THRU_LUT4_0 13 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_21_THRU_LUT4_0 13 12 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_20_THRU_LUT4_0 13 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_2_THRU_LUT4_0 13 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_19_THRU_LUT4_0 13 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_18_THRU_LUT4_0 13 12 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_17_THRU_LUT4_0 13 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_16_THRU_LUT4_0 10 10 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_15_THRU_LUT4_0 10 10 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_14_THRU_LUT4_0 10 10 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_13_THRU_LUT4_0 10 10 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_12_THRU_LUT4_0 10 10 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_11_THRU_LUT4_0 10 10 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_10_THRU_LUT4_0 10 10 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_1_THRU_LUT4_0 10 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg_0_THRU_LUT4_0 13 12 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_9_THRU_LUT4_0 2 11 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_8_THRU_LUT4_0 2 11 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_7_THRU_LUT4_0 2 11 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_6_THRU_LUT4_0 2 11 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_5_THRU_LUT4_0 2 11 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_4_THRU_LUT4_0 2 11 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_31_THRU_LUT4_0 2 11 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_30_THRU_LUT4_0 2 11 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_3_THRU_LUT4_0 2 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_29_THRU_LUT4_0 2 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_28_THRU_LUT4_0 2 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_27_THRU_LUT4_0 2 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_26_THRU_LUT4_0 2 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_25_THRU_LUT4_0 2 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_24_THRU_LUT4_0 2 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_23_THRU_LUT4_0 2 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_22_THRU_LUT4_0 2 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_21_THRU_LUT4_0 2 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_20_THRU_LUT4_0 2 14 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_2_THRU_LUT4_0 2 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_19_THRU_LUT4_0 2 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_18_THRU_LUT4_0 2 14 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_17_THRU_LUT4_0 2 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_16_THRU_LUT4_0 2 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_15_THRU_LUT4_0 3 8 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_14_THRU_LUT4_0 3 8 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_13_THRU_LUT4_0 3 8 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_12_THRU_LUT4_0 3 8 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_11_THRU_LUT4_0 3 8 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_10_THRU_LUT4_0 3 8 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_1_THRU_LUT4_0 3 8 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg_0_THRU_LUT4_0 3 8 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_9_THRU_LUT4_0 12 11 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_8_THRU_LUT4_0 11 11 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_7_THRU_LUT4_0 12 11 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_6_THRU_LUT4_0 12 11 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_5_THRU_LUT4_0 11 11 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_4_THRU_LUT4_0 12 11 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_31_THRU_LUT4_0 12 11 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_30_THRU_LUT4_0 12 11 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_3_THRU_LUT4_0 13 10 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_29_THRU_LUT4_0 13 10 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_28_THRU_LUT4_0 13 10 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_27_THRU_LUT4_0 13 10 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_26_THRU_LUT4_0 13 10 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_25_THRU_LUT4_0 13 10 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_24_THRU_LUT4_0 13 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_23_THRU_LUT4_0 13 10 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_22_THRU_LUT4_0 11 11 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_21_THRU_LUT4_0 11 11 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_20_THRU_LUT4_0 11 11 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_2_THRU_LUT4_0 12 11 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_19_THRU_LUT4_0 12 11 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_18_THRU_LUT4_0 14 10 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_17_THRU_LUT4_0 11 11 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_16_THRU_LUT4_0 11 11 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_15_THRU_LUT4_0 14 10 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_14_THRU_LUT4_0 11 11 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_13_THRU_LUT4_0 14 10 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_12_THRU_LUT4_0 14 10 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_11_THRU_LUT4_0 14 10 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_10_THRU_LUT4_0 14 10 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_1_THRU_LUT4_0 14 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg_0_THRU_LUT4_0 14 10 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_9_THRU_LUT4_0 2 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_8_THRU_LUT4_0 2 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_7_THRU_LUT4_0 2 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_6_THRU_LUT4_0 2 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_5_THRU_LUT4_0 2 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_4_THRU_LUT4_0 2 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_31_THRU_LUT4_0 2 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_30_THRU_LUT4_0 2 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_3_THRU_LUT4_0 6 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_29_THRU_LUT4_0 6 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_28_THRU_LUT4_0 6 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_27_THRU_LUT4_0 6 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_26_THRU_LUT4_0 6 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_25_THRU_LUT4_0 6 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_24_THRU_LUT4_0 6 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_23_THRU_LUT4_0 6 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_22_THRU_LUT4_0 2 19 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_21_THRU_LUT4_0 2 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_20_THRU_LUT4_0 2 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_2_THRU_LUT4_0 2 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_19_THRU_LUT4_0 2 19 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_18_THRU_LUT4_0 2 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_17_THRU_LUT4_0 2 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_16_THRU_LUT4_0 2 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_15_THRU_LUT4_0 2 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_14_THRU_LUT4_0 2 15 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_13_THRU_LUT4_0 2 15 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_12_THRU_LUT4_0 2 15 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_11_THRU_LUT4_0 2 15 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_10_THRU_LUT4_0 2 15 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_1_THRU_LUT4_0 2 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg_0_THRU_LUT4_0 2 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_9_THRU_LUT4_0 10 7 5 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_8_THRU_LUT4_0 10 5 1 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_5_THRU_LUT4_0 5 10 5 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_3_THRU_LUT4_0 6 6 0 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_20_THRU_LUT4_0 5 11 7 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_15_THRU_LUT4_0 9 5 3 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_14_THRU_LUT4_0 18 10 7 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_13_THRU_LUT4_0 6 4 1 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_12_THRU_LUT4_0 9 4 1 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_11_THRU_LUT4_0 8 6 1 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1_10_THRU_LUT4_0 10 7 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_2_THRU_LUT4_0 13 9 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_1_THRU_LUT4_0 17 11 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_0_THRU_LUT4_0 17 11 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pinZ0_THRU_LUT4_0 15 8 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_9_THRU_LUT4_0 17 17 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_8_THRU_LUT4_0 17 17 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_7_THRU_LUT4_0 16 14 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_6_THRU_LUT4_0 16 15 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_5_THRU_LUT4_0 14 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_4_THRU_LUT4_0 17 14 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_3_THRU_LUT4_0 14 15 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_2_THRU_LUT4_0 14 15 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_11_THRU_LUT4_0 18 14 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_10_THRU_LUT4_0 18 15 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_1_THRU_LUT4_0 16 14 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1_0_THRU_LUT4_0 16 14 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_9_THRU_LUT4_0 17 17 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_8_THRU_LUT4_0 17 17 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_7_THRU_LUT4_0 16 15 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_6_THRU_LUT4_0 16 15 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_5_THRU_LUT4_0 17 14 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_4_THRU_LUT4_0 17 14 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_3_THRU_LUT4_0 14 15 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_2_THRU_LUT4_0 14 15 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_11_THRU_LUT4_0 18 19 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_10_THRU_LUT4_0 18 15 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_1_THRU_LUT4_0 16 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1_0_THRU_LUT4_0 16 14 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_1_THRU_LUT4_0 16 12 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_0_THRU_LUT4_0 16 12 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_2_THRU_LUT4_0 18 10 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m8_0_a3_u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_7_REP_LUT4_0 19 6 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3__m4_0_a3_u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_8_REP_LUT4_0 19 8 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_9_THRU_LUT4_0 18 8 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_8_THRU_LUT4_0 18 8 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_7_THRU_LUT4_0 19 6 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_6_THRU_LUT4_0 19 6 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_5_THRU_LUT4_0 18 8 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_4_THRU_LUT4_0 18 8 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_3_THRU_LUT4_0 19 8 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_2_THRU_LUT4_0 19 6 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_16_THRU_LUT4_0 17 8 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_15_THRU_LUT4_0 18 8 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_14_THRU_LUT4_0 18 8 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_13_THRU_LUT4_0 17 11 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_12_THRU_LUT4_0 18 8 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_11_THRU_LUT4_0 19 8 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_10_THRU_LUT4_0 19 7 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_1_THRU_LUT4_0 19 7 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1_0_THRU_LUT4_0 19 7 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 17 9 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 12 9 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 12 10 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 14 9 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 14 9 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 14 7 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 18 9 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 12 9 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 14 7 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 15 7 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 7 20 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 16 19 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 6 20 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 8 20 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1Z0Z_0_THRU_LUT4_0 8 20 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 5 20 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 6 20 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 6 20 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 7 20 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 16 19 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 6 20 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 6 20 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 3 20 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 5 20 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 3 20 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 3 19 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 3 18 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 3 18 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 3 18 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 3 18 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 3 18 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 2 17 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 15 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 2 20 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 2 20 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 6 20 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 2 17 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 20 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 18 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 20 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 14 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 17 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 3 18 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 18 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 18 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 2 17 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 2 17 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 18 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 2 17 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 17 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 17 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 19 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 17 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 19 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 19 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 14 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 14 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 15 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 15 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 15 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 14 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 16 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 1 16 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 16 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 16 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 5 11 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 14 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 2 10 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 2 10 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 2 10 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 1 14 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 1 11 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 9 9 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 1 11 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 1 11 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 9 9 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 3 9 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 3 7 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 3 11 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1Z0Z_0_THRU_LUT4_0 3 10 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 9 6 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 5 9 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 9 9 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 5 9 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 5 10 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 11 10 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 9 9 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 15 10 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 12 10 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 13 9 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 11 5 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 13 5 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 13 5 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 12 4 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 12 4 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 9 1 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 13 6 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 9 3 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 8 1 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 8 1 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 13 1 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 13 5 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 13 4 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 13 1 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 11 4 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 11 5 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 12 4 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 13 3 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 14 5 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 13 3 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 14 6 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 16 19 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 13 4 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 12 9 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 13 8 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1_THRU_LUT4_0 3 18 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_3_THRU_LUT4_0 6 20 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_2_THRU_LUT4_0 5 20 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_1_THRU_LUT4_0 3 18 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1_0_THRU_LUT4_0 3 19 6 #SB_LUT4
set_location u_core.lb_wr_d_p1_9_THRU_LUT4_0 16 19 3 #SB_LUT4
set_location u_core.lb_wr_d_p1_8_THRU_LUT4_0 16 19 2 #SB_LUT4
set_location u_core.lb_wr_d_p1_7_THRU_LUT4_0 16 19 1 #SB_LUT4
set_location u_core.lb_wr_d_p1_6_THRU_LUT4_0 16 19 0 #SB_LUT4
set_location u_core.lb_wr_d_p1_5_THRU_LUT4_0 17 20 7 #SB_LUT4
set_location u_core.lb_wr_d_p1_4_THRU_LUT4_0 17 20 6 #SB_LUT4
set_location u_core.lb_wr_d_p1_31_THRU_LUT4_0 17 20 5 #SB_LUT4
set_location u_core.lb_wr_d_p1_30_THRU_LUT4_0 17 20 4 #SB_LUT4
set_location u_core.lb_wr_d_p1_3_THRU_LUT4_0 17 20 3 #SB_LUT4
set_location u_core.lb_wr_d_p1_29_THRU_LUT4_0 17 20 2 #SB_LUT4
set_location u_core.lb_wr_d_p1_28_THRU_LUT4_0 17 20 1 #SB_LUT4
set_location u_core.lb_wr_d_p1_27_THRU_LUT4_0 17 20 0 #SB_LUT4
set_location u_core.lb_wr_d_p1_26_THRU_LUT4_0 18 19 7 #SB_LUT4
set_location u_core.lb_wr_d_p1_25_THRU_LUT4_0 18 19 6 #SB_LUT4
set_location u_core.lb_wr_d_p1_24_THRU_LUT4_0 18 15 5 #SB_LUT4
set_location u_core.lb_wr_d_p1_23_THRU_LUT4_0 17 13 7 #SB_LUT4
set_location u_core.lb_wr_d_p1_22_THRU_LUT4_0 18 19 3 #SB_LUT4
set_location u_core.lb_wr_d_p1_21_THRU_LUT4_0 18 19 2 #SB_LUT4
set_location u_core.lb_wr_d_p1_20_THRU_LUT4_0 18 19 1 #SB_LUT4
set_location u_core.lb_wr_d_p1_2_THRU_LUT4_0 18 19 0 #SB_LUT4
set_location u_core.lb_wr_d_p1_19_THRU_LUT4_0 18 13 7 #SB_LUT4
set_location u_core.lb_wr_d_p1_18_THRU_LUT4_0 19 13 4 #SB_LUT4
set_location u_core.lb_wr_d_p1_17_THRU_LUT4_0 18 13 5 #SB_LUT4
set_location u_core.lb_wr_d_p1_16_THRU_LUT4_0 18 14 5 #SB_LUT4
set_location u_core.lb_wr_d_p1_15_THRU_LUT4_0 18 13 3 #SB_LUT4
set_location u_core.lb_wr_d_p1_14_THRU_LUT4_0 18 13 2 #SB_LUT4
set_location u_core.lb_wr_d_p1_13_THRU_LUT4_0 18 13 1 #SB_LUT4
set_location u_core.lb_wr_d_p1_12_THRU_LUT4_0 18 13 0 #SB_LUT4
set_location u_core.lb_wr_d_p1_11_THRU_LUT4_0 9 6 7 #SB_LUT4
set_location u_core.lb_wr_d_p1_10_THRU_LUT4_0 9 6 5 #SB_LUT4
set_location u_core.lb_wr_d_p1_1_THRU_LUT4_0 9 2 6 #SB_LUT4
set_location u_core.lb_wr_d_p1_0_THRU_LUT4_0 9 9 4 #SB_LUT4
set_location u_core.events_din_9_THRU_LUT4_0 8 6 5 #SB_LUT4
set_location u_core.events_din_8_THRU_LUT4_0 9 6 0 #SB_LUT4
set_location u_core.events_din_7_THRU_LUT4_0 9 5 4 #SB_LUT4
set_location u_core.events_din_6_THRU_LUT4_0 5 8 2 #SB_LUT4
set_location u_core.events_din_5_THRU_LUT4_0 7 8 5 #SB_LUT4
set_location u_core.events_din_4_THRU_LUT4_0 6 9 2 #SB_LUT4
set_location u_core.events_din_3_THRU_LUT4_0 3 7 2 #SB_LUT4
set_location u_core.events_din_23_THRU_LUT4_0 5 8 3 #SB_LUT4
set_location u_core.events_din_22_THRU_LUT4_0 5 9 5 #SB_LUT4
set_location u_core.events_din_21_THRU_LUT4_0 6 8 5 #SB_LUT4
set_location u_core.events_din_20_THRU_LUT4_0 6 9 7 #SB_LUT4
set_location u_core.events_din_2_THRU_LUT4_0 2 7 2 #SB_LUT4
set_location u_core.events_din_19_THRU_LUT4_0 2 7 7 #SB_LUT4
set_location u_core.events_din_18_THRU_LUT4_0 2 7 0 #SB_LUT4
set_location u_core.events_din_17_THRU_LUT4_0 6 6 4 #SB_LUT4
set_location u_core.events_din_16_THRU_LUT4_0 6 6 6 #SB_LUT4
set_location u_core.events_din_15_THRU_LUT4_0 7 5 7 #SB_LUT4
set_location u_core.events_din_14_THRU_LUT4_0 7 5 3 #SB_LUT4
set_location u_core.events_din_13_THRU_LUT4_0 6 4 3 #SB_LUT4
set_location u_core.events_din_12_THRU_LUT4_0 6 4 6 #SB_LUT4
set_location u_core.events_din_11_THRU_LUT4_0 8 6 2 #SB_LUT4
set_location u_core.events_din_10_THRU_LUT4_0 7 4 4 #SB_LUT4
set_location u_core.events_din_1_THRU_LUT4_0 12 6 7 #SB_LUT4
set_location u_core.events_din_0_THRU_LUT4_0 12 6 6 #SB_LUT4
set_location lb_wr_p1_THRU_LUT4_0 16 13 1 #SB_LUT4
set_location lb_rd_rdy_p1_THRU_LUT4_0 18 10 2 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[14] 17 6 6 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.packet_jk_RNO 22 14 1 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[15] 16 7 2 #SB_DFF
set_location u_core.u_sump2.b_do_p1[47] 15 5 1 #SB_DFF
set_location u_core.u_gpio_core.lb_0020_reg[8] 2 16 6 #SB_DFFE
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_21_c_RNO 10 2 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_9_c_RNO 14 15 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr[5] 24 14 3 #SB_DFFE
set_location u_core.u_sump2.ctrl_07_reg[1] 9 7 1 #SB_DFFE
set_location u_core.u_sump2.ctrl_06_reg[29] 2 4 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[5] 11 17 7 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNO[0] 3 3 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[20] 6 11 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[1] 12 10 5 #SB_DFF
set_location u_core.u_sump2.post_trig_cnt[6] 1 5 6 #SB_DFFSR
set_location u_core.u_sump2.ctrl_06_reg[18] 6 1 2 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[59] 15 11 3 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[7] 1 7 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[25] 7 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_1[5] 8 13 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_45_c_RNO 18 9 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l 5 9 1 #SB_DFF
set_location u_core.u_sump2.ram_rd_d_RNO[4] 14 8 6 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_9_c_RNO 10 3 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[24] 9 16 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_1 7 20 3 #SB_LUT4
set_location u_core.events_din[23] 5 8 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[24] 10 16 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[4] 23 19 4 #SB_DFFE
set_location u_core.u_sump2.un1_post_trig_cnt_cry_0_c 1 5 0 #SB_CARRY
set_location u_core.u_sump2.ram_rd_d[6] 14 7 0 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[12] 12 2 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[10] 3 8 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c 20 8 0 #SB_CARRY
set_location u_core.lb_rd_d[21] 19 13 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[54] 24 9 2 #SB_DFFNES
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[29] 10 11 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_1_c 20 7 0 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO 1 16 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_out 2 10 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[19] 20 3 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_04_reg_e_0_RNIMM432[1] 7 3 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[1] 7 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[17] 3 12 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[3] 18 10 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[1] 3 11 1 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[4] 22 13 4 #SB_LUT4
set_location u_core.u_sump2.trigger_or_RNO_4 10 4 6 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1[1] 15 5 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[18] 13 15 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[9] 8 16 1 #SB_DFFSR
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[15] 17 8 5 #SB_DFF
set_location u_core.u_sump2.b_do[47] 19 11 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[24] 12 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[3] 7 19 2 #SB_DFFE
set_location u_mesa_pi_spi.id_bit_cnt_RNIBMMK4[6] 23 9 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[21] 7 7 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[20] 13 16 3 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[12] 19 16 0 #SB_DFFE
set_location u_core.u_sump2.ctrl_05_reg[1] 12 2 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO 7 20 4 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[7] 20 9 5 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_4_c 23 18 4 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_wr_d[9] 17 19 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[26] 17 18 3 #SB_DFFE
set_location u_core.u_sump2.triggered_jk 1 3 1 #SB_DFFSS
set_location u_core.u_sump2.d_addr[9] 11 9 4 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNIRVGK_0[4] 10 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[2] 8 19 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out 7 20 4 #SB_DFF
set_location u_core.u_sump2.user_addr_RNIUP211[0] 11 7 1 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_6_c 1 7 6 #SB_CARRY
set_location u_core.lb_rd_d_RNO[29] 18 11 3 #SB_LUT4
set_location test_cnt_RNO[15] 24 18 7 #SB_LUT4
set_location u_core.u_sump2.un1_a_addr_cry_3_c 8 9 2 #SB_CARRY
set_location u_core.u_gpio_core.lb_0024_reg[13] 14 10 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl_RNO 18 14 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[2] 17 15 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[11] 18 7 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO 14 9 7 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_RNO_3 1 4 6 #SB_LUT4
set_location u_core.lb_rd_d[6] 18 10 1 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[3] 22 5 3 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNILDFE[1] 20 17 3 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[14] 17 7 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO 8 1 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[8] 22 4 7 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[7] 23 14 1 #SB_LUT4
set_location u_core.u_sump2.events_pre[6] 9 3 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[23] 14 19 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1[2] 8 12 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[23] 14 16 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[6] 2 11 4 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[37] 14 5 5 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[11] 3 5 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[22] 11 15 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[24] 12 17 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[9] 16 18 7 #SB_DFFE
set_location u_core.u_gpio_core.gpio_pin_q_1[12] 9 4 1 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[24] 19 10 1 #SB_DFFE
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_7_c 2 2 7 #SB_CARRY
set_location u_core.u_sump2.rle_time_RNO[22] 1 9 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[25] 15 19 2 #SB_DFFE
set_location u_core.u_sump2.rle_time[10] 1 8 2 #SB_DFFSR
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_2_c 5 6 2 #SB_CARRY
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_14[4] 12 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_3[4] 5 15 4 #SB_LUT4
set_location u_core.lb_rd_d[19] 20 12 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[18] 12 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[22] 11 15 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[1] 17 15 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0094_reg[13] 2 12 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[26] 16 3 0 #SB_DFFNS
set_location u_mesa_pi_spi.miso_sr[1] 23 6 6 #SB_DFFNS
set_location u_core.u_sump2.ram_rd_d_RNO[27] 15 12 6 #SB_LUT4
set_location u_core.u_sump2.events_loc[7] 9 5 2 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[1] 3 4 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[27] 15 18 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[55] 24 9 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_3 22 14 2 #SB_LUT4
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_9_c 5 2 6 #SB_CARRY
set_location u_core.u_sump2.a_addr_RNO[3] 7 10 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[2] 18 6 2 #SB_DFF
set_location u_mesa_core.u_mesa_decode.packet_done_RNO_2 22 14 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_rdy_RNIRE24 22 17 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[1] 22 18 5 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[14] 3 3 6 #SB_DFFSS
set_location u_core.u_sump2.trigger_delay_p1[4] 3 1 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[9] 8 12 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_23_RNIP0JM 22 11 1 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[6] 22 12 1 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr[2] 6 3 2 #SB_DFFE
set_location u_core.u_sump2.a_di[20] 5 1 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0084_reg[16] 5 13 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_0 1 15 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l 3 20 1 #SB_DFF
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[3] 20 19 3 #SB_DFFE
set_location u_core.u_sump2.a_addr[3] 7 10 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[14] 16 18 6 #SB_DFFE
set_location u_core.u_sump2.events_p2[10] 10 3 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[16] 12 15 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[13] 17 11 1 #SB_LUT4
set_location u_core.u_sump2.a_di[46] 3 11 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[23] 2 18 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_8 23 16 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_rst_3_RNIPMM9 16 4 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[29] 12 20 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0038_reg[30] 8 17 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_11 17 3 0 #SB_DFFNR
set_location u_mesa_pi_spi.id_bit_cnt_RNO[0] 22 5 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_byte_rdy_RNO 18 12 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[32] 22 9 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[2] 13 12 4 #SB_DFFE
set_location u_core.events_din[15] 7 5 7 #SB_DFF
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_1_c_RNO 5 1 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[0] 3 6 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO 13 3 6 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[19] 20 12 2 #SB_DFF
set_location u_core.u_gpio_core.lb_0090_reg[16] 16 16 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[31] 11 17 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[4] 2 16 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[15] 18 8 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_ctrl_p1 1 14 0 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt[2] 22 5 2 #SB_DFFNER
set_location u_core.u_sump2.un1_post_trig_cnt_cry_6_c 1 5 6 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[1] 6 13 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_15_c 19 15 2 #SB_CARRY
set_location u_core.u_sump2.b_do[34] 18 11 2 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_1[4] 7 10 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[17] 10 15 5 #SB_DFF
set_location u_core.u_gpio_core.lb_009c_reg[15] 10 18 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0090_reg[9] 16 17 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[9] 1 13 1 #SB_DFFE
set_location u_core.events_din[4] 6 9 2 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_RNIBLPK_0[3] 23 5 6 #SB_LUT4
set_location u_core.u_sump2.rle_time[26] 1 10 2 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[10] 9 15 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[17] 13 12 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[2] 12 11 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_27_c 20 7 5 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_1 15 7 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[2] 23 18 2 #SB_LUT4
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_0_c_RNO 3 6 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[12] 6 11 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[26] 14 17 5 #SB_LUT4
set_location u_mesa_pi_spi.rd_rdy_xfer 13 9 4 #SB_DFF
set_location u_core.u_sump2.triggered_jk_RNI92RC 2 6 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[28] 5 8 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0088_reg[11] 5 12 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[3] 1 19 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[23] 12 18 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[18] 9 18 0 #SB_DFFE
set_location mesa_id_req_RNO_1 20 18 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[19] 3 7 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[7] 6 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[28] 17 17 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[8] 7 11 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[8] 19 20 1 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.dword_sr[20] 20 16 3 #SB_DFFE
set_location u_core.u_sump2.a_we_p2 6 5 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[2] 1 16 2 #SB_DFF
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p1[0] 22 16 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[7] 6 12 0 #SB_LUT4
set_location test_cnt[10] 24 18 2 #SB_DFF
set_location u_core.u_sump2.post_trig_cnt_RNO[5] 1 5 5 #SB_LUT4
set_location u_core.u_sump2.a_di[37] 3 10 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[6] 5 17 0 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_RNIMAJ91[6] 23 5 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[28] 13 17 5 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt[5] 22 12 0 #SB_DFFSR
set_location u_mesa_core.u_mesa2lb.wr_jk_RNIC0QQ 19 17 7 #SB_LUT4
set_location u_core.u_sump2.b_do[10] 16 7 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[15] 9 15 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[2] 18 6 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out 1 20 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out 1 16 4 #SB_DFF
set_location test_cnt_cry_c[21] 24 19 5 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_wr_d[5] 19 18 4 #SB_DFFE
set_location u_core.u_sump2.rle_done_jk_RNO 11 10 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg[30] 2 4 6 #SB_DFFE
set_location u_core.u_sump2.a_di[10] 13 4 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[15] 10 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[27] 6 19 4 #SB_DFFE
set_location test_cnt_RNO[4] 24 17 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[19] 9 8 2 #SB_DFFNS
set_location u_core.u_sump2.d_addr[5] 10 7 4 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI5JPP[10] 6 5 6 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_27_c_RNO 11 2 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[14] 8 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_5[4] 12 12 1 #SB_LUT4
set_location test_cnt_RNO[19] 24 19 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_21 19 3 0 #SB_DFFNR
set_location u_core.u_sump2.lb_rd_d[7] 12 9 0 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[0] 9 2 7 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNO 6 7 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_13_RNO 20 10 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[44] 22 10 4 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[1] 13 6 1 #SB_LUT4
set_location u_core.u_sump2.acquired_jk 2 5 5 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[2] 9 19 4 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[18] 18 11 7 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[18] 16 11 5 #SB_LUT4
set_location u_core.u_sump2.b_do_0[22] 9 1 0 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[8] 17 16 0 #SB_CARRY
set_location u_core.u_sump2.c_addr[3] 2 8 3 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[28] 14 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[24] 16 16 6 #SB_DFFE
set_location u_core.u_gpio_core.gpio_pin_q_1[5] 5 10 5 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO[29] 18 11 4 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[11] 17 6 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_2[60] 23 7 1 #SB_LUT4
set_location u_core.u_sump2.rle_time[31] 1 10 7 #SB_DFFSR
set_location u_core.u_sump2.b_do_p1[1] 14 6 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0080_reg[5] 16 18 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_9_RNIPGM9 23 10 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg[4] 1 1 0 #SB_DFFE
set_location u_core.u_sump2.ctrl_06_reg[22] 6 1 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[20] 9 14 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c 23 18 0 #SB_CARRY
set_location u_core.u_gpio_core.lb_0030_reg[25] 8 19 1 #SB_DFFE
set_location u_core.lb_rd_d_RNO[15] 16 11 3 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt[3] 1 5 3 #SB_DFFSR
set_location u_core.u_sump2.b_do_p1[52] 16 13 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO 15 10 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_1 13 1 2 #SB_LUT4
set_location u_core.u_sump2.trigger_or_p1_RNI4JCO 7 3 4 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[6] 2 1 4 #SB_DFFSS
set_location u_core.u_sump2.ram_rd_d_RNO[12] 16 7 0 #SB_LUT4
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_1_c 5 2 0 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[20] 10 17 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[16] 19 19 2 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_2_c 1 7 2 #SB_CARRY
set_location u_core.u_sump2.rle_time[6] 1 7 6 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d_RNO[3] 13 6 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m4 2 10 3 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[9] 14 7 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[59] 24 8 4 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d[19] 20 12 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_ctrl_p1 6 20 2 #SB_DFF
set_location u_core.u_sump2.b_do_p1[13] 16 6 1 #SB_DFF
set_location u_core.u_gpio_core.lb_008c_reg[12] 7 14 1 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_loc[1] 23 15 3 #SB_DFFE
set_location u_core.u_sump2.ram_rd_d_RNO[31] 18 9 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[13] 6 10 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[4] 5 11 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[10] 18 15 1 #SB_DFF
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[3] 20 20 5 #SB_LUT4
set_location u_core.u_sump2.b_do[42] 19 11 4 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO_0[0] 23 15 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[26] 7 7 3 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[19] 19 16 3 #SB_DFFE
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_11 4 15 0 #SB_RAM40_4K
set_location u_core.u_sump2.ctrl_cmd_q_RNIIHJH[3] 10 7 1 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[2] 17 6 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_1[61] 22 8 4 #SB_LUT4
set_location u_core.u_sump2.events_pre[11] 9 1 3 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_0[2] 8 9 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[21] 18 16 6 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.ro_header_rdy_RNIN5VL 19 17 5 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNIMPF5F[1] 20 18 4 #SB_LUT4
set_location u_core.u_sump2.b_do_0[31] 15 5 5 #SB_DFF
set_location u_core.u_gpio_core.lb_0030_reg[7] 3 17 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_002c_reg[29] 15 16 6 #SB_DFFE
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[0] 12 5 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[25] 12 20 3 #SB_DFFE
set_location test_cnt[23] 24 19 7 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_pin 15 8 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[7] 17 15 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_jk_RNI2A0C 22 17 7 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_RNO_6 9 7 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[9] 8 12 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[1] 19 7 5 #SB_DFF
set_location u_core.events_din[19] 2 7 7 #SB_DFF
set_location u_mesa_core.u_mesa2lb.addr_len_RNIO9PO3[3] 23 17 5 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_10_c 2 3 2 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[14] 8 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_11[4] 7 16 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[0] 3 10 5 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[6] 22 3 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[2] 23 15 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1_0[1] 15 7 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[28] 12 13 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[1] 3 8 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[0] 2 10 5 #SB_DFF
set_location u_mesa_core.u_mesa2lb.dword_stage[2] 22 19 6 #SB_DFF
set_location u_core.u_sump2.un1_d_addr_cry_2_c 11 7 3 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[21] 12 19 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l 1 19 1 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_1[8] 7 9 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_rdy_RNO_0 9 10 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[5] 9 20 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[27] 15 14 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[17] 17 12 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr[1] 19 14 1 #SB_DFFE
set_location u_core.u_sump2.events_p1[12] 10 2 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[29] 9 11 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l 7 20 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out 3 9 3 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[27] 1 10 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[20] 11 19 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l 14 9 7 #SB_DFF
set_location u_core.u_sump2.load_user_addr 12 8 7 #SB_DFF
set_location u_core.u_sump2.events_p1[2] 9 5 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[13] 5 14 2 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_0 20 20 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[15] 5 5 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[17] 10 15 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[19] 2 19 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[9] 17 17 2 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_7_RNO 22 11 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[10] 9 8 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[16] 9 19 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[6] 22 3 0 #SB_DFFNS
set_location u_core.u_sump2.ram_rd_d_RNO[22] 12 9 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0[2] 8 4 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_0 18 14 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[2] 18 6 2 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l 11 9 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_25_RNO 22 4 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[6] 8 8 4 #SB_DFFE
set_location u_core.u_sump2.b_do[5] 14 11 2 #SB_DFF
set_location u_core.u_gpio_core.lb_008c_reg[20] 7 14 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_ctrl_p1 5 20 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_4[61] 22 6 5 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[11] 3 3 3 #SB_DFFSS
set_location u_core.u_sump2.trigger_delay_p1[3] 3 1 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[4] 9 10 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[3] 23 13 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt[3] 18 18 3 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[20] 16 12 6 #SB_DFF
set_location u_core.u_sump2.a_di[25] 2 7 1 #SB_DFF
set_location u_mesa_core.u_mesa2lb.header_jk_RNICSVQ 22 16 0 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[8] 20 18 5 #SB_DFF
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNILVEE1[1] 20 20 2 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO[14] 3 3 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[31] 8 17 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.ro_header_rdy 22 16 4 #SB_DFF
set_location u_core.u_sump2.a_addr[4] 7 10 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[11] 14 14 3 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[0] 15 15 6 #SB_LUT4
set_location test_cnt_RNO[8] 24 18 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[15] 22 8 0 #SB_DFFNS
set_location u_core.u_sump2.events_p2[15] 10 2 3 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_xfer 12 7 5 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_p1[0] 8 7 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_0 3 19 3 #SB_LUT4
set_location gpio_pin_iobuf_RNO[0] 3 20 2 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_63_c_RNO 12 1 4 #SB_LUT4
set_location u_core.u_sump2.a_di[43] 3 9 6 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[26] 2 18 3 #SB_DFFE
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_6 4 3 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[8] 5 15 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[48] 24 10 5 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_39_c 11 3 1 #SB_CARRY
set_location u_core.u_gpio_core.lb_008c_reg[2] 12 19 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[1] 13 1 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_14 20 13 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_RNO_0[21] 22 11 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[13] 18 7 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[2] 13 5 4 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[39] 22 9 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_stage_RNO[0] 23 20 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[21] 11 11 6 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[32] 22 9 0 #SB_DFFNER
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_2_c_RNO 7 6 2 #SB_LUT4
set_location u_core.lb_wr_d_p1[2] 18 19 0 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_pingpong 22 20 0 #SB_DFFSR
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[3] 2 2 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[11] 5 14 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_15_c 17 13 2 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr_RNO[27] 16 4 2 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt[5] 22 5 5 #SB_DFFNER
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_15_c_RNO 3 2 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_2[33] 23 4 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[2] 18 12 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[10] 14 15 7 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO[7] 2 1 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[5] 2 13 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[29] 9 18 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[5] 11 11 4 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[5] 23 18 5 #SB_LUT4
set_location u_core.u_sump2.events_p2[2] 10 4 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[15] 10 14 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[23] 14 19 3 #SB_LUT4
set_location u_core.lb_wr_d_p1[27] 17 20 0 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[0] 1 7 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[25] 5 7 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[24] 12 18 1 #SB_DFFE
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_33_c_RNO 15 2 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[30] 6 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg[19] 2 14 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[2] 13 3 7 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[15] 16 11 0 #SB_DFF
set_location u_core.u_sump2.ctrl_08_reg[10] 8 3 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[26] 14 17 2 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt_RNO[2] 1 5 2 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNO_0 6 8 6 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_RNO 2 5 5 #SB_LUT4
set_location u_core.u_sump2.a_di[32] 18 9 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[8] 7 11 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[12] 6 11 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[4] 16 9 2 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[3] 22 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[26] 15 13 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[63] 23 8 7 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[18] 1 9 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_reg_RNIJHD11[2] 8 4 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[23] 14 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[18] 18 15 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[9] 18 7 1 #SB_LUT4
set_location u_core.lb_rd_d_RNO[3] 19 12 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[2] 19 18 1 #SB_DFFE
set_location u_core.u_sump2.xfer_clr 12 7 3 #SB_DFF
set_location u_core.u_sump2.user_addr[0] 11 6 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[0] 6 14 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[12] 6 15 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_ctrl_p1 9 6 4 #SB_DFF
set_location u_mesa_pi_spi.nib_sr_e_0[2] 24 12 2 #SB_DFFE
set_location u_core.u_sump2.d_addr[0] 13 7 3 #SB_DFF
set_location u_core.u_gpio_core.lb_002c_reg[25] 15 16 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[19] 11 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[1] 10 18 1 #SB_DFFE
set_location u_core.lb_rd_d_RNO[22] 16 12 7 #SB_LUT4
set_location test_cnt_RNO[12] 24 18 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_16_RNO 18 4 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[47] 24 10 0 #SB_DFFNER
set_location u_core.u_sump2.lb_rd_d[2] 15 8 1 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[5] 10 5 7 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[4] 15 8 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_RNISAHC1[18] 2 7 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[7] 3 15 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[2] 14 15 4 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[4] 22 5 4 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.header_jk_RNO 17 9 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[3] 17 15 3 #SB_CARRY
set_location test_cnt[3] 24 17 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[7] 22 4 5 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1[13] 5 3 7 #SB_DFF
set_location u_core.u_sump2.c_addr[8] 2 9 0 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[27] 13 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_14[22] 13 14 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[21] 15 20 1 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_0_c 1 7 0 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_rd_loc_RNIK0LJ 15 15 1 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNI2J2A2[0] 3 2 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[18] 3 5 2 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[4] 14 8 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[2] 9 3 0 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_cnt[1] 23 13 2 #SB_DFFSR
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_27_c_RNO 10 3 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[0] 14 14 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[25] 7 17 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_28_RNO 20 3 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[2] 19 18 7 #SB_LUT4
set_location u_core.u_sump2.un1_a_addr_cry_7_c 8 9 6 #SB_CARRY
set_location u_core.u_gpio_core.lb_0034_reg[19] 14 13 2 #SB_DFFE
set_location u_core.lb_rd_d_RNO[10] 15 11 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[4] 3 16 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_0[30] 22 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[15] 2 15 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[5] 14 15 0 #SB_DFF
set_location u_mesa_core.u_mesa2lb.rd_done 22 18 2 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0024_reg[30] 12 11 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_5[32] 23 9 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIG2SF[2] 22 17 3 #SB_LUT4
set_location u_core.u_sump2.user_addr_RNI3MN21[2] 11 7 3 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[21] 16 13 6 #SB_DFF
set_location u_core.u_sump2.ctrl_reg[1] 15 15 7 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_4 22 14 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[9] 18 7 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[13] 18 4 4 #SB_LUT4
set_location u_core.u_sump2.events_loc[12] 8 2 6 #SB_DFF
set_location u_core.u_sump2.b_do_p1[14] 17 7 3 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_loc[4] 23 15 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[16] 11 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[3] 11 12 1 #SB_DFFSR
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_oe_l 2 10 4 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNI978G[19] 9 8 1 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[4] 20 19 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[2] 8 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[7] 5 19 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[3] 6 20 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_1 8 1 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out 5 9 3 #SB_DFF
set_location u_core.u_sump2.events_pre[14] 9 2 5 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_q_RNI89B72[2] 12 8 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[2] 3 20 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[4] 5 11 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_51_c_RNO 19 8 5 #SB_LUT4
set_location test_cnt_cry_c[17] 24 19 1 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[1] 19 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_4[5] 8 13 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[27] 15 17 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[20] 10 19 6 #SB_DFFE
set_location u_core.lb_wr_d_p1[11] 9 6 7 #SB_DFF
set_location u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_1 23 4 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[5] 18 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[4] 9 10 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[4] 18 8 3 #SB_DFF
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_0_c 2 2 0 #SB_CARRY
set_location u_core.u_sump2.ctrl_reg_RNO[0] 13 7 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[11] 7 13 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[3] 18 4 2 #SB_LUT4
set_location test_cnt_cry_c[3] 24 17 3 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr[61] 24 8 2 #SB_DFFNES
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[8] 16 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[25] 11 20 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_5[61] 22 8 2 #SB_LUT4
set_location u_mesa_pi_spi.bit_cnt_RNO[1] 16 5 1 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_2_0_c 22 13 2 #SB_CARRY
set_location u_core.u_sump2.c_addr_RNO[0] 2 8 0 #SB_LUT4
set_location u_core.events_din[3] 3 7 2 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[12] 20 5 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr[4] 19 14 3 #SB_DFFE
set_location u_core.u_sump2.rle_pre_jk_p1 13 8 7 #SB_DFF
set_location u_core.u_sump2.a_di[0] 13 4 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[5] 7 17 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[16] 5 12 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc 18 14 4 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_wr_d[27] 18 20 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0094_reg[28] 12 18 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l 1 16 1 #SB_DFF
set_location u_core.lb_rd_d[17] 17 8 1 #SB_DFF
set_location u_mesa_core.tx_busy_sr[3] 18 13 6 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_p1_RNIK7IB[1] 2 5 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[10] 6 5 2 #SB_DFF
set_location u_core.u_sump2.b_do_0[18] 5 10 3 #SB_DFF
set_location u_core.u_sump2.a_addr_p1[4] 10 9 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[12] 7 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[1] 7 12 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[1] 5 9 6 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1[0] 9 13 1 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[19] 9 19 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO_0 5 20 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[7] 18 6 7 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l 14 5 1 #SB_DFF
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_57_c 14 1 6 #SB_CARRY
set_location u_core.u_sump2.ctrl_cmd_q[4] 14 8 7 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[26] 14 4 3 #SB_DFFE
set_location u_core.u_sump2.b_do[0] 13 4 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_15_c_RNO 17 8 3 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_33_c 11 3 2 #SB_CARRY
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_15_c 5 2 5 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO_0 12 4 0 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[14] 1 8 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[3] 11 12 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_21_RNO 22 6 2 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr[8] 6 2 0 #SB_DFFE
set_location u_core.u_sump2.trigger_and 14 3 0 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[27] 15 12 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_21_c_RNO 18 9 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNI918G[13] 23 7 2 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO[11] 3 3 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_rdy 22 14 0 #SB_DFF
set_location u_core.u_sump2.a_addr_p2[6] 8 2 3 #SB_DFF
set_location u_core.u_sump2.a_addr[9] 7 1 0 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[7] 16 9 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[10] 22 6 0 #SB_DFFNS
set_location u_core.u_sump2.load_user_addr_RNO 12 8 7 #SB_LUT4
set_location gpio_pin_iobuf_RNO[5] 6 20 6 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[31] 1 10 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_6 17 1 0 #SB_DFFNR
set_location u_mesa_core.u_mesa2lb.addr_len[1] 22 18 5 #SB_DFFSR
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_93_c_RNO 14 3 2 #SB_LUT4
set_location u_core.u_sump2.events_pre_RNO[9] 11 2 6 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[8] 14 8 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg[0] 8 3 0 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[11] 14 11 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_RNI2MES[4] 23 14 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.header_jk 17 9 6 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO_0[4] 16 9 3 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNI36VS2[4] 9 7 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[0] 6 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[31] 8 18 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[14] 18 7 6 #SB_LUT4
set_location gpio_pin_iobuf_RNO[11] 11 1 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIQAJC1[22] 5 8 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_04_reg_e_0_RNI3VKD2[2] 7 3 0 #SB_LUT4
set_location u_core.u_sump2.c_addr[4] 2 8 4 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0098_reg[15] 6 16 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[35] 22 9 3 #SB_DFFNER
set_location u_core.u_sump2.triggered_jk_p1 15 9 0 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO[20] 16 12 6 #SB_LUT4
set_location u_core.lb_wr_d_p1[5] 17 20 7 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[16] 20 11 0 #SB_DFFE
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNIF0KC1[3] 20 17 0 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[4] 2 2 4 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[13] 16 6 0 #SB_DFF
set_location u_core.u_sump2.b_do_p1[45] 16 6 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[2] 12 10 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[20] 24 7 0 #SB_LUT4
set_location u_core.u_sump2.lb_rd_rdy 15 15 4 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_sr[3] 24 14 6 #SB_DFFE
set_location u_core.u_sump2.ctrl_07_reg[3] 2 6 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[29] 9 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg[3] 11 13 4 #SB_DFFE
set_location u_core.u_sump2.un1_c_addr_cry_4_c 2 8 4 #SB_CARRY
set_location u_core.u_sump2.trigger_dly_cnt_RNO[2] 2 1 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_RNIN2HV[4] 12 8 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[8] 11 11 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_ctrl_p1 6 20 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[3] 9 9 5 #SB_DFF
set_location u_mesa_pi_spi.mosi_nib_d_RNO[2] 24 13 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_3_0_c 22 13 3 #SB_CARRY
set_location u_core.u_sump2.post_trig_cnt[8] 1 6 0 #SB_DFFSR
set_location u_core.u_sump2.events_p2[9] 11 2 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[18] 13 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[31] 5 19 1 #SB_DFFE
set_location u_core.lb_wr_d_p1[22] 18 19 3 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_prom_jk_e_0_RNILTQH 19 17 4 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[9] 2 1 7 #SB_DFFSS
set_location u_core.u_sump2.rle_time_RNO[5] 1 7 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[27] 13 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[26] 14 20 6 #SB_DFFE
set_location u_core.events_din[21] 6 8 5 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[61] 24 8 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[22] 11 15 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[2] 19 20 7 #SB_DFFE
set_location u_core.u_sump2.ram_rd_d[0] 11 10 5 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[14] 12 2 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[16] 2 14 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_33_c 20 7 4 #SB_CARRY
set_location u_core.lb_rd_d[23] 20 12 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[52] 24 10 7 #SB_DFFNES
set_location u_core.u_sump2.lb_rd_d[12] 16 9 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[9] 8 15 4 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1 6 7 4 #SB_DFF
set_location u_core.u_sump2.a_di[39] 3 10 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[3] 11 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[31] 10 20 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[1] 19 7 7 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[0] 15 7 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO 11 9 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO 14 5 1 #SB_LUT4
set_location u_core.lb_cs_sump2_ctrl_p1_RNO 13 11 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[6] 22 13 6 #SB_LUT4
set_location u_core.u_sump2.trigger_or_RNO_2 7 4 2 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1[3] 7 8 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[21] 15 13 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[13] 17 11 1 #SB_DFF
set_location u_core.u_sump2.b_do[45] 13 11 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[26] 14 16 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[1] 5 12 1 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNO[0] 22 12 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg[22] 13 16 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l 5 20 6 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_wr_d[10] 20 14 2 #SB_DFFE
set_location u_core.u_sump2.ctrl_05_reg[7] 12 3 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO_0 1 15 0 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[5] 20 9 3 #SB_DFFE
set_location u_mesa_pi_spi.lb_rd_rdy_p1 13 9 5 #SB_DFF
set_location u_mesa_core.u_mesa2ctrl.byte_cnt[3] 20 20 5 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[10] 2 3 2 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_21_c_RNO 10 3 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[22] 13 12 7 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.rd_busy_RNO 18 15 6 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_8_c 2 3 0 #SB_CARRY
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_0[2] 8 4 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l_RNO_0 15 7 0 #SB_LUT4
set_location u_core.lb_rd_d_RNO[27] 19 12 7 #SB_LUT4
set_location test_cnt_RNO[17] 24 19 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[40] 22 10 0 #SB_DFFNER
set_location u_core.u_gpio_core.lb_0024_reg[11] 14 10 3 #SB_DFFE
set_location gpio_pin_iobuf_RNO[21] 1 12 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_0_RNO 22 12 4 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_RNO_1 1 4 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[5] 17 14 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[8] 18 8 7 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_ctrl_p1 3 18 0 #SB_DFF
set_location u_core.lb_rd_d[0] 18 10 3 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[1] 22 5 1 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d_RNO[16] 17 10 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1_RNI6TNDK[1] 2 6 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_1_c_RNO 16 15 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[5] 23 15 7 #SB_LUT4
set_location u_core.u_sump2.events_pre[0] 9 2 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[22] 12 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[25] 11 20 5 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0038_reg[21] 12 13 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[8] 2 11 6 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[27] 15 12 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[35] 5 10 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[29] 10 11 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out 3 20 4 #SB_DFF
set_location u_core.u_sump2.un1_rle_time_cry_17_c 1 9 1 #SB_CARRY
set_location u_core.u_sump2.ctrl_13_reg[17] 3 4 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_ns 2 10 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_shift_en 19 12 2 #SB_DFF
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_87_c_RNO 10 4 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[22] 11 15 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_13[4] 12 12 0 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1[10] 10 7 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l_RNO 1 14 2 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[26] 19 10 3 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_5_c 1 7 5 #SB_CARRY
set_location u_core.u_sump2.rle_time_RNO[20] 1 9 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[27] 15 19 4 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[5] 18 17 3 #SB_LUT4
set_location u_core.u_sump2.rle_time[12] 1 8 4 #SB_DFFSR
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[1] 8 20 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0098_reg[1] 7 16 0 #SB_DFFE
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl_0_sqmuxa_7 19 18 0 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_14_c 2 3 6 #SB_CARRY
set_location u_core.u_sump2.ram_rd_d_RNO[18] 16 11 7 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1[8] 6 7 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[20] 10 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[12] 2 15 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[0] 16 14 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[7] 17 15 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m4 1 18 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[24] 16 2 0 #SB_DFFNS
set_location u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1[12] 19 17 1 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d_RNO[29] 15 11 0 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[31] 18 10 6 #SB_LUT4
set_location u_core.u_sump2.events_loc[1] 10 8 7 #SB_DFF
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_2[2] 9 4 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[29] 3 12 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[57] 24 8 7 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_1 22 14 3 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_4_c 2 2 4 #SB_CARRY
set_location u_core.u_sump2.a_addr_RNO[1] 7 10 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[4] 18 6 4 #SB_DFF
set_location u_mesa_core.u_mesa2lb.dword_sr[31] 20 15 2 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[3] 22 18 7 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNISA032_0 7 6 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[18] 3 12 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_ctrl_p1 11 5 6 #SB_DFF
set_location u_mesa_core.u_mesa2lb.addr_len_RNIPAPO3[4] 23 17 6 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr[4] 6 3 4 #SB_DFFE
set_location u_core.u_sump2.a_di[22] 5 3 2 #SB_DFF
set_location u_core.u_gpio_core.lb_0084_reg[10] 5 13 1 #SB_DFFE
set_location u_mesa_pi_spi.rd_rdy_xfer_wide 13 8 1 #SB_DFF
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[1] 20 19 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_out 2 17 3 #SB_DFF
set_location u_core.u_gpio_core.lb_0080_reg[16] 18 16 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.wr_jk_RNO 22 16 2 #SB_LUT4
set_location u_core.u_sump2.un1_d_addr_cry_5_c 11 7 6 #SB_CARRY
set_location u_core.u_sump2.events_p2[12] 10 2 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[10] 12 15 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_out 1 11 3 #SB_DFF
set_location gpio_pin_iobuf_RNO[9] 15 6 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_done_p1 22 19 2 #SB_DFF
set_location u_core.u_sump2.a_di[44] 3 11 2 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[21] 2 14 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_ctrl_p1 9 1 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_1[56] 23 6 5 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_16_c 1 9 0 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[1] 7 12 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[29] 10 11 1 #SB_LUT4
set_location test_cnt_cry_c[12] 24 18 4 #SB_CARRY
set_location u_core.u_gpio_core.lb_0098_reg[20] 10 20 2 #SB_DFFE
set_location u_core.lb_wr_d_p1[16] 18 14 5 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_13 17 4 0 #SB_DFFNR
set_location u_mesa_pi_spi.id_bit_cnt_RNO[6] 22 5 6 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO_0[8] 15 5 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[30] 20 6 0 #SB_LUT4
set_location u_core.u_sump2.un1_d_addr_cry_3_c 11 7 4 #SB_CARRY
set_location u_core.u_gpio_core.lb_002c_reg[0] 13 12 0 #SB_DFFE
set_location u_core.events_din[13] 6 4 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[39] 22 9 7 #SB_DFFNER
set_location u_core.u_sump2.ctrl_13_reg_p1[2] 2 7 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_oe_l_RNO 5 20 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[6] 2 16 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[13] 17 11 0 #SB_DFF
set_location test_cnt_cry_c[8] 24 18 0 #SB_CARRY
set_location u_core.u_sump2.rle_wd_sample_RNO 13 9 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[7] 10 12 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[0] 1 18 5 #SB_DFF
set_location u_core.u_sump2.c_addr_RNO[5] 2 8 5 #SB_LUT4
set_location u_core.u_sump2.a_addr_RNO_1[2] 8 10 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[17] 11 19 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[29] 15 14 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out 2 20 4 #SB_DFF
set_location u_core.events_din[6] 5 8 2 #SB_DFF
set_location u_core.u_sump2.rle_time[20] 1 9 4 #SB_DFFSR
set_location u_core.u_sump2.a_di[5] 3 11 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[12] 17 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[15] 10 10 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO_0 8 20 0 #SB_LUT4
set_location u_core.u_sump2.rle_time_p1[22] 13 9 3 #SB_DFF
set_location u_core.u_sump2.ctrl_06_reg[16] 6 1 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[28] 14 18 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO 7 20 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_10_RNO 20 3 7 #SB_LUT4
set_location u_core.u_sump2.events_p1[8] 10 1 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[8] 7 11 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[13] 5 12 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[1] 1 19 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[19] 11 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[1] 7 16 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_0 12 10 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_3[63] 22 8 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[22] 20 15 4 #SB_DFFE
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_39_c_RNO 10 4 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_1[2] 8 4 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[0] 1 16 6 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI03DI5[20] 5 8 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[5] 6 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[8] 9 8 5 #SB_LUT4
set_location test_cnt[16] 24 19 0 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_user_jk_e 19 17 3 #SB_DFFE
set_location u_core.u_sump2.ctrl_cmd_q[3] 10 8 3 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[21] 13 2 6 #SB_DFFE
set_location u_core.u_sump2.a_di[35] 3 10 0 #SB_DFF
set_location u_core.u_gpio_core.lb_003c_reg[18] 10 19 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[2] 13 4 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[4] 5 10 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[3] 2 17 0 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[13] 1 8 5 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_1_c 14 1 0 #SB_CARRY
set_location u_mesa_core.u_mesa_decode.payload_cnt[3] 23 13 6 #SB_DFFSR
set_location u_core.u_sump2.b_do[12] 16 7 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[13] 6 4 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[0] 19 7 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_6_RNO 18 3 3 #SB_LUT4
set_location u_core.u_sump2.user_addr[9] 11 8 5 #SB_DFFE
set_location u_core.u_sump2.a_di[12] 5 1 6 #SB_DFF
set_location u_core.u_sump2.a_addr_p2[1] 11 9 1 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_2[4] 7 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[25] 6 19 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO 5 20 4 #SB_LUT4
set_location test_cnt_RNO[2] 24 17 2 #SB_LUT4
set_location u_core.u_sump2.a_we_RNO_2 7 6 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[12] 6 15 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_23 23 1 0 #SB_DFFNR
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_8 21 9 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.lb_0080_reg[30] 16 18 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[42] 22 10 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[8] 3 12 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[9] 17 17 5 #SB_DFF
set_location u_core.u_sump2.b_do_0[20] 12 1 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[5] 7 17 4 #SB_LUT4
set_location gpio_pin_iobuf_RNO[14] 11 1 4 #SB_LUT4
set_location u_core.u_sump2.c_addr[1] 2 8 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_14[29] 9 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[10] 12 15 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0090_reg[26] 16 16 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l 12 4 1 #SB_DFF
set_location u_core.u_sump2.b_do_p1[39] 12 1 7 #SB_DFF
set_location u_core.lb_wr_d_p1[8] 16 19 2 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[13] 17 6 5 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[9] 2 3 1 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[48] 17 9 7 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l 13 3 1 #SB_DFF
set_location u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIT6E52 18 12 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg[6] 1 4 7 #SB_DFFE
set_location u_core.u_sump2.ctrl_06_reg[24] 2 4 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[22] 12 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg[6] 1 13 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[23] 8 19 6 #SB_DFFE
set_location u_mesa_pi_spi.id_bit_cnt_RNIML6V[5] 23 4 0 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt[5] 1 5 5 #SB_DFFSR
set_location u_core.u_sump2.b_do_p1[54] 14 9 1 #SB_DFF
set_location u_core.lb_wr_d_p1[29] 17 20 2 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt[4] 2 1 2 #SB_DFFSS
set_location u_core.u_sump2.ram_rd_d_RNO[14] 17 7 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[22] 12 14 2 #SB_LUT4
set_location u_mesa_pi_spi.rdy_meta 13 5 5 #SB_DFF
set_location u_mesa_core.u_mesa2lb.dword_sr[10] 19 20 5 #SB_DFFE
set_location u_core.u_sump2.rle_time[0] 1 7 0 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d_RNO[1] 13 6 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[31] 5 18 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0088_reg[21] 14 20 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_4[56] 23 6 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[28] 19 4 0 #SB_DFFNS
set_location u_mesa_core.u_mesa2lb.wr_jk_RNO_1 22 19 3 #SB_LUT4
set_location u_core.u_sump2.un1_c_addr_cry_1_c 2 8 1 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m17 1 11 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[11] 12 2 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[13] 3 8 5 #SB_DFFE
set_location u_core.lb_rd_d[24] 15 12 2 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[59] 24 8 4 #SB_DFFNER
set_location u_core.u_gpio_core.lb_008c_reg[14] 3 14 5 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_loc[3] 23 15 5 #SB_DFFE
set_location u_core.u_sump2.trigger_or_RNO_9 10 3 6 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1[4] 3 7 3 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_12[4] 7 16 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO_0 3 9 0 #SB_LUT4
set_location u_core.u_sump2.un1_c_addr_cry_2_c 2 8 2 #SB_CARRY
set_location u_core.u_sump2.b_do[40] 14 12 5 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[24] 7 7 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[25] 11 17 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[17] 19 16 1 #SB_DFFE
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_93_c 14 2 4 #SB_CARRY
set_location u_core.u_sump2.ctrl_05_reg[2] 13 2 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[14] 18 7 6 #SB_CARRY
set_location u_mesa_pi_spi.rd_d_xfer[0] 17 6 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_1[63] 22 8 6 #SB_LUT4
set_location u_core.u_sump2.un1_d_addr_cry_0_c 11 7 1 #SB_CARRY
set_location u_core.u_sump2.events_pre[13] 10 3 7 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_0[0] 8 10 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[23] 17 18 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[5] 3 17 1 #SB_DFFE
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_21_c 5 2 3 #SB_CARRY
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[2] 12 5 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_oe_l_RNO 12 4 1 #SB_LUT4
set_location test_cnt[21] 24 19 5 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[8] 14 8 2 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[30] 12 2 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[16] 11 11 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[1] 17 15 1 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIFTRJ[0] 23 8 0 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_RNO_4 1 4 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[3] 19 8 4 #SB_DFF
set_location u_core.lb_rd_d[5] 16 11 6 #SB_DFF
set_location test_cnt[9] 24 18 1 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[0] 23 15 0 #SB_LUT4
set_location u_core.u_sump2.events_pre[5] 10 5 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[20] 10 13 1 #SB_DFF
set_location u_core.u_gpio_core.lb_008c_reg[30] 6 18 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0038_reg[26] 12 13 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[3] 2 18 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[2] 2 10 7 #SB_DFF
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p3[0] 22 16 3 #SB_DFF
set_location u_mesa_core.u_mesa2lb.dword_stage[0] 23 20 0 #SB_DFFSS
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_RNIKF4L 11 4 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[27] 15 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[31] 8 18 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIM6JC1[21] 6 8 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[12] 3 4 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0090_reg[7] 9 20 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[25] 15 14 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.rd_jk_RNO 22 19 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr[3] 19 14 2 #SB_DFFE
set_location u_core.u_sump2.events_p1[14] 9 2 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[27] 13 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_7[4] 5 15 7 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[21] 19 10 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_0[56] 23 8 3 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[25] 1 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[22] 11 19 7 #SB_DFFE
set_location u_core.u_sump2.rle_time[15] 1 8 7 #SB_DFFSR
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_5_c 5 6 5 #SB_CARRY
set_location u_core.u_sump2.events_p1[4] 11 5 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNIG8BM1 18 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[15] 10 14 3 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_12_c 1 8 4 #SB_CARRY
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_1_c 11 3 0 #SB_CARRY
set_location u_core.u_sump2.ctrl_13_reg_p1[17] 3 6 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[15] 9 16 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[0] 17 11 2 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[10] 2 12 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[6] 10 6 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[4] 20 4 0 #SB_DFFNS
set_location u_core.u_sump2.un1_d_addr_cry_7_c 11 8 0 #SB_CARRY
set_location u_core.u_sump2.ram_rd_d_RNO[24] 14 12 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0[0] 8 4 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[4] 9 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[29] 12 16 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[0] 18 6 0 #SB_CARRY
set_location u_core.lb_rd_d_RNO[31] 18 11 0 #SB_LUT4
set_location u_core.u_sump2.events_loc[4] 6 9 3 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[4] 8 8 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[22] 11 15 5 #SB_DFFE
set_location u_core.u_sump2.a_addr_RNO[6] 7 9 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[8] 7 15 5 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[13] 3 3 5 #SB_DFFSS
set_location u_core.u_sump2.trigger_delay_p1[1] 5 1 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[1] 2 20 7 #SB_DFF
set_location u_mesa_pi_spi.cs_l_p2 19 12 3 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[5] 22 12 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_jk_RNO_0 22 19 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt[1] 18 18 2 #SB_DFF
set_location u_core.u_sump2.trigger_ptr[1] 6 3 1 #SB_DFFE
set_location u_core.u_sump2.a_di[27] 6 4 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0084_reg[15] 5 13 6 #SB_DFFE
set_location u_core.u_sump2.lb_rd_d_RNO_1[3] 13 8 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out 1 14 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_1[33] 23 4 6 #SB_LUT4
set_location u_core.u_sump2.a_addr[6] 7 9 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[13] 14 14 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO_0 8 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_24_RNO 22 4 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[15] 5 15 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[10] 19 6 5 #SB_LUT4
set_location gpio_pin_iobuf_RNO[2] 1 20 2 #SB_LUT4
set_location u_core.u_sump2.a_di[41] 3 10 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[24] 2 18 1 #SB_DFFE
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_4 4 13 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[31] 8 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[24] 9 17 7 #SB_LUT4
set_location test_cnt_cry_c[19] 24 19 3 #SB_CARRY
set_location u_core.u_sump2.ctrl_08_reg[9] 8 5 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[4] 3 12 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[3] 13 5 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_16 16 1 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_RNO_0[27] 19 9 1 #SB_LUT4
set_location u_core.u_sump2.un1_post_trig_cnt_cry_1_c 1 5 1 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[9] 8 12 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[0] 12 4 5 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[37] 22 9 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_stage_RNO[2] 22 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[27] 13 10 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_15_c_RNO 17 14 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_2[57] 23 6 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst 24 16 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_RNO[9] 18 3 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[13] 5 14 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[1] 2 15 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_1 13 3 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[29] 19 5 2 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt[7] 22 5 7 #SB_DFFNER
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_45_c_RNO 15 2 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[2] 13 13 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_RNO 17 8 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO 3 19 4 #SB_LUT4
set_location u_core.u_sump2.b_do[37] 17 10 5 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_1[7] 7 9 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[12] 6 15 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_009c_reg[10] 10 18 2 #SB_DFFE
set_location u_core.events_din[9] 8 6 5 #SB_DFF
set_location lb_rd_wide 16 19 4 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[18] 15 6 0 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO[9] 2 1 7 #SB_LUT4
set_location u_core.u_sump2.rle_time[25] 1 10 1 #SB_DFFSR
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIKGJJ1[12] 6 5 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[3] 2 13 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_002c_reg[18] 13 12 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[7] 12 11 6 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_3_RNO 19 9 2 #SB_LUT4
set_location u_core.u_sump2.events_p2[0] 10 1 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[17] 9 15 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[25] 11 20 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c 19 15 5 #SB_CARRY
set_location u_core.lb_wr_d_p1[25] 18 19 6 #SB_DFF
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_3_c_RNO 5 5 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[27] 6 7 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[0] 3 18 6 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_wr_d[29] 18 20 5 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[61] 13 11 5 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[26] 12 18 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[4] 9 10 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[25] 19 19 5 #SB_DFFE
set_location u_core.u_sump2.armed_jk_p1 11 10 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[31] 8 18 5 #SB_DFFSR
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04[5] 9 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[2] 13 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[19] 15 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[20] 9 13 6 #SB_LUT4
set_location test_cnt[13] 24 18 5 #SB_DFF
set_location u_core.u_sump2.post_trig_cnt_RNO[0] 1 5 0 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNO_6 7 5 1 #SB_LUT4
set_location u_core.u_sump2.a_di[30] 15 5 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[10] 9 10 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[0] 19 8 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out 12 10 3 #SB_DFF
set_location u_core.u_sump2.ram_rd_d[30] 15 11 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[28] 15 13 6 #SB_LUT4
set_location u_core.N_37_i_0_a2_0_1 19 13 0 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[30] 20 9 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_0[61] 23 8 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_reg_RNIJHD11[0] 9 4 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[8] 8 11 4 #SB_DFFE
set_location u_core.u_sump2.rle_done_jk_RNO_1 8 11 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI835I5[16] 3 7 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[16] 11 14 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[7] 18 6 7 #SB_LUT4
set_location u_core.lb_rd_d_RNO[1] 13 6 3 #SB_LUT4
set_location test_cnt_cry_c[24] 24 20 0 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_wr_d[0] 20 14 0 #SB_DFFE
set_location u_core.u_sump2.user_addr[6] 11 6 6 #SB_DFFE
set_location u_core.u_sump2.a_di[15] 15 5 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[2] 13 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[10] 14 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[28] 6 19 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_ctrl_p1 14 6 4 #SB_DFF
set_location u_mesa_pi_spi.nib_sr_e_0[0] 24 12 0 #SB_DFFE
set_location u_core.u_sump2.d_addr[6] 10 7 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[17] 6 11 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[7] 5 18 4 #SB_DFFE
set_location u_core.lb_rd_d_RNO[20] 16 12 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_RNO 22 12 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_24 24 2 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr[49] 24 10 1 #SB_DFFNES
set_location u_core.u_sump2.lb_rd_d[4] 15 8 2 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[3] 10 4 4 #SB_LUT4
set_location lb_rd_p1 15 15 1 #SB_DFF
set_location u_mesa_pi_spi.rdy_loc 16 5 0 #SB_DFFR
set_location u_mesa_pi_spi.miso_sr_RNO[47] 24 10 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_2_c 23 18 2 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d_RNO[2] 15 8 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1[4] 11 4 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[1] 2 12 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[5] 17 15 5 #SB_CARRY
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_9_c_RNILCGA1 19 7 1 #SB_LUT4
set_location test_cnt[5] 24 17 5 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_27_RNIPSIM 18 4 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[1] 19 5 0 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1[15] 1 2 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[25] 11 20 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[23] 15 20 3 #SB_DFFE
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c 5 2 7 #SB_CARRY
set_location u_core.u_sump2.b_do_p1[2] 15 10 0 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[0] 8 1 5 #SB_DFF
set_location u_core.u_gpio_core.lb_0080_reg[6] 16 18 4 #SB_DFFE
set_location u_core.u_sump2.rle_time_RNO[29] 1 10 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg[9] 9 7 5 #SB_DFFE
set_location u_core.u_sump2.ctrl_06_reg[21] 6 1 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[27] 13 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[31] 3 15 1 #SB_DFFE
set_location lb_wr_wide 16 13 0 #SB_DFF
set_location u_core.u_sump2.un1_rle_time_cry_30_c 1 10 6 #SB_CARRY
set_location u_core.u_gpio_core.lb_0034_reg[17] 10 16 6 #SB_DFFE
set_location u_core.lb_rd_d_RNO[16] 18 11 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_RNIG6LP[4] 12 8 6 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[51] 20 12 3 #SB_DFF
set_location u_core.u_gpio_core.lb_0098_reg[6] 3 16 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_0[32] 23 10 5 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[3] 2 1 1 #SB_DFFSS
set_location u_core.u_sump2.ram_rd_d_RNO[11] 17 11 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[7] 16 14 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[8] 17 16 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_3_c 18 17 1 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.dword_sr[15] 20 15 0 #SB_DFFE
set_location u_core.u_sump2.rle_time[5] 1 7 5 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d[27] 15 12 6 #SB_DFF
set_location u_core.u_sump2.ctrl_reg[3] 13 7 7 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[8] 8 8 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2[4] 11 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[18] 12 13 2 #SB_DFFE
set_location u_core.lb_rd_d[29] 18 11 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[11] 19 5 6 #SB_LUT4
set_location u_core.u_sump2.events_loc[10] 8 1 7 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_15_c_RNO 17 14 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_loc[6] 23 14 0 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIAVDL[0] 23 10 0 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1[9] 2 5 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[10] 10 12 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[1] 7 12 4 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0084_reg[19] 13 16 2 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIID86[3] 23 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[4] 9 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1[0] 8 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[1] 10 19 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[1] 7 20 7 #SB_DFF
set_location u_mesa_pi_spi.nib_sr_sbtinv[2] 16 4 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_19_RNO 19 5 7 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_1_c 2 2 1 #SB_CARRY
set_location u_core.u_sump2.ctrl_13_reg[29] 7 7 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[28] 11 17 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_0 3 6 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[9] 12 3 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[13] 18 7 5 #SB_CARRY
set_location u_core.u_sump2.a_addr_RNO_0[7] 8 9 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg[28] 2 18 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[0] 3 20 6 #SB_DFF
set_location u_core.u_sump2.un1_rle_time_cry_29_c 1 10 5 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[6] 5 17 4 #SB_LUT4
set_location test_cnt_cry_c[15] 24 18 7 #SB_CARRY
set_location u_core.u_gpio_core.lb_003c_reg[26] 12 20 4 #SB_DFFE
set_location test_cnt[24] 24 20 0 #SB_DFF
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[7] 18 18 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[6] 11 16 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[6] 19 6 1 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_rd_loc 15 15 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[17] 10 15 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[5] 20 3 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l 2 20 1 #SB_DFF
set_location test_cnt_cry_c[1] 24 17 1 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[22] 12 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[30] 8 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[23] 14 19 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_5[63] 20 5 1 #SB_LUT4
set_location u_mesa_pi_spi.bit_cnt_RNIDUPD[1] 16 4 4 #SB_LUT4
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_5_c_RNO 6 8 0 #SB_LUT4
set_location u_core.u_sump2.c_addr_RNO[2] 2 8 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[0] 5 14 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[22] 14 13 6 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[14] 11 1 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr[6] 18 17 7 #SB_DFFE
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_13_c 2 3 5 #SB_CARRY
set_location u_core.u_sump2.rle_time[29] 1 10 5 #SB_DFFSR
set_location u_core.u_sump2.a_di[2] 7 5 2 #SB_DFF
set_location u_core.u_sump2.rle_time[18] 1 9 2 #SB_DFFSR
set_location u_core.u_sump2.events_p1[1] 9 1 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[3] 11 13 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[25] 18 20 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[10] 9 11 7 #SB_LUT4
set_location u_core.lb_rd_d[11] 16 11 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_7[32] 23 4 4 #SB_LUT4
set_location u_mesa_core.tx_busy_sr[1] 18 12 5 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1_RNISOJJ1[14] 6 5 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[12] 5 4 3 #SB_DFF
set_location u_core.u_sump2.b_do_0[16] 9 12 3 #SB_DFF
set_location u_core.u_sump2.a_addr_p1[2] 11 9 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[10] 5 15 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[3] 11 12 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[3] 5 9 7 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1[2] 9 13 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0034_reg[3] 15 14 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[9] 18 3 2 #SB_DFFNS
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_0_c 5 6 0 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[15] 10 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[31] 5 16 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[5] 18 6 5 #SB_CARRY
set_location u_core.u_sump2.b_do[6] 15 9 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[1] 15 13 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt[6] 18 18 6 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[25] 16 10 1 #SB_DFF
set_location u_core.u_sump2.a_di[28] 10 5 0 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[14] 9 2 5 #SB_LUT4
set_location u_core.u_sump2.a_di[19] 7 4 6 #SB_DFF
set_location u_core.u_sump2.a_addr_p2[8] 6 4 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[30] 8 17 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_0 2 20 3 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[5] 15 11 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[16] 1 12 0 #SB_DFFNS
set_location gpio_pin_iobuf_RNO[7] 8 20 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[31] 8 18 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_28 18 1 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_rst_0 24 15 0 #SB_DFFNR
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_3 21 1 0 #SB_RAM40_4K
set_location u_core.u_sump2.ctrl_08_reg[6] 8 5 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[1] 3 14 1 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[13] 16 8 1 #SB_LUT4
set_location test_cnt_RNO[21] 24 19 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_19 24 5 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_RNO_0[22] 22 11 4 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO_0[2] 15 8 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[2] 13 13 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[16] 18 8 0 #SB_LUT4
set_location gpio_pin_iobuf_RNO[13] 11 1 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[17] 6 16 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[22] 11 11 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[10] 17 16 2 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr_RNO_2[58] 22 7 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[37] 22 9 5 #SB_DFFNER
set_location u_core.u_sump2.lb_rd_d_RNO[22] 13 11 1 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d[31] 18 10 6 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1[8] 8 7 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[0] 1 15 5 #SB_DFF
set_location u_core.lb_wr_d_p1[7] 16 19 1 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[6] 2 2 6 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[11] 17 11 4 #SB_DFF
set_location u_core.u_sump2.b_do_p1[43] 17 10 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[0] 14 9 5 #SB_DFF
set_location u_mesa_pi_spi.mosi_nib_d[1] 24 13 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[22] 23 11 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr[1] 24 14 2 #SB_DFFE
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_81_c_RNO 11 5 7 #SB_LUT4
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c 5 6 7 #SB_CARRY
set_location u_core.u_gpio_core.lb_0084_reg[1] 5 13 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_ns 1 11 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_shift_en_RNO_0 23 10 7 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO[4] 2 1 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI0FHC1[19] 3 7 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[18] 13 15 4 #SB_LUT4
set_location u_mesa_pi_spi.mosi_nib_d_RNO[0] 24 13 0 #SB_LUT4
set_location u_core.u_sump2.events_p2[7] 9 3 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_1 14 9 2 #SB_LUT4
set_location u_core.lb_wr_d_p1[20] 18 19 1 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[3] 1 7 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[20] 6 9 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[29] 10 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[19] 5 12 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[0] 3 19 6 #SB_DFF
set_location u_mesa_core.u_mesa2lb.dword_sr[19] 23 19 1 #SB_DFFE
set_location u_core.u_sump2.rle_time[9] 1 8 1 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d_RNO[8] 14 6 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[28] 14 20 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[63] 24 8 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[20] 8 13 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_25_RNIPUIM 20 3 1 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNO 22 14 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[28] 20 16 4 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.dword_sr[0] 20 15 7 #SB_DFFE
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_2_c 2 2 2 #SB_CARRY
set_location u_core.u_sump2.ram_rd_d[2] 15 10 3 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[16] 13 2 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[14] 3 8 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[1] 14 5 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[50] 24 10 2 #SB_DFFNES
set_location u_core.u_sump2.lb_rd_d[10] 16 10 5 #SB_DFF
set_location u_core.u_sump2.ctrl_08_reg[15] 8 3 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[25] 11 20 0 #SB_LUT4
set_location test_cnt[18] 24 19 2 #SB_DFF
set_location u_core.u_sump2.data_en_loc_p1_RNO_3 6 5 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[5] 6 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[17] 8 14 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNIO9953 18 15 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[7] 19 6 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[2] 12 9 4 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[0] 23 12 0 #SB_LUT4
set_location u_core.u_sump2.trigger_or_RNO_0 7 4 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[23] 14 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[20] 9 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[7] 7 19 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_ctrl_p1 1 14 4 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNO[2] 23 13 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[5] 12 3 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_33_c_RNO 19 8 0 #SB_LUT4
set_location u_core.lb_rd_d_RNO[6] 18 10 1 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.byte_cnt[1] 20 20 4 #SB_DFF
set_location u_core.u_sump2.user_addr[3] 11 6 3 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[12] 2 3 4 #SB_LUT4
set_location u_core.u_sump2.rd_inc_RNIRA5V 13 7 2 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNISA032 7 6 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[5] 6 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0[2] 8 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_1 1 20 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_5[5] 8 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[20] 13 12 5 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_7_c 1 7 7 #SB_CARRY
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_0[0] 13 3 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[2] 11 19 4 #SB_DFFE
set_location u_core.lb_rd_d_RNO[25] 16 10 6 #SB_LUT4
set_location test_cnt_RNO[11] 24 18 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[42] 22 10 2 #SB_DFFNER
set_location u_core.u_gpio_core.lb_0020_reg[31] 2 16 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[15] 18 7 7 #SB_DFF
set_location gpio_pin_iobuf_RNO[23] 1 12 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.byte_cnt[1] 20 17 5 #SB_DFF
set_location u_core.u_sump2.ctrl_rd_page_p1[3] 10 5 3 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[30] 2 11 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[7] 16 15 5 #SB_DFF
set_location u_core.lb_rd_d[2] 15 9 3 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO[10] 16 10 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[0] 17 15 0 #SB_CARRY
set_location test_cnt[0] 24 17 0 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[4] 22 12 7 #SB_LUT4
set_location u_core.u_sump2.events_pre[2] 3 7 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[20] 10 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[27] 13 18 5 #SB_DFFSR
set_location u_core.lb_rd_d_RNO_0[21] 16 13 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[33] 12 6 3 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[19] 20 11 3 #SB_DFFE
set_location u_core.u_sump2.ctrl_13_reg[15] 3 4 7 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[9] 14 6 5 #SB_DFF
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.subslot_ctrl12 20 18 3 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_5_c 2 2 5 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[20] 9 13 5 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[28] 20 9 7 #SB_DFFE
set_location u_mesa_pi_spi.mosi_nib_rdy 12 6 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_5[56] 23 6 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_ctrl_p1 11 5 0 #SB_DFF
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[7] 18 17 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[3] 16 19 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO 13 1 3 #SB_LUT4
set_location u_mesa_pi_spi.rdy_p2 12 6 2 #SB_DFF
set_location u_mesa_core.u_mesa2lb.rpt_jk_e_RNO 19 9 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[3] 10 20 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_39_c 20 7 3 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.rd_byte_rdy 18 12 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[26] 14 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[10] 2 15 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[2] 14 15 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[5] 17 15 5 #SB_DFFE
set_location u_core.u_sump2.ctrl_04_reg_e_0[3] 7 2 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[22] 23 11 0 #SB_DFFNS
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[22] 12 16 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[9] 18 7 1 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[2] 1 20 7 #SB_DFF
set_location u_core.u_sump2.ram_rd_d[22] 12 9 5 #SB_DFF
set_location u_core.u_sump2.events_loc[3] 5 4 5 #SB_DFF
set_location u_core.u_gpio_core.lb_0038_reg[17] 2 13 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m16 1 17 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[51] 24 10 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNO[1] 20 17 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[6] 18 6 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[16] 20 10 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[5] 22 18 4 #SB_LUT4
set_location u_core.u_sump2.events_loc[15] 7 4 1 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_0[4] 13 14 3 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr[6] 6 3 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[12] 5 13 3 #SB_DFFE
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[7] 20 19 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[4] 5 19 2 #SB_DFFE
set_location u_core.lb_wr_d_p1[31] 17 20 5 #SB_DFF
set_location u_core.u_gpio_core.lb_0080_reg[18] 18 16 2 #SB_DFFE
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_7_5 20 16 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1_RNI5QB2[2] 9 8 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[12] 6 15 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[31] 9 20 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[29] 17 18 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_ctrl_p1 7 20 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_1[58] 22 7 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[3] 12 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_8[4] 5 15 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[30] 9 18 6 #SB_DFFE
set_location test_cnt_cry_c[10] 24 18 2 #SB_CARRY
set_location u_mesa_pi_spi.bit_cnt[1] 16 5 1 #SB_DFFR
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[2] 18 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[22] 15 17 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_bm 1 18 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[3] 1 11 5 #SB_DFF
set_location u_core.lb_wr_d_p1[14] 18 13 2 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_RNO[4] 22 5 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_oe_l_RNO_0 14 5 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[0] 18 18 1 #SB_LUT4
set_location u_core.u_sump2.rle_pre_jk_RNO 8 7 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[1] 5 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[6] 5 16 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_oe_l_RNO_0 12 10 0 #SB_LUT4
set_location u_core.events_din[11] 8 6 2 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1[4] 7 8 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[31] 8 17 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[11] 19 8 2 #SB_DFF
set_location test_cnt_cry_c[6] 24 17 6 #SB_CARRY
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_27_c 14 1 3 #SB_CARRY
set_location u_core.u_sump2.ctrl_13_reg_p1[30] 7 8 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[29] 9 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[5] 7 17 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[26] 14 17 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[2] 3 18 2 #SB_DFF
set_location u_core.u_sump2.c_addr_RNO[7] 2 8 7 #SB_LUT4
set_location u_core.u_sump2.b_do[38] 14 12 2 #SB_DFF
set_location u_core.u_gpio_core.lb_009c_reg[19] 11 19 3 #SB_DFFE
set_location u_core.events_din[0] 12 6 6 #SB_DFF
set_location u_mesa_core.u_mesa2lb.rx_byte_stop_p2[0] 22 16 6 #SB_DFF
set_location u_core.u_sump2.rle_time[22] 1 9 6 #SB_DFFSR
set_location u_core.u_sump2.a_di[7] 5 10 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[14] 13 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIRVGK[4] 11 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[13] 10 10 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_0[58] 23 8 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[28] 15 19 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[6] 5 17 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[15] 9 16 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[22] 18 20 0 #SB_DFFE
set_location u_core.lb_rd_d[14] 17 7 0 #SB_DFF
set_location u_core.u_sump2.a_addr_p1[7] 8 2 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[3] 11 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[31] 8 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[4] 5 11 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_oe_l_RNO_0 7 20 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_3[61] 22 8 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_reg_RNIJHD11_1[0] 9 4 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04[2] 8 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1[5] 9 12 5 #SB_DFF
set_location u_core.u_gpio_core.lb_0034_reg[8] 10 6 4 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[30] 14 11 0 #SB_LUT4
set_location test_cnt[14] 24 18 6 #SB_DFF
set_location u_mesa_core.u_mesa2lb.rd_byte_rdy_RNIPA5S 18 12 2 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt_RNO[9] 1 6 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q[1] 10 8 1 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[23] 13 2 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0088_reg[30] 7 19 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[0] 13 8 3 #SB_DFF
set_location u_core.u_sump2.a_addr_RNIQ1U61[9] 8 10 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[2] 13 19 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[1] 2 17 6 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[11] 1 8 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt[1] 23 13 4 #SB_DFFSR
set_location u_core.u_sump2.lb_rd_d[28] 16 10 7 #SB_DFF
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNID68G4 5 7 7 #SB_LUT4
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_3_c 5 6 3 #SB_CARRY
set_location u_core.u_sump2.events_pre_RNO[13] 10 3 7 #SB_LUT4
set_location u_core.u_sump2.b_do[14] 16 8 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[11] 9 12 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_15_c 20 7 7 #SB_CARRY
set_location u_core.u_sump2.trigger_or_RNO 7 3 7 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2[3] 11 9 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[9] 8 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[19] 11 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[23] 6 19 0 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[8] 15 8 3 #SB_LUT4
set_location test_cnt_RNO[0] 24 17 0 #SB_LUT4
set_location u_core.u_sump2.un1_post_trig_cnt_cry_8_c 1 6 0 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_0 3 9 4 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_33_c 14 2 2 #SB_CARRY
set_location u_core.u_sump2.a_we_RNO_0 7 5 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[10] 14 15 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_5 15 3 0 #SB_DFFNR
set_location u_mesa_core.u_mesa2lb.addr_len[4] 22 17 0 #SB_DFFSR
set_location u_core.u_sump2.complete_jk_p1 16 7 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[40] 22 10 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg[3] 8 5 1 #SB_DFFE
set_location test_cnt_RNO[24] 24 20 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[29] 19 9 5 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO_0[7] 12 10 4 #SB_LUT4
set_location u_core.u_sump2.b_do_0[26] 14 6 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[7] 10 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[17] 8 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_6[5] 9 13 3 #SB_LUT4
set_location gpio_pin_iobuf_RNO[16] 5 8 7 #SB_LUT4
set_location u_core.u_sump2.c_addr[7] 2 8 7 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0098_reg[12] 6 16 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0090_reg[28] 16 17 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[29] 13 10 6 #SB_DFFE
set_location u_core.u_gpio_core.gpio_pin_q_1[9] 10 7 5 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO[25] 16 10 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO_0 3 19 0 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[15] 17 6 7 #SB_DFFE
set_location u_core.u_sump2.ram_rd_d[16] 17 10 2 #SB_DFF
set_location u_core.u_sump2.b_do_p1[46] 19 8 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0090_reg[19] 5 17 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO_0 13 3 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr[6] 24 14 5 #SB_DFFE
set_location u_core.u_sump2.ctrl_07_reg[0] 9 7 4 #SB_DFFE
set_location u_core.u_sump2.ctrl_06_reg[26] 2 4 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1[18] 13 15 5 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0084_reg[4] 9 10 0 #SB_DFFE
set_location u_core.lb_rd_rdy 16 6 3 #SB_DFF
set_location u_core.u_gpio_core.lb_0030_reg[21] 8 19 4 #SB_DFFE
set_location u_core.lb_rd_d_RNO[19] 20 12 0 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt[7] 1 5 7 #SB_DFFSR
set_location u_core.u_sump2.b_do_p1[56] 14 12 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_1 1 19 4 #SB_LUT4
set_location mesa_id_req_RNO 20 18 7 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[8] 1 8 0 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d_RNO[16] 17 10 2 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_21_c 11 3 3 #SB_CARRY
set_location u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_1[0] 5 10 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[24] 17 14 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[12] 23 19 3 #SB_DFFE
set_location u_core.u_sump2.rle_time[2] 1 7 2 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d_RNO[7] 13 8 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_RNIBLNB[1] 10 8 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[23] 14 20 4 #SB_DFFE
set_location u_core.events_din[22] 5 9 5 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO_0[21] 15 12 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[27] 15 20 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO 8 20 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_18_RNO 18 4 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[7] 20 15 3 #SB_DFFE
set_location u_core.u_sump2.ram_rd_d[5] 15 9 5 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[13] 12 2 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[11] 3 8 3 #SB_DFFE
set_location u_core.lb_rd_d[26] 19 11 0 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[57] 24 8 7 #SB_DFFNER
set_location u_mesa_core.u_mesa2lb.reading_RNO 22 18 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[11] 17 16 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_1_RNIPOM9 19 5 1 #SB_LUT4
set_location u_core.u_sump2.un1_post_trig_cnt_cry_2_c 1 5 2 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[0] 6 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[16] 3 14 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[17] 10 19 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[2] 3 7 5 #SB_DFF
set_location u_core.u_sump2.trigger_or_RNO_7 9 1 1 #SB_LUT4
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_1_c 5 6 1 #SB_CARRY
set_location u_core.u_sump2.c_addr_p1[6] 9 6 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[8] 7 11 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[14] 17 8 4 #SB_DFF
set_location u_core.u_sump2.b_do[46] 14 12 0 #SB_DFF
set_location u_core.u_sump2.a_we_6.N_25_1_i 8 7 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[2] 7 19 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_1 8 20 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rx_byte_rdy_p2 20 17 1 #SB_DFF
set_location u_core.u_sump2.triggered_jk_RNIBLTM2 2 5 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[22] 3 5 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[27] 11 17 2 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[15] 20 14 7 #SB_DFFE
set_location u_core.u_sump2.ctrl_05_reg[0] 12 2 0 #SB_DFFE
set_location u_mesa_pi_spi.rd_d_xfer[6] 20 9 4 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[15] 2 3 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[25] 17 18 2 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_15_c 1 8 7 #SB_CARRY
set_location u_core.u_sump2.d_addr[8] 12 7 1 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_q_RNIUGEA1[0] 12 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[3] 8 19 5 #SB_DFFE
set_location u_core.u_sump2.trigger_or_p1 7 3 5 #SB_DFF
set_location u_core.u_gpio_core.lb_009c_reg[9] 5 18 6 #SB_DFFE
set_location u_core.lb_wr_d_p1[18] 19 13 4 #SB_DFF
set_location u_mesa_pi_spi.mesa_id_jk_RNO 13 7 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[14] 11 11 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[3] 17 15 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[12] 18 7 4 #SB_DFF
set_location u_core.u_sump2.acquired_jk_RNO_2 1 4 3 #SB_LUT4
set_location u_core.lb_rd_d[7] 16 8 2 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO[15] 16 11 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[18] 15 15 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[30] 20 6 0 #SB_DFFNS
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[6] 23 14 0 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[23] 20 12 5 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d[30] 14 11 7 #SB_DFF
set_location u_core.u_sump2.events_pre[7] 9 4 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[22] 12 14 5 #SB_DFF
set_location u_core.u_gpio_core.lb_0038_reg[24] 12 13 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[5] 2 11 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[3] 1 14 6 #SB_DFF
set_location u_core.lb_wr_d_p1[0] 9 9 4 #SB_DFF
set_location u_core.lb_rd_d_RNO_0[24] 15 12 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_17_RNO 18 4 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rpt_jk_e_RNI4DK64 19 17 6 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[1] 2 2 1 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[10] 17 9 1 #SB_DFF
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_21_c 14 1 7 #SB_CARRY
set_location u_core.u_sump2.b_do_p1[40] 14 6 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[25] 15 18 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[1] 14 9 0 #SB_DFF
set_location u_mesa_pi_spi.mosi_nib_d[2] 24 13 2 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[25] 15 2 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[10] 3 4 2 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_sr[0] 24 14 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[0] 17 11 5 #SB_DFF
set_location u_core.u_sump2.b_do[33] 17 10 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[25] 11 20 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[8] 14 14 6 #SB_DFFE
set_location u_core.u_gpio_core.gpio_pin_q_1[15] 9 5 3 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[23] 20 11 6 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNO[5] 2 1 3 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[23] 1 9 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[24] 15 19 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0038_reg[7] 2 13 6 #SB_DFFE
set_location u_mesa_pi_spi.mosi_nib_d_RNO[1] 24 13 1 #SB_LUT4
set_location u_core.u_sump2.rle_time[17] 1 9 1 #SB_DFFSR
set_location u_core.u_sump2.events_p2[4] 11 4 2 #SB_DFF
set_location u_core.u_sump2.events_p1[6] 9 3 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[21] 13 20 5 #SB_LUT4
set_location u_core.lb_wr_d_p1[21] 18 19 2 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[2] 1 7 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[23] 6 7 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[17] 10 15 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654[4] 5 15 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[18] 5 12 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[3] 6 20 7 #SB_DFF
set_location u_core.lb_rd_d[18] 19 11 6 #SB_DFF
set_location u_mesa_core.u_mesa2lb.dword_sr[18] 19 20 6 #SB_DFFE
set_location u_core.u_sump2.rle_time[8] 1 8 0 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d_RNO[9] 14 7 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[23] 14 19 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[29] 7 19 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[2] 13 9 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[2] 17 15 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out 13 1 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[62] 24 8 3 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNINV4T2[9] 10 9 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[8] 8 11 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[21] 15 20 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[12] 2 12 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[4] 10 6 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[27] 16 4 2 #SB_DFFNS
set_location u_mesa_pi_spi.miso_sr[2] 23 3 0 #SB_DFFNS
set_location u_mesa_core.u_mesa2lb.dword_sr[29] 20 16 6 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.dword_sr[1] 19 20 2 #SB_DFFE
set_location u_core.u_sump2.un1_c_addr_cry_5_c 2 8 5 #SB_CARRY
set_location u_core.u_sump2.un1_a_addr_cry_5_c 8 9 4 #SB_CARRY
set_location u_core.u_sump2.ram_rd_d_RNO[26] 19 11 2 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[3] 13 6 4 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[19] 13 2 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_ns 2 17 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[0] 13 3 2 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[51] 24 10 3 #SB_DFFNES
set_location u_core.u_sump2.un1_c_addr_cry_8_c 2 9 0 #SB_CARRY
set_location u_core.u_sump2.ram_rd_d[29] 15 11 0 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[17] 16 9 4 #SB_DFF
set_location u_core.u_sump2.events_loc[6] 9 3 1 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[2] 3 5 4 #SB_DFFE
set_location u_core.u_sump2.ctrl_08_reg[12] 8 3 4 #SB_DFFE
set_location u_core.u_sump2.b_do[9] 15 7 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[31] 8 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[24] 12 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIKPUU[5] 8 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[24] 3 12 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[11] 18 19 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[1] 16 12 4 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[54] 24 9 2 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNO_2 7 6 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[28] 14 4 5 #SB_DFFE
set_location u_core.u_sump2.a_addr_RNO[4] 7 10 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[6] 3 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[14] 9 16 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_1_c 17 13 0 #SB_CARRY
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[6] 19 6 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[1] 18 6 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO_0 1 20 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[1] 22 13 1 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.packet_done_RNO_1 23 14 5 #SB_LUT4
set_location u_core.u_sump2.trigger_or_RNO_1 10 1 2 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[15] 3 3 7 #SB_DFFSS
set_location u_core.u_sump2.trigger_delay_p1[7] 5 1 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[8] 10 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[24] 12 16 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO 2 20 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[3] 2 17 7 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[7] 22 13 7 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr[3] 6 3 3 #SB_DFFE
set_location u_core.u_sump2.a_di[21] 5 5 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[21] 13 13 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[4] 9 11 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[17] 13 16 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_21_c 20 7 6 #SB_CARRY
set_location u_core.u_sump2.un1_c_addr_cry_6_c 2 8 6 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d_RNO_1[1] 13 6 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_1[31] 23 10 6 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_15_c 11 3 5 #SB_CARRY
set_location u_core.u_sump2.c_addr_p1_RNIBG1T2[6] 10 7 0 #SB_LUT4
set_location u_core.u_sump2.a_addr[0] 7 10 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[15] 11 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[15] 14 14 7 #SB_DFFE
set_location u_core.lb_rd_d_RNO[5] 16 11 6 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[8] 20 9 6 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_3[32] 23 9 5 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.byte_cnt[0] 20 20 3 #SB_DFF
set_location u_core.u_sump2.user_addr[2] 11 6 2 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[13] 2 3 5 #SB_LUT4
set_location u_core.u_sump2.events_p2[11] 10 2 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[17] 10 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[6] 3 13 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO_0 1 20 5 #SB_LUT4
set_location u_core.u_sump2.d_addr[2] 10 9 2 #SB_DFF
set_location u_core.u_sump2.a_di[47] 3 11 5 #SB_DFF
set_location u_core.u_gpio_core.lb_002c_reg[27] 15 16 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[22] 2 14 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_ctrl_p1 2 17 5 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_9 24 11 0 #SB_DFFNR
set_location u_core.u_gpio_core.lb_009c_reg[3] 15 19 6 #SB_DFFE
set_location u_core.lb_rd_d_RNO[24] 15 12 2 #SB_LUT4
set_location test_cnt_RNO[10] 24 18 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[45] 22 10 5 #SB_DFFNER
set_location u_core.u_sump2.lb_rd_d[0] 11 10 1 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[7] 9 4 0 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNI7B0T2[5] 9 7 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[6] 3 12 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[28] 10 19 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[30] 2 16 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[9] 17 16 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[14] 18 7 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO 14 9 3 #SB_LUT4
set_location gpio_pin_iobuf_RNO[22] 1 12 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_10 24 1 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_RNO_0[25] 18 3 4 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_RNO[3] 22 5 3 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[6] 16 9 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1[0] 15 8 6 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[5] 3 15 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[0] 16 14 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO 14 5 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[35] 22 9 3 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[6] 22 5 6 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_wr_d[30] 17 19 7 #SB_DFFE
set_location u_core.u_sump2.lb_rd_d_RNO[13] 16 6 7 #SB_LUT4
set_location u_core.u_sump2.b_do_0[29] 16 6 4 #SB_DFF
set_location u_core.u_gpio_core.lb_002c_reg[3] 15 16 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[25] 13 10 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[1] 17 15 1 #SB_CARRY
set_location u_core.events_din[16] 6 6 6 #SB_DFF
set_location test_cnt[1] 24 17 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[5] 22 4 1 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1[11] 1 2 0 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1[1] 3 6 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[21] 13 20 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[28] 14 18 1 #SB_DFFSR
set_location u_core.lb_rd_d_RNO_0[22] 14 12 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_4_RNO 18 3 7 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[32] 11 10 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0090_reg[15] 16 16 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[3] 6 19 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[16] 17 8 0 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[18] 20 11 2 #SB_DFFE
set_location u_mesa_pi_spi.id_bit_cnt[1] 22 5 1 #SB_DFFNER
set_location u_core.u_sump2.c_addr_p1_RNIKT7R2[0] 12 7 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[6] 15 9 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[0] 6 13 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO_0 13 1 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_cnt[3] 23 13 0 #SB_DFFSR
set_location u_core.u_sump2.un1_a_addr_cry_2_c 8 9 1 #SB_CARRY
set_location u_core.u_sump2.c_addr_RNO[8] 2 9 0 #SB_LUT4
set_location u_core.u_sump2.b_do[35] 20 12 4 #SB_DFF
set_location u_core.u_sump2.armed_jk 1 3 0 #SB_DFFSR
set_location u_core.u_sump2.a_addr_RNO_1[5] 7 9 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[14] 8 14 7 #SB_DFF
set_location u_core.u_gpio_core.lb_009c_reg[12] 10 18 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[8] 5 15 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[2] 18 16 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l_RNO 1 20 1 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[29] 20 9 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_5[57] 22 7 0 #SB_LUT4
set_location u_core.u_sump2.rle_time[27] 1 10 3 #SB_DFFSR
set_location u_core.u_sump2.a_di[8] 5 10 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_rdy_RNI54MF2 19 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[11] 3 7 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[1] 12 13 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_002c_reg[16] 10 10 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[1] 14 10 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_27_c 17 13 3 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[1] 23 18 1 #SB_LUT4
set_location u_core.u_sump2.user_addr_RNIF6S21[6] 11 7 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_RNIGFJH[3] 12 6 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[11] 7 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[27] 13 18 1 #SB_LUT4
set_location u_core.lb_rd_d_RNO[12] 16 9 1 #SB_LUT4
set_location u_core.u_sump2.rle_pre_jk_RNO_1 8 11 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[29] 6 7 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0098_reg[2] 15 17 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[2] 3 18 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[2] 1 17 5 #SB_DFF
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_0_c_RNO 23 17 0 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[63] 18 9 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[25] 11 20 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[20] 9 19 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[17] 2 19 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[3] 14 15 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[4] 17 15 4 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_4[58] 22 6 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[18] 3 6 6 #SB_DFF
set_location u_core.u_sump2.ctrl_04_reg_e_0[0] 7 2 0 #SB_DFFE
set_location u_core.u_sump2.c_addr_p1_RNINMRS2[1] 12 7 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[6] 11 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[9] 8 16 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[21] 23 10 2 #SB_DFFNS
set_location u_mesa_core.u_mesa2lb.dword_sr[27] 19 19 7 #SB_DFFE
set_location u_core.u_sump2.a_we_p1 6 5 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[8] 18 7 0 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[1] 1 18 0 #SB_DFF
set_location lb_rd_rdy_wide 19 12 6 #SB_DFF
set_location u_core.u_sump2.ram_rd_d[23] 20 12 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[0] 6 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[22] 13 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[4] 10 14 4 #SB_LUT4
set_location test_cnt[11] 24 18 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_29_RNO 19 5 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[52] 24 10 7 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_39_c 14 2 1 #SB_CARRY
set_location u_core.u_sump2.post_trig_cnt_RNO[6] 1 5 6 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNO_4 5 8 1 #SB_LUT4
set_location u_core.u_sump2.a_di[36] 3 10 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[8] 19 8 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[7] 18 6 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[15] 20 10 1 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_RNIG4J91[0] 23 9 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[4] 22 17 0 #SB_LUT4
set_location u_core.u_sump2.un1_d_addr_cry_8_c 11 8 1 #SB_CARRY
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_21_c_RNO 5 1 3 #SB_LUT4
set_location u_core.u_sump2.events_loc[14] 7 4 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[7] 6 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[31] 9 20 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_bm 2 17 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_0 14 5 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[14] 16 15 6 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt[6] 22 12 1 #SB_DFFSR
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[6] 20 19 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_3[2] 8 15 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[5] 5 19 3 #SB_DFFE
set_location u_core.lb_wr_d_p1[30] 17 20 4 #SB_DFF
set_location u_core.u_sump2.b_do[11] 18 9 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[14] 9 14 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[5] 18 6 5 #SB_LUT4
set_location test_cnt_cry_c[22] 24 19 6 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_wr_d[6] 17 19 0 #SB_DFFE
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_7_4 19 19 4 #SB_LUT4
set_location u_core.u_sump2.user_addr[4] 11 6 4 #SB_DFFE
set_location u_core.u_sump2.a_di[17] 9 1 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[16] 11 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg[31] 14 13 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[26] 6 19 3 #SB_DFFE
set_location test_cnt_RNO[7] 24 17 7 #SB_LUT4
set_location u_mesa_pi_spi.rd_rdy_xfer_wide_RNO 13 8 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[18] 15 6 0 #SB_DFFNS
set_location u_core.u_sump2.d_addr[4] 10 7 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[30] 9 20 0 #SB_LUT4
set_location u_core.u_sump2.complete_jk_RNO_1 8 7 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[2] 13 19 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[15] 10 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[5] 5 18 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[31] 9 18 7 #SB_DFFE
set_location test_cnt_cry_c[11] 24 18 3 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr_rst_26 20 1 0 #SB_DFFNR
set_location u_mesa_core.u_mesa_decode.packet_done_RNO 22 14 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[3] 18 11 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_len_RNIM7PO3[1] 23 17 3 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d[6] 16 9 5 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[1] 9 2 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[25] 10 20 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[22] 12 20 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[18] 14 10 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[0] 1 11 7 #SB_DFF
set_location u_core.lb_wr_d_p1[13] 18 13 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[45] 22 10 5 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_RNO[5] 22 5 5 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[0] 11 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[3] 12 18 7 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[3] 18 18 3 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_15_c_RNO 14 3 4 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[19] 20 12 1 #SB_LUT4
set_location u_core.u_sump2.b_do_0[23] 12 1 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[2] 5 17 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[5] 5 16 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[7] 17 15 7 #SB_CARRY
set_location u_core.lb_cs_sump2_ctrl_p1c_2_0 19 13 1 #SB_LUT4
set_location u_core.events_din[10] 7 4 4 #SB_DFF
set_location test_cnt[7] 24 17 7 #SB_DFF
set_location gpio_pin_iobuf_RNO[19] 1 12 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[3] 19 9 7 #SB_LUT4
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_27_c 5 2 4 #SB_CARRY
set_location u_core.u_sump2.ctrl_reg_RNO[2] 13 7 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[7] 6 9 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[30] 8 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[13] 6 10 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[25] 15 20 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO 2 20 1 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[28] 15 10 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[1] 23 6 6 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[28] 16 10 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1_RNIE6U3_0[0] 2 5 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_21_c_RNO 17 17 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[10] 19 7 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_0 1 15 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out 14 5 3 #SB_DFF
set_location u_core.lb_rd_d[30] 14 11 1 #SB_DFF
set_location test_cnt_cry_c[5] 24 17 5 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr[63] 24 8 5 #SB_DFFNES
set_location u_core.u_sump2.rle_time[30] 1 10 6 #SB_DFFSR
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_63_c 14 1 5 #SB_CARRY
set_location u_core.u_sump2.ctrl_13_reg_p1[31] 6 8 1 #SB_DFF
set_location u_core.u_sump2.b_do_p1[0] 11 10 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[27] 13 18 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[3] 1 17 4 #SB_DFF
set_location u_core.u_sump2.c_addr_RNO[6] 2 8 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[18] 11 19 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[4] 16 18 2 #SB_DFFE
set_location u_core.events_din[1] 12 6 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[10] 22 6 0 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_5 19 19 0 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_9_c 11 3 6 #SB_CARRY
set_location u_core.u_sump2.ctrl_06_reg[23] 6 1 7 #SB_DFFE
set_location u_core.u_sump2.a_di[6] 3 11 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[21] 13 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[17] 10 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[10] 10 10 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_009c_reg[29] 9 17 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[26] 9 18 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_0 12 4 4 #SB_LUT4
set_location u_core.lb_rd_d_RNO[14] 17 7 0 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt[0] 1 5 0 #SB_DFFSS
set_location u_core.u_sump2.b_do_p1[53] 16 12 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[7] 10 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[8] 3 16 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0088_reg[14] 9 16 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l 3 19 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_out_RNO_0 13 1 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[21] 19 16 5 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_11_c 1 8 3 #SB_CARRY
set_location u_core.u_sump2.trigger_dly_cnt[1] 3 3 1 #SB_DFFSS
set_location u_core.u_sump2.ram_rd_d_RNO[13] 16 6 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[30] 8 8 0 #SB_DFFE
set_location u_core.u_sump2.acquired_jk_RNI3U20I 5 5 6 #SB_LUT4
set_location u_core.lb_rd_d[15] 16 11 3 #SB_DFF
set_location u_mesa_core.u_mesa2lb.dword_sr[17] 19 20 4 #SB_DFFE
set_location u_core.u_sump2.rle_time[7] 1 7 7 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d_RNO[2] 15 10 3 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1[6] 7 8 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[30] 7 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[7] 6 12 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[11] 17 16 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_3[60] 23 7 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[17] 10 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1[6] 9 12 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m5 2 10 4 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[8] 14 6 0 #SB_DFF
set_location u_core.u_sump2.ram_rd_d[25] 14 12 6 #SB_DFF
set_location u_core.u_sump2.a_di_p2_CR63_adreg_RNIP8I1[0] 1 2 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[58] 24 8 6 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt_RNO[8] 1 6 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[24] 14 4 1 #SB_DFFE
set_location u_core.u_sump2.b_do[2] 17 9 5 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO[8] 7 9 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[1] 12 9 6 #SB_DFF
set_location u_core.u_sump2.b_do_p1[10] 17 8 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[1] 7 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[11] 3 14 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[0] 1 17 0 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNI938G[15] 22 8 1 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.loc_start_RNO 23 12 5 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_loc[0] 23 15 0 #SB_DFFE
set_location u_core.u_sump2.trigger_delay_p1[8] 5 4 0 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[16] 1 9 0 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_81_c 14 1 2 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[12] 6 15 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[7] 6 12 1 #SB_DFFSR
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[11] 18 14 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_39_c_RNO 19 6 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_0 5 20 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt[0] 23 13 3 #SB_DFFSR
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[0] 20 20 3 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d[29] 18 11 4 #SB_DFF
set_location u_core.u_gpio_core.lb_003c_reg[3] 12 12 4 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_6_c 18 17 4 #SB_CARRY
set_location u_core.u_sump2.trigger_dly_cnt_RNO[13] 3 3 5 #SB_LUT4
set_location u_core.u_sump2.events_pre_RNO[10] 9 3 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[27] 7 7 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[19] 12 19 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_ctrl_p1 14 7 2 #SB_DFF
set_location u_core.lb_rd_d_RNO[9] 16 8 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[18] 19 16 2 #SB_DFFE
set_location u_core.u_sump2.a_addr_p2[4] 12 9 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[18] 13 15 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[20] 2 19 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[11] 18 7 3 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_0 3 20 3 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[9] 16 8 3 #SB_LUT4
set_location test_cnt_RNO[1] 24 17 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[12] 20 5 0 #SB_DFFNS
set_location u_core.u_sump2.events_pre[10] 9 3 4 #SB_DFF
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_0 4 5 0 #SB_RAM40_4K
set_location u_core.u_sump2.a_addr_RNO_0[5] 8 9 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[20] 18 16 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_3[56] 23 6 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_busy_RNO_0 18 12 7 #SB_LUT4
set_location u_core.u_sump2.b_do_0[30] 19 6 6 #SB_DFF
set_location u_core.u_sump2.a_we_RNO_1 7 6 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[8] 3 17 4 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_4 15 1 0 #SB_DFFNR
set_location u_mesa_core.u_mesa2lb.addr_len[3] 22 18 7 #SB_DFFSR
set_location u_core.u_gpio_core.lb_003c_reg[24] 12 20 2 #SB_DFFE
set_location test_cnt[22] 24 19 6 #SB_DFF
set_location u_core.u_sump2.ctrl_08_reg[2] 8 5 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0094_reg[9] 3 15 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[4] 17 15 4 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[17] 16 8 0 #SB_LUT4
set_location test_cnt_RNO[25] 24 20 1 #SB_LUT4
set_location u_core.u_sump2.b_do_0[25] 13 4 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[6] 5 17 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[8] 12 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[0] 19 7 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l_RNO 13 1 1 #SB_LUT4
set_location u_core.lb_rd_d[8] 15 8 4 #SB_DFF
set_location gpio_pin_iobuf_RNO[17] 11 1 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_12_RNO 20 5 2 #SB_LUT4
set_location u_core.u_sump2.c_addr[6] 2 8 6 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[15] 9 17 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[13] 6 16 3 #SB_DFFE
set_location u_core.u_gpio_core.gpio_pin_q_1[8] 10 5 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[7] 22 11 2 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_10_c 1 8 2 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d_RNO[26] 19 11 1 #SB_LUT4
set_location u_core.u_sump2.events_pre[8] 10 1 4 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_1[4] 7 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[29] 2 13 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[0] 3 8 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[1] 2 10 6 #SB_DFF
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c 11 3 7 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[20] 6 11 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[21] 13 20 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_RNIQNIV9[10] 22 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_rdy_RNO_1 9 10 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[24] 12 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[2] 16 16 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[20] 14 13 4 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[16] 1 12 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr[0] 19 14 0 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_24_c 1 10 0 #SB_CARRY
set_location u_core.u_sump2.events_p1[11] 10 2 0 #SB_DFF
set_location u_core.u_sump2.ctrl_rd_page_p1_RNI5IA1[1] 15 7 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_30_RNO 20 5 6 #SB_LUT4
set_location u_core.u_sump2.armed_jk_RNO 1 3 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m23_am 2 17 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_2_RNO 19 9 4 #SB_LUT4
set_location u_core.u_sump2.events_p1[3] 10 4 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[1] 6 13 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[12] 10 16 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[17] 6 11 1 #SB_DFFE
set_location u_core.lb_rd_d[13] 17 7 4 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1[14] 5 5 2 #SB_DFF
set_location u_core.u_sump2.a_addr_p1[0] 8 9 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[16] 11 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[28] 14 18 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[8] 17 17 1 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[15] 2 12 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[1] 14 13 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[7] 22 11 2 #SB_DFFNS
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO_0[0] 20 20 0 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d_RNO[21] 16 13 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0[3] 8 4 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[17] 10 15 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[3] 18 6 3 #SB_CARRY
set_location u_core.u_sump2.events_loc[9] 11 4 3 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[7] 8 8 5 #SB_DFFE
set_location u_core.u_sump2.b_do[4] 13 11 4 #SB_DFF
set_location u_core.u_sump2.acquired_jk_RNI48FA 6 5 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[21] 12 19 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_4[60] 23 7 0 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1[2] 3 1 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[7] 10 12 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[0] 23 13 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt[4] 18 18 4 #SB_DFF
set_location u_core.u_sump2.un1_a_addr_cry_6_c 8 9 5 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d[23] 20 12 5 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO[15] 3 3 7 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO_1[4] 13 8 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNIV2QP5[1] 20 17 6 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_23_c 1 9 7 #SB_CARRY
set_location u_core.u_sump2.a_addr[5] 7 10 7 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[3] 15 12 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[14] 11 1 0 #SB_DFFNS
set_location u_core.u_sump2.rle_pre_jk_RNIV0KU 8 10 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_p1[3] 10 9 7 #SB_DFF
set_location u_core.u_sump2.ctrl_04_reg_e_0_RNI23PB[2] 2 6 3 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNIFL2T2[7] 12 8 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[18] 13 15 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[15] 17 8 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out_RNO_1 3 19 5 #SB_LUT4
set_location gpio_pin_iobuf_RNO[1] 1 17 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_3[58] 22 7 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l_RNO 8 20 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_2 19 1 0 #SB_DFFNR
set_location u_core.u_sump2.un1_c_addr_cry_3_c 2 8 3 #SB_CARRY
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_1 4 11 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[9] 8 16 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out 8 1 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[49] 24 10 1 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_25_c 1 10 1 #SB_CARRY
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIO6HC1[17] 6 6 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg[4] 8 5 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0098_reg[28] 10 20 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[3] 3 12 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[0] 11 4 6 #SB_DFF
set_location test_cnt_RNO[23] 24 19 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[20] 20 3 6 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO_0[0] 11 10 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[10] 18 7 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[38] 22 9 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_stage_RNO[1] 22 19 5 #SB_LUT4
set_location u_core.u_sump2.user_addr_RNI0IM21[1] 11 7 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[19] 15 17 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_002c_reg[8] 5 16 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[20] 11 11 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[31] 20 10 0 #SB_DFFNS
set_location u_core.u_sump2.user_addr_RNI9UP21[4] 11 7 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[2] 1 15 7 #SB_DFF
set_location u_core.lb_wr_d_p1[1] 9 2 6 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[0] 2 2 0 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[41] 14 6 6 #SB_DFF
set_location u_core.u_gpio_core.lb_0090_reg[10] 16 16 0 #SB_DFFE
set_location u_mesa_pi_spi.mosi_nib_d[3] 24 13 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[24] 16 2 0 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt[4] 22 5 4 #SB_DFFNER
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ 22 14 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[1] 19 12 1 #SB_DFF
set_location u_core.u_sump2.b_do[32] 18 9 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[11] 7 13 4 #SB_DFFSR
set_location u_core.u_sump2.trigger_dly_cnt_RNO[6] 2 1 4 #SB_LUT4
set_location u_core.u_sump2.trigger_and_p1_RNIT0G51 7 3 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_10[4] 11 13 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[6] 7 17 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[4] 12 11 2 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[4] 23 18 4 #SB_LUT4
set_location u_core.u_sump2.events_p2[5] 11 4 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[14] 12 15 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[20] 7 14 5 #SB_LUT4
set_location u_core.lb_wr_d_p1[26] 18 19 7 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[1] 1 7 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[22] 5 7 3 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_4[4] 11 13 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[2] 5 20 0 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[25] 12 18 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[9] 8 15 2 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_69_c_RNO 14 3 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[18] 13 2 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[31] 6 18 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_cfg_p1[3] 12 4 7 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[16] 17 10 1 #SB_DFF
set_location u_core.u_sump2.ctrl_08_reg[13] 8 3 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[30] 7 18 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[27] 13 18 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[10] 18 15 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1[0] 16 12 2 #SB_DFF
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_4_c 5 6 4 #SB_CARRY
set_location u_core.u_sump2.post_trig_cnt_RNO[3] 1 5 3 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNO_1 8 6 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[29] 14 4 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[7] 6 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[15] 9 8 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[5] 17 9 0 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_RNIBMMK4_0[6] 23 9 7 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[2] 22 13 2 #SB_LUT4
set_location u_core.u_sump2.un1_a_addr_cry_4_c 8 9 3 #SB_CARRY
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI57SU[0] 17 12 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_27_c_RNO 16 14 5 #SB_LUT4
set_location u_core.N_37_i_0_a2_0_2 19 13 5 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.packet_done 22 14 7 #SB_DFF
set_location u_mesa_core.u_mesa2lb.header_jk_RNIBVPK6 20 17 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[22] 12 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[5] 7 19 5 #SB_DFFE
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_69_c 14 2 7 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[14] 13 14 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[8] 18 7 0 #SB_LUT4
set_location u_core.lb_rd_d_RNO[4] 15 11 2 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[9] 19 10 5 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[3] 17 19 5 #SB_DFFE
set_location u_core.u_sump2.user_addr[1] 11 6 1 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNIJMGG[2] 3 1 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[7] 6 12 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[13] 6 10 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_21_c 19 15 4 #SB_CARRY
set_location u_core.u_sump2.d_addr[3] 10 9 5 #SB_DFF
set_location u_core.u_gpio_core.lb_002c_reg[26] 15 16 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO 5 9 3 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_9_c 1 8 1 #SB_CARRY
set_location u_core.u_sump2.un1_rle_time_cry_18_c 1 9 2 #SB_CARRY
set_location u_core.u_gpio_core.lb_009c_reg[0] 10 18 0 #SB_DFFE
set_location u_core.lb_rd_d_RNO[23] 20 12 6 #SB_LUT4
set_location test_cnt_RNO[13] 24 18 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[44] 22 10 4 #SB_DFFNER
set_location u_core.u_sump2.lb_rd_d[1] 13 6 1 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[6] 9 3 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[8] 17 16 0 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[7] 12 9 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1[1] 16 7 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[4] 3 15 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO 18 14 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[1] 16 15 0 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_oe_l_RNO_0 2 20 0 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[5] 22 5 5 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_wr_d[31] 18 20 7 #SB_DFFE
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_1_c_RNO 10 1 0 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[12] 16 9 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_xfer_RNO 12 7 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_RNIQNI41[4] 13 9 1 #SB_LUT4
set_location u_core.u_sump2.b_do_0[28] 15 5 7 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[2] 17 15 2 #SB_CARRY
set_location test_cnt[2] 24 17 2 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[6] 22 4 3 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1[10] 3 2 1 #SB_DFF
set_location u_core.u_sump2.c_addr[9] 2 9 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[26] 14 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[29] 10 11 4 #SB_DFF
set_location u_core.u_gpio_core.gpio_pin_q_1[3] 6 6 0 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_RNI9JPK[2] 23 4 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIIMCR1[1] 22 17 6 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[7] 13 8 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[3] 13 6 2 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_cnt[2] 23 13 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0080_reg[3] 17 18 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[18] 14 13 1 #SB_DFFE
set_location u_core.lb_rd_d_RNO[13] 17 7 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_RNO 16 13 2 #SB_LUT4
set_location u_core.u_sump2.rle_pre_jk_RNO_0 8 7 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[5] 3 16 1 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_0[31] 22 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[24] 12 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[16] 2 19 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[4] 17 14 1 #SB_DFF
set_location u_mesa_core.u_mesa_decode.packet_jk 22 14 1 #SB_DFF
set_location u_core.u_sump2.ctrl_04_reg_e_0[1] 7 2 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[31] 12 11 1 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[20] 24 7 0 #SB_DFFNS
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[20] 7 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[0] 1 20 6 #SB_DFF
set_location u_core.u_sump2.ram_rd_d[20] 16 13 3 #SB_DFF
set_location u_core.u_sump2.ctrl_reg[0] 13 7 0 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[5] 9 15 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[53] 24 10 4 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_1_c_RNO 10 1 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[8] 18 7 0 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[14] 18 4 6 #SB_LUT4
set_location u_core.u_sump2.events_loc[13] 7 4 5 #SB_DFF
set_location u_core.u_sump2.b_do_p1[15] 17 7 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_out_RNO_1 14 5 4 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_75_c 14 2 0 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[15] 10 14 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[2] 13 19 1 #SB_DFFSR
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick 19 7 0 #SB_DFF
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[5] 20 19 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[6] 5 19 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_9[4] 13 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_1[4] 7 16 7 #SB_LUT4
set_location u_core.lb_cs_sump2_data_p1 14 8 3 #SB_DFF
set_location u_mesa_core.u_mesa_decode.packet_jk_RNI7KH2 23 14 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rpt_jk_e 19 9 0 #SB_DFFE
set_location u_core.u_sump2.a_addr_RNO_0[8] 8 9 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_ctrl_p1 17 9 3 #SB_DFF
set_location u_core.u_sump2.complete_jk_RNO_0 9 6 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[5] 6 17 5 #SB_LUT4
set_location test_cnt_cry_c[16] 24 19 0 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[0] 17 11 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[24] 15 17 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[23] 12 20 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[1] 1 11 6 #SB_DFF
set_location u_core.lb_wr_d_p1[12] 18 13 0 #SB_DFF
set_location u_core.u_sump2.un1_post_trig_cnt_cry_4_c 1 5 4 #SB_CARRY
set_location lb_rd_p1_RNI3L15 6 11 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[2] 18 18 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[3] 12 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNI9EUU[0] 10 13 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[4] 5 16 2 #SB_DFFE
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_87_c 14 1 1 #SB_CARRY
set_location u_core.u_sump2.ctrl_reg_RNO[3] 13 7 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[6] 6 8 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[12] 7 15 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[0] 22 4 0 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_RNIV0PA 2 5 6 #SB_LUT4
set_location u_core.u_sump2.N_2149_i_0_a2 6 11 7 #SB_LUT4
set_location u_core.lb_rd_d[31] 18 11 0 #SB_DFF
set_location test_cnt_cry_c[4] 24 17 4 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr[62] 24 8 3 #SB_DFFNES
set_location u_core.u_sump2.user_addr_RNIC2R21[5] 11 7 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[24] 12 17 3 #SB_LUT4
set_location u_mesa_pi_spi.bit_cnt_RNO[0] 16 5 2 #SB_LUT4
set_location u_core.u_sump2.c_addr_RNO[1] 2 8 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[29] 10 11 0 #SB_LUT4
set_location u_core.events_din[2] 2 7 2 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[11] 22 7 4 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1_4 20 16 0 #SB_LUT4
set_location u_core.u_sump2.a_di[1] 7 4 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[16] 11 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[11] 10 10 3 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_13_c 1 8 5 #SB_CARRY
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_51_c 20 7 1 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out 15 7 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO_1 12 4 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[4] 9 11 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[17] 9 15 7 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[20] 19 16 4 #SB_DFFE
set_location u_core.u_sump2.ctrl_13_reg[31] 8 8 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3[2] 8 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[29] 12 18 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_oe_l 1 17 2 #SB_DFF
set_location u_core.lb_rd_d[16] 18 11 1 #SB_DFF
set_location u_mesa_core.tx_busy_sr[2] 18 12 1 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_q_RNIVLJR1[3] 12 9 3 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1[5] 7 8 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[6] 3 13 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[0] 5 10 2 #SB_DFF
set_location u_core.u_sump2.un1_rle_time_cry_21_c 1 9 5 #SB_CARRY
set_location u_core.u_gpio_core.lb_addr_p1[7] 9 12 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[18] 9 19 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNI9V7G[11] 22 7 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_rdy_RNI8GOF 22 17 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[10] 9 15 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[25] 14 4 2 #SB_DFFE
set_location u_core.u_sump2.b_do[3] 14 5 7 #SB_DFF
set_location u_core.u_sump2.c_addr_p1_RNIV0US2[3] 11 9 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[0] 6 14 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_4_c 18 17 2 #SB_CARRY
set_location u_core.u_sump2.trigger_delay_p1[9] 5 3 4 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[17] 1 9 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[2] 13 13 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out_RNO_1 5 20 2 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_5 19 19 1 #SB_LUT4
set_location u_core.u_sump2.trigger_ptr[9] 6 2 1 #SB_DFFE
set_location u_core.u_sump2.lb_rd_d[26] 19 11 1 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO[12] 3 3 4 #SB_LUT4
set_location u_core.u_sump2.events_pre_RNO[11] 9 1 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[18] 12 15 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO 1 16 1 #SB_LUT4
set_location u_core.lb_rd_d_RNO[8] 15 8 4 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2[5] 8 2 1 #SB_DFF
set_location u_core.u_gpio_core.lb_0020_reg[21] 2 19 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.N_3_i 18 10 4 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[6] 18 11 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[13] 23 7 3 #SB_DFFNS
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_1 4 7 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.gpio_pin_q_1[20] 5 11 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_3[57] 22 7 1 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[30] 1 10 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_7 22 15 0 #SB_DFFNR
set_location u_mesa_core.u_mesa2lb.addr_len[2] 22 18 6 #SB_DFFSR
set_location u_core.u_sump2.ctrl_08_reg[1] 8 3 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0094_reg[8] 3 15 6 #SB_DFFE
set_location u_core.u_sump2.lb_rd_d_RNO_0[5] 15 9 1 #SB_LUT4
set_location u_core.u_sump2.b_do_0[24] 13 4 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[1] 6 13 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[30] 7 18 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[15] 18 7 7 #SB_LUT4
set_location gpio_pin_iobuf_RNO[10] 20 5 7 #SB_LUT4
set_location u_core.u_sump2.c_addr[5] 2 8 5 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0098_reg[14] 6 16 4 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[34] 22 9 2 #SB_DFFNES
set_location u_core.u_sump2.un1_c_addr_cry_0_c 2 8 0 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d_RNO[27] 15 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_rdy_RNO 8 10 0 #SB_LUT4
set_location u_core.lb_wr_d_p1[4] 17 20 6 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[17] 19 10 4 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_len_RNI5CMK2[5] 23 17 2 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[5] 2 2 5 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[14] 17 7 2 #SB_DFF
set_location u_core.u_sump2.b_do_p1[44] 17 7 6 #SB_DFF
set_location u_core.u_gpio_core.lb_0020_reg[9] 2 16 7 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[21] 23 10 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_out 1 18 3 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_sr[4] 24 14 1 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[4] 17 11 6 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_1_sqmuxa_0_a2_0 10 5 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg[2] 9 7 2 #SB_DFFE
set_location u_core.u_sump2.ctrl_06_reg[28] 2 4 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[2] 13 13 0 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNO[1] 3 3 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[0] 13 9 7 #SB_DFF
set_location u_core.u_sump2.post_trig_cnt[9] 1 6 1 #SB_DFFSR
set_location u_core.u_sump2.events_p2[8] 11 2 1 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_q_RNIF2RO[4] 16 10 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg[19] 6 1 3 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[58] 19 11 3 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt[8] 2 1 6 #SB_DFFSS
set_location u_core.u_sump2.rle_time_RNO[6] 1 7 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[26] 14 16 6 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d_RNO[5] 15 9 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[25] 14 20 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_out_RNO_0 7 20 0 #SB_LUT4
set_location u_core.events_din[20] 6 9 7 #SB_DFF
set_location u_core.u_sump2.un1_d_addr_cry_1_c 11 7 2 #SB_CARRY
set_location u_core.u_sump2.c_addr_p1_RNIJQ3T2[8] 12 7 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[25] 15 20 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[5] 23 19 6 #SB_DFFE
set_location u_core.u_sump2.ram_rd_d[7] 13 8 6 #SB_DFF
set_location u_core.u_sump2.d_addr_RNIOIV21[9] 11 8 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_05_reg[15] 12 2 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[17] 2 14 1 #SB_DFFE
set_location u_core.lb_rd_d[20] 16 12 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[55] 24 9 3 #SB_DFFNES
set_location u_core.u_sump2.lb_rd_d[13] 16 6 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[28] 14 18 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[18] 20 10 7 #SB_LUT4
set_location u_core.u_sump2.a_di[38] 3 10 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[2] 13 19 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[30] 10 20 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[2] 18 10 0 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[1] 14 7 1 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[5] 22 13 5 #SB_LUT4
set_location u_core.u_sump2.trigger_or_RNO_5 9 5 6 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_15_c 14 2 5 #SB_CARRY
set_location u_core.u_sump2.c_addr_p1[0] 13 7 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[20] 9 8 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[19] 11 18 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIR843[3] 23 12 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_jk_RNIURLM3 22 18 0 #SB_LUT4
set_location u_core.u_sump2.b_do[44] 14 11 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[25] 7 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[0] 5 12 0 #SB_DFFE
set_location u_mesa_pi_spi.id_bit_cnt_RNIBMMK4[5] 23 10 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNO[1] 23 13 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[20] 8 8 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[21] 13 16 4 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[13] 20 14 5 #SB_DFFE
set_location u_core.u_sump2.ctrl_05_reg[6] 12 3 4 #SB_DFFE
set_location u_mesa_pi_spi.rd_d_xfer[4] 19 10 6 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[8] 17 19 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[27] 17 18 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[1] 8 19 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_002c_reg[23] 15 16 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_bm 1 11 2 #SB_LUT4
set_location u_core.lb_rd_d_RNO[28] 15 9 6 #SB_LUT4
set_location test_cnt_RNO[14] 24 18 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[41] 22 10 1 #SB_DFFNER
set_location u_core.u_gpio_core.lb_0024_reg[12] 14 10 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[10] 18 7 2 #SB_DFF
set_location u_core.u_sump2.acquired_jk_RNO_0 2 5 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[4] 17 14 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_RNIOM5C 18 14 6 #SB_LUT4
set_location u_core.lb_rd_d[1] 13 6 3 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[2] 22 5 2 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d_RNO[17] 16 9 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[9] 22 6 1 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_4_0_c 22 13 4 #SB_CARRY
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[4] 23 15 6 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNIS7QL[1] 20 20 6 #SB_LUT4
set_location u_core.u_sump2.events_pre[1] 9 2 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[24] 12 17 3 #SB_DFF
set_location u_core.u_gpio_core.lb_0038_reg[22] 7 15 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[7] 2 11 5 #SB_DFFE
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_9_c_RNO 16 4 3 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[36] 12 1 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[28] 14 18 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[16] 3 5 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out 14 9 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[23] 14 19 5 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1[13] 6 4 1 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[25] 19 10 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_5_RNO 18 3 5 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[21] 1 9 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_3[4] 8 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[26] 15 19 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNIBAUR1 18 14 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c 18 17 0 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[4] 18 17 2 #SB_LUT4
set_location u_core.u_sump2.rle_time[11] 1 8 3 #SB_DFFSR
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_9_c_RNO 5 3 1 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d_RNO[19] 20 12 2 #SB_LUT4
set_location u_core.u_sump2.a_addr_p1[9] 6 6 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[19] 11 18 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[21] 13 20 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[13] 2 15 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[0] 17 15 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_prom_jk_e_0 19 17 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[25] 15 2 2 #SB_DFFNS
set_location u_mesa_pi_spi.miso_sr[0] 22 4 0 #SB_DFFNS
set_location u_core.u_sump2.ram_rd_d_RNO[28] 13 11 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0[4] 8 4 7 #SB_DFFE
set_location u_core.u_sump2.events_loc[0] 9 5 7 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[0] 3 4 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[26] 15 18 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[56] 24 9 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_2 23 12 7 #SB_LUT4
set_location u_core.u_sump2.a_addr_RNO[2] 7 10 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c_RNO 18 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[3] 18 6 3 #SB_DFF
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[0] 22 18 3 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1[5] 3 1 2 #SB_DFF
set_location u_core.u_sump2.trigger_ptr[5] 6 3 5 #SB_DFFE
set_location u_core.u_sump2.a_di[23] 5 5 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0084_reg[11] 5 13 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_out_RNO_1 1 16 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l_RNO 3 9 1 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[2] 20 19 2 #SB_DFFE
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_9_c 14 2 6 #SB_CARRY
set_location u_core.u_sump2.a_addr[2] 7 10 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[17] 18 16 1 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_23_RNO 22 4 6 #SB_LUT4
set_location u_core.u_sump2.events_p2[13] 10 3 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[11] 7 13 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_pingpong_RNO 22 20 0 #SB_LUT4
set_location u_core.u_sump2.rle_wd_sample 13 9 2 #SB_DFF
set_location u_core.u_sump2.a_di[45] 3 11 3 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[20] 2 14 5 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_1_0_c 22 13 1 #SB_CARRY
set_location u_mesa_core.u_mesa_decode.byte_sr_RNII5ES[0] 23 15 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[21] 15 17 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0038_reg[31] 2 13 3 #SB_DFFE
set_location u_core.lb_wr_d_p1[17] 18 13 5 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_12 18 5 0 #SB_DFFNR
set_location u_mesa_pi_spi.id_bit_cnt_RNO[1] 22 5 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[33] 22 9 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[1] 10 10 1 #SB_DFFE
set_location u_core.events_din[14] 7 5 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[38] 22 9 6 #SB_DFFNER
set_location u_mesa_pi_spi.cs_l_meta 19 12 5 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1[3] 2 7 6 #SB_DFF
set_location u_core.u_sump2.ram_rd_d[18] 16 11 7 #SB_DFF
set_location u_core.u_sump2.a_we_RNO 7 5 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[17] 10 17 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[30] 11 17 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[5] 2 16 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[14] 18 8 1 #SB_DFF
set_location test_cnt_cry_c[9] 24 18 1 #SB_CARRY
set_location u_mesa_pi_spi.id_bit_cnt[3] 22 5 3 #SB_DFFNER
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[6] 3 13 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_ctrl_p1 11 10 3 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_1[3] 7 10 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[16] 11 14 4 #SB_DFFSR
set_location u_core.u_gpio_core.lb_009c_reg[14] 10 18 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0090_reg[8] 16 17 3 #SB_DFFE
set_location u_core.events_din[5] 7 8 5 #SB_DFF
set_location u_core.u_sump2.rle_time[21] 1 9 5 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[13] 5 9 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[14] 10 10 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[3] 13 10 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_9_c_RNO 17 14 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO_0 15 7 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[3] 23 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[13] 6 10 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[29] 10 11 5 #SB_LUT4
set_location u_core.u_sump2.events_p1[9] 11 2 4 #SB_DFF
set_location u_core.u_sump2.a_di_p2_CR63_adreg[0] 1 2 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0088_reg[10] 9 15 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_cfg_p1[0] 1 19 5 #SB_DFF
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_6_0_c 22 13 6 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[18] 7 12 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[22] 9 19 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[19] 8 19 2 #SB_DFFE
set_location mesa_id_req_RNO_0 20 18 6 #SB_LUT4
set_location mesa_id_req 20 18 7 #SB_DFF
set_location lb_rd_wide_RNO 16 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[0] 6 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[29] 10 11 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO_1 12 10 2 #SB_LUT4
set_location lb_rd_rdy_p1 18 10 2 #SB_DFF
set_location u_mesa_core.u_mesa2lb.dword_sr[9] 19 20 3 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.dword_sr[21] 20 16 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[3] 1 16 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_out_RNO 12 10 3 #SB_LUT4
set_location u_core.u_sump2.un1_a_addr_cry_1_c 8 9 0 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[6] 3 13 3 #SB_LUT4
set_location test_cnt[17] 24 19 1 #SB_DFF
set_location u_core.u_sump2.post_trig_cnt_RNO[4] 1 5 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q[2] 10 8 2 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[20] 13 2 5 #SB_DFFE
set_location u_core.u_sump2.a_di[34] 10 5 4 #SB_DFF
set_location u_core.u_gpio_core.lb_003c_reg[19] 10 19 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[5] 6 17 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO_0 1 19 0 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_RNIMAJ91[7] 23 5 7 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_22_c 1 9 6 #SB_CARRY
set_location u_core.u_sump2.rle_time_RNO[12] 1 8 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[29] 10 11 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt[4] 23 13 7 #SB_DFFSR
set_location u_core.u_sump2.rle_done_jk 11 10 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_oe_l_RNO 1 19 1 #SB_LUT4
set_location u_core.u_sump2.b_do[13] 16 6 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[12] 6 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[3] 18 6 3 #SB_LUT4
set_location test_cnt_cry_c[20] 24 19 4 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_wr_d[4] 19 18 3 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_len_RNIN8PO3[2] 23 17 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg[31] 2 4 7 #SB_DFFE
set_location u_core.u_sump2.a_di[11] 14 7 4 #SB_DFF
set_location u_core.u_sump2.a_addr_p2[0] 15 10 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[14] 8 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[24] 6 19 1 #SB_DFFE
set_location test_cnt_RNO[5] 24 17 5 #SB_LUT4
set_location u_core.u_sump2.un1_post_trig_cnt_cry_5_c 1 5 5 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr_rst_11_RNO 20 3 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[13] 11 13 0 #SB_LUT4
set_location test_cnt_RNO[18] 24 19 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_20 22 1 0 #SB_DFFNR
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_45_c 14 2 3 #SB_CARRY
set_location u_core.u_gpio_core.lb_0080_reg[31] 16 18 1 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[43] 22 10 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[9] 16 20 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[8] 17 17 4 #SB_DFF
set_location u_core.u_sump2.b_do_0[21] 12 1 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[14] 8 14 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[9] 17 16 1 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_out 5 20 4 #SB_DFF
set_location u_core.u_sump2.c_addr[2] 2 8 2 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[29] 9 17 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[27] 15 20 7 #SB_DFFE
set_location u_mesa_pi_spi.rd_d_xfer[10] 20 11 4 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_2[61] 23 7 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_21_c_RNO 17 17 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_oe_l_RNO_0 1 16 0 #SB_LUT4
set_location u_core.u_sump2.ctrl_07_reg[5] 1 4 4 #SB_DFFE
set_location u_core.u_sump2.ctrl_06_reg[25] 2 4 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[23] 14 16 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_ns 1 18 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[24] 8 19 7 #SB_DFFE
set_location u_core.u_sump2.post_trig_cnt[2] 1 5 2 #SB_DFFSR
set_location u_core.u_sump2.b_do_p1[55] 19 11 7 #SB_DFF
set_location u_core.lb_wr_d_p1[28] 17 20 1 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt[7] 2 1 5 #SB_DFFSS
set_location u_core.u_sump2.ram_rd_d_RNO[15] 16 7 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[21] 13 13 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_9_c 17 13 1 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.dword_sr[11] 23 19 0 #SB_DFFE
set_location u_core.u_sump2.rle_time[1] 1 7 1 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d_RNO[0] 11 10 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[20] 14 20 1 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_4[57] 22 6 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[29] 19 5 2 #SB_DFFNS
set_location u_mesa_core.u_mesa_decode.rx_in_rdy_p1 12 14 0 #SB_DFF
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_57_c_RNO 10 1 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m16 1 11 0 #SB_LUT4
set_location u_core.lb_rd_d[25] 16 10 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[58] 24 8 6 #SB_DFFNER
set_location u_core.u_sump2.lb_rd_d[18] 16 11 5 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNIQ4TT1_0[0] 9 13 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_2[5] 9 13 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[12] 16 7 1 #SB_DFF
set_location u_core.u_gpio_core.lb_008c_reg[13] 3 14 4 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_loc[2] 23 15 4 #SB_DFFE
set_location u_core.u_sump2.trigger_or_RNO_8 9 1 2 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d_RNO[30] 15 11 4 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1[5] 2 7 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1[5] 6 17 1 #SB_DFFSR
set_location u_mesa_pi_spi.mesa_id_jk_RNI665V2 23 4 2 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[2] 20 20 7 #SB_LUT4
set_location u_core.u_sump2.b_do[43] 13 11 0 #SB_DFF
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNIMALB4 2 6 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[25] 7 7 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[24] 13 16 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1_RNIN1JN[0] 17 12 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[16] 20 14 4 #SB_DFFE
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_10 4 19 0 #SB_RAM40_4K
set_location u_mesa_pi_spi.rd_d_xfer[3] 20 11 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_1[60] 23 7 6 #SB_LUT4
set_location u_core.u_sump2.events_pre[12] 8 2 0 #SB_DFF
set_location u_core.u_sump2.data_en_loc_p1_RNIQR7JH 6 6 2 #SB_LUT4
set_location u_core.u_sump2.a_addr_RNO_0[3] 8 9 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[22] 18 16 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[6] 3 17 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_002c_reg[28] 5 16 7 #SB_DFFE
set_location u_core.u_sump2.trigger_dly_cnt_RNIUIGK[1] 3 2 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[1] 12 5 1 #SB_DFFE
set_location test_cnt[20] 24 19 4 #SB_DFF
set_location u_mesa_core.u_mesa_decode.loc_start 23 12 5 #SB_DFF
set_location u_core.u_sump2.user_addr_RNILEU21[8] 11 8 1 #SB_LUT4
set_location u_core.u_sump2.rle_done_jk_p1 13 9 0 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[31] 12 3 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[17] 11 11 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[6] 17 15 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO 5 9 1 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_RNO_7 1 2 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_ctrl_p1_RNI2SE51[0] 17 12 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[2] 19 6 7 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l_RNO 8 1 1 #SB_LUT4
set_location u_core.events_din[18] 2 7 0 #SB_DFF
set_location test_cnt[8] 24 18 0 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[3] 23 15 5 #SB_LUT4
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_33_c_RNO 3 1 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[27] 13 17 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[2] 2 14 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_cfg_p1[3] 1 14 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_9_RNO 22 11 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_stage[1] 22 19 5 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNINQGG[15] 3 2 3 #SB_LUT4
set_location u_core.u_sump2.acquired_jk_p1 10 8 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[26] 15 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[30] 7 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[4] 16 17 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[26] 15 14 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_27_c 19 15 3 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.lb_addr[2] 18 17 0 #SB_DFFE
set_location u_core.u_sump2.events_p1[13] 10 4 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[28] 14 18 5 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[20] 19 10 7 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_0[57] 23 8 4 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[26] 1 10 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[21] 11 19 6 #SB_DFFE
set_location u_core.u_sump2.rle_time[14] 1 8 6 #SB_DFFSR
set_location u_core.u_sump2.events_p1[5] 11 5 4 #SB_DFF
set_location u_core.u_sump2.lb_rd_rdy_RNO 15 15 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[14] 11 13 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[16] 3 6 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[14] 9 11 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[18] 2 19 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_prescale_p1[1] 17 11 3 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIUEJC1[23] 5 8 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[17] 9 19 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[7] 10 6 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[5] 20 3 2 #SB_DFFNS
set_location u_core.u_sump2.ram_rd_d_RNO[23] 20 12 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_0a_reg_e_0[1] 8 4 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_loc_RNO_1 18 13 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[1] 18 6 1 #SB_CARRY
set_location u_core.lb_rd_d_RNO[30] 14 11 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[5] 8 8 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[23] 12 19 7 #SB_DFFE
set_location u_core.u_sump2.a_addr_RNO[7] 7 9 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[9] 8 15 3 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[10] 3 3 2 #SB_DFFSS
set_location u_core.u_sump2.trigger_delay_p1[0] 5 1 1 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_4[2] 8 12 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[0] 2 20 6 #SB_DFF
set_location u_mesa_pi_spi.cs_l_p1 19 12 4 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[2] 23 13 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt[2] 18 18 0 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[21] 16 12 5 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIH7ID5[10] 6 6 1 #SB_LUT4
set_location u_core.u_sump2.a_di[24] 5 4 4 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO_1[2] 15 8 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[30] 8 17 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_27_c_RNO 16 15 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_1[32] 23 9 6 #SB_LUT4
set_location u_core.u_sump2.a_addr[7] 7 9 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[10] 14 14 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_oe_l_RNO_0 5 9 0 #SB_LUT4
set_location test_cnt_RNO[9] 24 18 1 #SB_LUT4
set_location u_core.u_sump2.un1_post_trig_cnt_cry_3_c 1 5 3 #SB_CARRY
set_location u_core.u_sump2.events_p2[14] 10 2 7 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_p1[1] 8 6 0 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO 1 14 3 #SB_LUT4
set_location gpio_pin_iobuf_RNO[3] 2 20 2 #SB_LUT4
set_location u_core.u_sump2.a_di[42] 3 11 0 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[27] 2 18 4 #SB_DFFE
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_7 21 5 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[30] 7 18 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m5_i 17 9 0 #SB_LUT4
set_location test_cnt_cry_c[18] 24 19 2 #SB_CARRY
set_location u_core.u_gpio_core.lb_008c_reg[5] 6 18 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_cfg_p1[2] 13 4 0 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_15 24 6 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_RNO_0[26] 18 3 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[12] 18 7 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[3] 13 5 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[36] 22 9 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNIFH7A9[1] 20 17 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1_RNI4LA3[2] 14 7 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[26] 13 10 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[33] 22 9 1 #SB_DFFNER
set_location u_core.u_sump2.un1_rle_time_cry_14_c 1 8 6 #SB_CARRY
set_location u_core.lb_wr_d_p1[3] 17 20 3 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[2] 2 2 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[12] 16 16 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[0] 2 15 0 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[26] 16 3 0 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt[6] 22 5 6 #SB_DFFNER
set_location u_mesa_pi_spi.miso_sr_RNO_2[32] 23 10 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm[3] 18 11 6 #SB_DFF
set_location u_core.u_sump2.a_addr_RNI74C41[1] 8 11 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[13] 6 10 5 #SB_DFFSR
set_location u_core.u_gpio_core.lb_009c_reg[11] 10 18 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_1_c 19 15 0 #SB_CARRY
set_location u_core.events_din[8] 9 6 0 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO[8] 2 1 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[4] 2 13 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[28] 9 18 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[6] 12 11 4 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_28_c 1 10 4 #SB_CARRY
set_location u_core.u_sump2.events_p2[3] 10 4 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[16] 9 12 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[22] 12 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_5[2] 10 13 5 #SB_LUT4
set_location u_core.lb_wr_d_p1[24] 18 15 5 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_RNIBLPK[3] 23 5 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[24] 5 7 6 #SB_DFF
set_location u_core.u_sump2.complete_jk_RNO 9 6 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[1] 3 18 7 #SB_DFF
set_location u_core.u_sump2.b_do_p1[60] 13 11 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[27] 12 18 4 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c 22 13 0 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.dword_sr[24] 19 19 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[18] 2 14 2 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr 16 13 2 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[14] 17 7 1 #SB_DFF
set_location u_core.u_sump2.ctrl_08_reg[11] 8 3 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[3] 11 13 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[21] 13 20 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_8_RNO 22 11 5 #SB_LUT4
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_4_c_RNO 3 6 2 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt_RNO[1] 1 5 1 #SB_LUT4
set_location u_core.u_sump2.a_di[33] 17 9 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[9] 8 16 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[1] 19 7 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNI958G[17] 17 12 1 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_12_c 2 3 4 #SB_CARRY
set_location u_core.u_sump2.ram_rd_d[31] 18 9 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[27] 13 17 1 #SB_LUT4
set_location u_mesa_pi_spi.rd_d_xfer[31] 20 9 1 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_4[32] 23 5 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[60] 24 8 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr_RNI2PMA1_0[12] 19 17 0 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[19] 1 9 3 #SB_LUT4
set_location u_core.u_sump2.rle_done_jk_RNO_0 8 7 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[12] 11 15 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[19] 11 18 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[6] 18 6 6 #SB_LUT4
set_location u_core.lb_rd_d_RNO[2] 15 9 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[1] 20 14 1 #SB_DFFE
set_location u_core.u_sump2.user_addr[7] 11 8 4 #SB_DFFE
set_location u_core.u_sump2.a_di[14] 11 2 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[1] 7 12 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[11] 7 13 4 #SB_LUT4
set_location u_mesa_pi_spi.nib_sr_e_0[1] 24 12 1 #SB_DFFE
set_location u_core.u_sump2.d_addr[1] 12 7 6 #SB_DFF
set_location u_core.u_gpio_core.lb_002c_reg[24] 15 16 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[18] 7 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[6] 5 18 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_oe_l 15 10 6 #SB_DFF
set_location u_core.lb_rd_d_RNO[21] 19 13 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_25 20 2 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr[46] 22 10 6 #SB_DFFNER
set_location u_core.u_sump2.un1_c_addr_cry_7_c 2 8 7 #SB_CARRY
set_location u_core.u_sump2.trigger_loc 5 5 0 #SB_DFF
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_51_c_RNO 11 2 7 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d[3] 14 8 5 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[4] 11 5 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_q_RNIHFOE1[3] 12 8 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_1_c_RNO 16 14 0 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[5] 15 9 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[6] 3 15 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[3] 14 15 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[4] 17 15 4 #SB_CARRY
set_location test_cnt[4] 24 17 4 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[0] 16 4 7 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1[12] 5 4 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[24] 9 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[20] 10 17 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_oe_l 1 11 1 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[19] 3 5 3 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[5] 14 11 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_cfg_p1[1] 8 1 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_15_RNO 20 10 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_cnt[0] 22 12 2 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0080_reg[1] 14 14 1 #SB_DFFE
set_location u_core.u_sump2.ctrl_07_reg[8] 1 4 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[24] 11 16 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[30] 3 15 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[3] 18 17 1 #SB_LUT4
set_location u_core.u_sump2.rd_inc 12 8 1 #SB_DFF
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_15_c_RNO 10 3 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO 3 20 1 #SB_LUT4
set_location u_core.lb_rd_d_RNO[11] 16 11 1 #SB_LUT4
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_33_c 5 2 2 #SB_CARRY
set_location u_core.u_gpio_core.lb_0098_reg[7] 3 16 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_0[33] 23 4 7 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[2] 2 1 0 #SB_DFFSS
set_location u_core.u_gpio_core.lb_0020_reg[14] 2 15 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[6] 16 15 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[9] 17 16 1 #SB_DFFE
set_location u_core.u_sump2.ram_rd_d[26] 19 11 2 #SB_DFF
set_location u_core.u_sump2.ctrl_reg[2] 13 7 6 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[9] 3 5 5 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_2_c_RNO 19 18 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[12] 18 4 0 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_6_c 2 2 6 #SB_CARRY
set_location u_core.u_sump2.events_loc[11] 8 6 4 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_loc[5] 23 15 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[17] 10 15 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[0] 6 14 0 #SB_DFFSR
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_1[5] 7 14 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[0] 10 19 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[2] 6 20 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_out_RNO_0 8 1 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_21_RNIP2JM 18 3 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.N_20_i 16 9 2 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_3_c 1 7 3 #SB_CARRY
set_location u_core.u_sump2.ctrl_05_reg[8] 12 3 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[12] 18 7 4 #SB_CARRY
set_location u_core.u_sump2.events_pre[15] 8 2 2 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_0[6] 8 9 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[3] 6 20 0 #SB_DFF
set_location u_core.u_sump2.trigger_or_p1_RNIPLKT 7 3 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[7] 6 12 3 #SB_LUT4
set_location test_cnt_cry_c[14] 24 18 6 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIEUH64[2] 22 17 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[4] 12 5 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0098_reg[26] 10 20 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_003c_reg[21] 12 20 6 #SB_DFFE
set_location u_core.lb_wr_d_p1[10] 9 6 5 #SB_DFF
set_location u_mesa_pi_spi.mesa_id_jk_RNIEEUV1_0 23 9 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[4] 18 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[5] 9 20 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[5] 18 8 4 #SB_DFF
set_location u_core.u_sump2.ctrl_reg_RNO[1] 15 15 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_rdy 8 10 0 #SB_DFFSR
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[10] 10 12 5 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[2] 23 3 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_2[4] 7 15 6 #SB_LUT4
set_location test_cnt_cry_c[2] 24 17 2 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr[60] 24 8 1 #SB_DFFNES
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[9] 16 14 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[22] 12 14 5 #SB_LUT4
set_location lb_wr_p1 16 13 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_5[60] 23 7 4 #SB_LUT4
set_location u_core.u_sump2.c_addr_RNO[3] 2 8 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[1] 5 14 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[23] 14 13 7 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[13] 23 7 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr[5] 19 14 4 #SB_DFFE
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_1_c_RNO 6 8 7 #SB_LUT4
set_location u_core.u_sump2.a_di[3] 10 5 2 #SB_DFF
set_location u_core.u_gpio_core.lb_0038_reg[8] 2 13 7 #SB_DFFE
set_location u_core.u_sump2.un1_post_trig_cnt_cry_7_c 1 5 7 #SB_CARRY
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_27_c 11 3 4 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[2] 13 13 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_5_RNIPKM9 15 2 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[26] 17 19 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3[4] 6 14 2 #SB_LUT4
set_location u_core.lb_rd_d[10] 15 11 5 #SB_DFF
set_location u_mesa_core.tx_busy_sr[0] 18 12 6 #SB_DFF
set_location u_core.u_sump2.user_addr_RNI6QO21[3] 11 7 4 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_11_c 2 3 3 #SB_CARRY
set_location u_core.u_sump2.ctrl_13_reg_p1[11] 7 5 0 #SB_DFF
set_location u_core.u_sump2.b_do_0[19] 5 11 5 #SB_DFF
set_location u_core.u_sump2.a_addr_p1[3] 10 9 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[13] 6 10 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[0] 7 12 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_cfg_p1[2] 9 9 3 #SB_DFF
set_location u_core.lb_cs_sump2_ctrl_p1c 19 13 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[14] 8 13 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1[1] 9 13 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[12] 7 14 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[30] 5 16 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[6] 18 6 6 #SB_CARRY
set_location u_mesa_pi_spi.miso_sr_rst_26_RNO 20 8 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_3_c 23 18 3 #SB_CARRY
set_location u_core.u_sump2.ctrl_05_reg[27] 14 4 4 #SB_DFFE
set_location u_core.u_sump2.b_do[1] 15 5 6 #SB_DFF
set_location u_mesa_core.u_mesa2lb.rd_done_RNO 22 18 2 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[15] 1 8 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[0] 6 13 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_13__u_gpio_pin.pin_oe_l 8 1 1 #SB_DFF
set_location u_mesa_core.u_mesa2lb.addr_cnt[7] 18 18 7 #SB_DFF
set_location u_core.u_sump2.un1_rle_time_cry_1_c 1 7 1 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d[24] 15 12 4 #SB_DFF
set_location u_core.u_sump2.a_di[29] 8 7 1 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO[10] 3 3 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_ctrl_p1 3 19 2 #SB_DFF
set_location u_core.u_sump2.a_di[18] 5 7 1 #SB_DFF
set_location u_core.u_sump2.a_addr_p2[7] 8 2 5 #SB_DFF
set_location u_core.u_sump2.a_addr[8] 7 9 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[31] 15 13 7 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[4] 15 11 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[11] 22 7 4 #SB_DFFNS
set_location u_core.u_sump2.ctrl_cmd_p1[4] 10 8 0 #SB_DFF
set_location gpio_pin_iobuf_RNO[4] 3 20 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[30] 7 18 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO 3 9 3 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_29 24 3 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_rst_1 19 2 0 #SB_DFFNR
set_location u_mesa_core.u_mesa2lb.addr_len[0] 22 18 3 #SB_DFFSR
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_2 21 7 0 #SB_RAM40_4K
set_location u_core.u_sump2.events_pre_RNO[8] 10 1 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[22] 11 15 6 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[9] 16 8 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_rd_page_p1_RNIV202[2] 14 7 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg[7] 8 5 5 #SB_DFFE
set_location test_cnt_RNO[20] 24 19 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_18 17 2 0 #SB_DFFNR
set_location u_core.u_sump2.lb_rd_d_RNO_0[3] 14 8 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[3] 11 16 5 #SB_LUT4
set_location lb_wr_wide_RNO 16 13 0 #SB_LUT4
set_location gpio_pin_iobuf_RNO[12] 11 1 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[16] 6 16 6 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr[36] 22 9 4 #SB_DFFNER
set_location u_core.u_sump2.lb_rd_d_RNO[21] 16 12 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[9] 7 6 0 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_out_RNO 1 20 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_cfg_p1[1] 1 15 6 #SB_DFF
set_location u_core.lb_wr_d_p1[6] 16 19 0 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[7] 2 2 7 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[12] 16 7 0 #SB_DFF
set_location u_core.u_sump2.b_do_p1[42] 17 8 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_cfg_p1[3] 12 9 1 #SB_DFF
set_location u_mesa_pi_spi.mosi_nib_d[0] 24 13 0 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[23] 15 13 2 #SB_LUT4
set_location u_core.u_sump2.trigger_or 7 3 7 #SB_DFF
set_location u_mesa_core.u_mesa_decode.byte_sr[2] 24 14 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[28] 13 17 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg[0] 6 13 0 #SB_DFFE
set_location u_core.lb_rd_rdy_RNO_0 19 13 3 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO[3] 2 1 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[19] 10 17 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[9] 12 11 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_15__u_gpio_pin.pin_cfg_p1[2] 15 10 7 #SB_DFF
set_location u_mesa_pi_spi.mosi_nib_d_RNO[3] 24 13 3 #SB_LUT4
set_location u_core.u_sump2.events_p2[6] 9 3 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[19] 10 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[30] 5 19 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_out_RNO_0 14 9 4 #SB_LUT4
set_location u_core.lb_wr_d_p1[23] 17 13 7 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[4] 1 7 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[21] 7 8 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[28] 13 17 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_cfg_p1[1] 3 18 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0088_reg[27] 14 20 7 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[60] 24 8 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[23] 15 20 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_bm 2 10 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[3] 23 19 2 #SB_DFFE
set_location u_core.u_sump2.ram_rd_d[1] 13 6 5 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[17] 13 2 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[15] 3 8 7 #SB_DFFE
set_location u_core.lb_rd_d[22] 16 12 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[53] 24 10 4 #SB_DFFNES
set_location u_core.u_sump2.lb_rd_d[11] 17 11 7 #SB_DFF
set_location u_core.u_sump2.ctrl_08_reg[14] 8 3 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[8] 7 11 0 #SB_LUT4
set_location test_cnt[19] 24 19 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[4] 5 11 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[0] 19 8 6 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_cfg_p1[3] 18 9 6 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO_0[7] 23 8 1 #SB_LUT4
set_location u_core.u_sump2.trigger_or_RNO_3 9 5 5 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1[2] 10 9 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[22] 7 15 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1[10] 19 6 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[27] 13 17 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[6] 11 16 3 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNO[3] 23 13 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0084_reg[23] 13 16 6 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.lb_wr_d[11] 20 14 3 #SB_DFFE
set_location u_core.u_sump2.ctrl_05_reg[4] 12 3 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[17] 10 16 1 #SB_LUT4
set_location u_core.lb_rd_d_RNO[7] 16 8 2 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.byte_cnt[2] 20 20 7 #SB_DFF
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[11] 2 3 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[4] 5 11 0 #SB_LUT4
set_location u_mesa_pi_spi.lb_rd_rdy_p1_RNO 13 9 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[21] 13 12 6 #SB_DFFE
set_location u_core.lb_rd_d_RNO[26] 19 11 0 #SB_LUT4
set_location test_cnt_RNO[16] 24 19 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[43] 22 10 3 #SB_DFFNER
set_location u_mesa_pi_spi.miso_shift_en_RNO 19 12 2 #SB_LUT4
set_location u_core.u_sump2.user_addr_RNIIAT21[7] 11 8 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[10] 14 10 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[16] 18 8 0 #SB_DFF
set_location gpio_pin_iobuf_RNO[20] 1 12 3 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.byte_cnt[0] 22 19 7 #SB_DFF
set_location u_core.u_sump2.ctrl_rd_page_p1[2] 9 9 2 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[31] 2 11 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_hout_p1[6] 16 15 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[9] 18 8 2 #SB_DFF
set_location u_core.lb_rd_d[3] 19 12 0 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_cry_c[0] 22 5 0 #SB_CARRY
set_location u_mesa_core.u_mesa2lb.rpt_jk_e_RNIR4OR 19 18 5 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO[11] 17 11 7 #SB_LUT4
set_location u_core.u_sump2.events_pre[3] 10 4 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[23] 14 19 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[26] 14 17 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0038_reg[20] 9 14 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[9] 2 11 7 #SB_DFFE
set_location u_core.lb_rd_d_RNO_0[20] 16 12 0 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[34] 15 10 2 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[14] 3 4 6 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[8] 14 6 1 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_q_RNIJRMU[0] 13 8 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[21] 13 20 3 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1[11] 8 6 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_21_c 17 13 4 #SB_CARRY
set_location u_mesa_pi_spi.rd_d_xfer[27] 20 11 7 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO_0[6] 18 17 4 #SB_LUT4
set_location u_core.u_sump2.rle_time[13] 1 8 5 #SB_DFFSR
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[2] 6 20 5 #SB_DFF
set_location u_mesa_pi_spi.rdy_p1 12 6 0 #SB_DFF
set_location u_core.u_gpio_core.lb_0098_reg[0] 6 16 0 #SB_DFFE
set_location u_core.lb_cs_sump2_data_p1_RNO 14 8 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[27] 13 18 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[11] 2 15 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_lout_p1[1] 16 14 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[6] 17 15 6 #SB_DFFE
set_location u_mesa_pi_spi.miso_shift_en_RNIBVTQ 16 4 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_04_reg_e_0[2] 7 2 2 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out 8 20 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m5 1 17 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[23] 15 13 2 #SB_DFFNS
set_location u_core.u_sump2.lb_rd_d_RNO[30] 14 11 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_cfg_p1[3] 2 17 1 #SB_DFF
set_location u_core.u_sump2.events_loc[2] 6 4 2 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04_0[2] 8 15 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_2[2] 10 13 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[28] 15 18 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m17 1 17 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[50] 24 10 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_rdy_RNIFTRJ_0 23 12 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.byte_cnt_RNO[0] 22 19 7 #SB_LUT4
set_location u_core.u_sump2.a_addr_RNO[0] 7 10 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[5] 18 6 5 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_0[17] 20 10 5 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_0_0_c_RNO 23 12 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[30] 20 15 5 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_len_RNO[2] 22 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[19] 12 19 1 #SB_DFFE
set_location u_core.u_sump2.trigger_ptr[7] 6 3 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[13] 5 13 4 #SB_DFFE
set_location u_mesa_core.u_mesa2ctrl.subslot_ctrl[0] 20 19 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[19] 18 16 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[13] 6 10 2 #SB_LUT4
set_location gpio_pin_iobuf_RNO[8] 1 12 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[28] 17 18 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_ctrl_p1 1 14 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_1[57] 22 7 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[0] 6 14 4 #SB_LUT4
set_location test_cnt_cry_c[13] 24 18 5 #SB_CARRY
set_location u_mesa_pi_spi.bit_cnt[0] 16 5 2 #SB_DFFR
set_location u_core.u_sump2.rle_pre_jk 8 7 6 #SB_DFF
set_location u_core.u_gpio_core.lb_0098_reg[23] 15 17 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_18__u_gpio_pin.pin_cfg_p1[2] 9 9 7 #SB_DFF
set_location u_core.lb_wr_d_p1[15] 18 13 3 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_RNO[7] 22 5 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_33_c_RNO 18 15 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out 1 19 3 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[31] 20 10 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[1] 18 18 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[0] 5 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[7] 5 16 5 #SB_DFFE
set_location u_core.events_din[12] 6 4 6 #SB_DFF
set_location u_core.u_sump2.data_en_loc_p1_RNIQR7JH_0 2 6 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_reg_RNO[4] 13 7 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[5] 6 8 4 #SB_DFF
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_RNO 1 2 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[7] 2 16 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[12] 18 8 6 #SB_DFF
set_location test_cnt_cry_c[7] 24 17 7 #SB_CARRY
set_location u_mesa_core.u_mesa_decode.rx_in_rdy_p1_RNI4AP62 23 14 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[28] 15 18 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[4] 5 11 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_23__u_gpio_pin.pin_cfg_p1[1] 1 18 6 #SB_DFF
set_location u_core.u_sump2.c_addr_RNO[4] 2 8 4 #SB_LUT4
set_location u_core.u_sump2.b_do[39] 18 10 5 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_1[1] 8 10 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[16] 11 19 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[28] 15 14 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_ctrl_p1 13 1 7 #SB_DFF
set_location u_core.events_din[7] 9 5 4 #SB_DFF
set_location u_core.u_sump2.rle_time[23] 1 9 7 #SB_DFFSR
set_location u_core.u_sump2.ctrl_reg_RNI17[4] 9 4 2 #SB_LUT4
set_location u_core.u_sump2.a_di[4] 3 9 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[15] 9 16 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_002c_reg[12] 10 10 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_out 3 19 4 #SB_DFF
set_location u_core.u_sump2.ctrl_06_reg[17] 6 1 1 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_7_RNIPIM9 15 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[9] 8 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0088_reg[12] 5 12 3 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_6[32] 23 8 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[23] 19 16 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_oe_l 8 20 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_19__u_gpio_pin.pin_ctrl_p1 5 11 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_20_RNO 19 5 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[2] 12 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_15[29] 9 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[5] 6 17 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[23] 20 15 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_addr_p1[4] 9 12 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_cfg_p1[1] 1 16 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[4] 9 11 2 #SB_LUT4
set_location test_cnt[15] 24 18 7 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_q[0] 13 6 7 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[22] 14 4 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0088_reg[31] 7 19 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_10__u_gpio_pin.pin_cfg_p1[3] 16 19 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[3] 11 13 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_cfg_p1[2] 1 18 7 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[10] 1 8 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt[2] 23 13 5 #SB_DFFSR
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_6 20 16 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO 3 20 4 #SB_LUT4
set_location u_core.u_sump2.events_pre_RNO[12] 8 2 0 #SB_LUT4
set_location u_core.u_sump2.b_do[15] 17 7 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[10] 12 15 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[1] 18 6 1 #SB_LUT4
set_location u_core.u_sump2.user_addr[8] 11 8 3 #SB_DFFE
set_location u_core.u_sump2.trigger_loc_RNO 5 5 0 #SB_LUT4
set_location u_core.u_sump2.a_di[13] 8 2 7 #SB_DFF
set_location u_core.u_sump2.a_addr_p2[2] 11 9 3 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[8] 7 11 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0020_reg[22] 2 19 7 #SB_DFFE
set_location test_cnt_RNO[3] 24 17 3 #SB_LUT4
set_location u_core.u_sump2.a_di_p2_CR63_a_di_p2_CR63_0_2 4 9 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_27_c_RNO 19 8 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_out_RNO_1 3 9 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[11] 3 13 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_22 18 2 0 #SB_DFFNR
set_location u_mesa_core.u_mesa2lb.addr_len[5] 22 18 4 #SB_DFFSR
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_9 4 17 0 #SB_RAM40_4K
set_location u_mesa_pi_spi.miso_sr_RNO[41] 22 10 1 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[15] 16 11 2 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[28] 19 9 3 #SB_LUT4
set_location u_core.u_sump2.b_do_0[27] 12 6 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[4] 9 11 0 #SB_LUT4
set_location gpio_pin_iobuf_RNO[15] 11 1 5 #SB_LUT4
set_location u_core.u_sump2.trigger_and_p1 7 3 6 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1_RNIK2HC1[16] 6 6 5 #SB_LUT4
set_location u_core.u_sump2.c_addr[0] 2 8 0 #SB_DFFSR
set_location u_core.u_sump2.a_addr_RNI3LRH2[4] 8 11 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[11] 6 16 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0090_reg[29] 10 17 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[28] 13 10 5 #SB_DFFE
set_location u_core.u_sump2.lb_rd_d_RNO[24] 15 12 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[38] 9 2 3 #SB_DFF
set_location u_core.lb_wr_d_p1[9] 16 19 3 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[12] 17 6 4 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_2[63] 22 8 7 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_RNIH5J91[6] 23 5 0 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[8] 2 3 0 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[17] 17 10 6 #SB_DFF
set_location u_core.u_sump2.b_do_p1[49] 17 10 7 #SB_DFF
set_location u_core.u_gpio_core.lb_0090_reg[18] 16 16 4 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_sr[7] 24 14 7 #SB_DFFE
set_location u_core.u_sump2.ctrl_07_reg[7] 1 4 1 #SB_DFFE
set_location u_core.u_sump2.ctrl_06_reg[27] 2 4 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1[19] 11 18 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0084_reg[7] 10 12 0 #SB_DFFE
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI89F51[8] 8 6 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[22] 9 18 5 #SB_DFFE
set_location u_core.lb_rd_d_RNO[18] 19 11 6 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_1 20 18 2 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt[4] 1 5 4 #SB_DFFSR
set_location u_core.u_sump2.b_do_p1[57] 14 12 7 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO_0 1 19 2 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.reading 22 18 1 #SB_DFFSR
set_location u_core.u_sump2.trigger_dly_cnt[5] 2 1 3 #SB_DFFSS
set_location u_core.u_sump2.rle_time_RNO[9] 1 8 1 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d_RNO[17] 17 10 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[23] 14 16 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[13] 23 19 5 #SB_DFFE
set_location u_core.u_sump2.rle_time[3] 1 7 3 #SB_DFFSR
set_location u_core.u_sump2.ram_rd_d_RNO[6] 14 7 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[30] 15 19 7 #SB_DFFE
set_location u_core.u_gpio_core.lb_0088_reg[22] 14 20 3 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.wr_jk_RNO_0 22 16 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[26] 16 15 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[6] 20 15 6 #SB_DFFE
set_location u_core.u_sump2.ram_rd_d[4] 14 8 6 #SB_DFF
set_location u_core.u_sump2.ctrl_05_reg[10] 12 3 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[12] 3 8 4 #SB_DFFE
set_location u_core.lb_rd_d[27] 19 12 7 #SB_DFF
set_location u_mesa_pi_spi.miso_sr[56] 24 9 0 #SB_DFFNER
set_location u_mesa_core.u_mesa2lb.wr_jk 22 16 2 #SB_DFF
set_location u_core.u_sump2.un1_rle_time_cry_19_c 1 9 3 #SB_CARRY
set_location u_core.u_sump2.ctrl_rd_page_p1_RNI8AL6[2] 14 7 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[10] 17 16 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[15] 3 14 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_45_c 20 7 2 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_cfg_p1[3] 3 9 7 #SB_DFF
set_location u_core.u_sump2.trigger_or_RNO_6 11 2 5 #SB_LUT4
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_51_c 14 1 4 #SB_CARRY
set_location u_core.u_sump2.c_addr_p1[7] 10 7 7 #SB_DFF
set_location u_core.u_sump2.un1_rle_time_cry_26_c 1 10 2 #SB_CARRY
set_location u_core.u_sump2.b_do[41] 15 15 5 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_out_RNO_0 8 20 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[23] 7 7 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[26] 11 17 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out 12 4 3 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_wr_d[14] 20 14 6 #SB_DFFE
set_location u_core.u_sump2.ctrl_05_reg[3] 14 4 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[15] 18 7 7 #SB_CARRY
set_location u_mesa_pi_spi.rd_d_xfer[1] 17 6 1 #SB_DFFE
set_location u_mesa_pi_spi.mesa_id_jk_RNIMBBA2 23 9 0 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt_RNO_0[14] 2 3 6 #SB_LUT4
set_location u_core.u_sump2.a_addr_RNO_0[1] 8 11 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNISHQR3_0[4] 7 12 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[24] 17 18 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0030_reg[4] 3 17 0 #SB_DFFE
set_location u_core.u_sump2.ctrl_cmd_loc_e_0[3] 12 5 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_009c_reg[8] 5 18 5 #SB_DFFE
set_location u_core.lb_wr_d_p1[19] 18 13 7 #SB_DFF
set_location u_core.u_sump2.lb_rd_d[9] 16 8 6 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_p1_RNIE6U3[0] 9 9 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[15] 14 10 7 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[0] 17 15 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[13] 18 7 5 #SB_DFF
set_location u_core.u_sump2.acquired_jk_RNO_5 2 6 0 #SB_LUT4
set_location u_core.lb_rd_d[4] 15 11 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[19] 5 17 5 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_loc_RNO[1] 23 15 3 #SB_LUT4
set_location u_core.u_sump2.events_pre[4] 11 5 5 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_0[0] 15 10 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[21] 13 20 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_008c_reg[31] 6 18 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0038_reg[25] 7 17 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0028_reg[4] 2 11 2 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.un1_addr_cnt_cry_5_c 18 17 3 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[24] 12 17 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_ctrl_p1 1 17 1 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[13] 3 4 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_13[20] 9 14 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[6] 5 17 2 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[24] 10 16 7 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.rd_busy 18 15 6 #SB_DFF
set_location u_core.u_sump2.events_p1[15] 9 2 4 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[26] 14 17 3 #SB_LUT4
set_location u_core.u_gpio_core.gpio_pin_q_1[14] 18 10 7 #SB_DFF
set_location u_mesa_pi_spi.rd_d_xfer[22] 20 11 1 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO_5[58] 22 6 7 #SB_LUT4
set_location u_core.u_sump2.triggered_jk_RNO 1 3 1 #SB_LUT4
set_location u_core.u_sump2.rle_time_RNO[24] 1 10 0 #SB_LUT4
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_27_c_RNO 5 3 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[23] 15 19 0 #SB_DFFE
set_location u_core.u_sump2.rle_time[16] 1 9 0 #SB_DFFSR
set_location u_core.u_sump2.events_p1[7] 9 4 4 #SB_DFF
set_location u_core.u_sump2.a_we 7 5 5 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[16] 7 14 0 #SB_LUT4
set_location u_mesa_pi_spi.mesa_id_jk_RNIEEUV1 23 5 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt[3] 17 15 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m7_0 19 6 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_27_RNO 20 5 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[11] 2 12 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[5] 10 6 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO_0[0] 18 6 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[3] 18 4 2 #SB_DFFNS
set_location u_core.u_sump2.ram_rd_d_RNO[25] 14 12 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_12__u_gpio_pin.pin_oe_l 13 1 1 #SB_DFF
set_location u_core.u_sump2.ram_rd_d[28] 13 11 6 #SB_DFF
set_location u_core.u_sump2.events_loc[5] 7 8 6 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg[3] 7 7 7 #SB_DFFE
set_location u_core.u_sump2.b_do[8] 16 8 7 #SB_DFF
set_location u_core.u_gpio_core.lb_008c_reg[25] 15 18 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_out_RNO 12 4 3 #SB_LUT4
set_location u_core.u_sump2.a_addr_RNO[5] 7 10 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt[0] 19 7 2 #SB_DFF
set_location u_mesa_core.u_mesa_decode.packet_done_RNO_0 23 14 6 #SB_LUT4
set_location u_core.u_sump2.trigger_dly_cnt[12] 3 3 4 #SB_DFFSS
set_location u_core.u_sump2.trigger_delay_p1[6] 5 1 4 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_cfg_p1[2] 15 15 0 #SB_DFF
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[4] 23 13 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt[0] 18 18 1 #SB_DFF
set_location u_core.u_sump2.trigger_ptr[0] 6 3 0 #SB_DFFE
set_location u_core.u_sump2.a_di[26] 5 4 6 #SB_DFF
set_location u_core.u_gpio_core.lb_0084_reg[14] 5 13 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_tick_RNO 19 7 0 #SB_LUT4
set_location u_core.u_sump2.lb_rd_d_RNO_1[0] 12 8 4 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_sr_RNI2MES_0[4] 23 14 2 #SB_LUT4
set_location u_core.u_sump2.a_addr[1] 7 10 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_0080_reg[12] 14 14 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[14] 9 14 4 #SB_LUT4
set_location u_core.u_sump2.a_di[40] 3 10 6 #SB_DFF
set_location u_core.u_gpio_core.lb_0028_reg[25] 2 18 2 #SB_DFFE
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_5 4 1 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_0[5] 8 13 3 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg[8] 8 5 6 #SB_DFFE
set_location u_core.u_sump2.a_addr_RNITT0T2[9] 8 10 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_008c_reg[7] 6 18 7 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_17 24 4 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr_RNO_0[24] 18 3 0 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt_RNO[2] 22 5 2 #SB_LUT4
set_location u_core.u_sump2.complete_jk 9 6 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[8] 7 11 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_14__u_gpio_pin.pin_cfg_p1[1] 12 4 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[34] 22 9 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[24] 13 10 1 #SB_DFFE
set_location u_core.events_din[17] 6 6 4 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO_2[56] 23 6 3 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.rx_byte_rdy_p1 20 17 2 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[8] 22 2 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[14] 13 14 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[2] 2 19 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out_RNO_0 13 3 4 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO[28] 19 4 0 #SB_LUT4
set_location u_mesa_pi_spi.id_bit_cnt[0] 22 5 0 #SB_DFFNES
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_3[3] 11 12 0 #SB_LUT4
set_location u_core.u_sump2.c_addr_RNO[9] 2 9 1 #SB_LUT4
set_location u_core.u_sump2.b_do[36] 16 13 5 #SB_DFF
set_location u_core.u_sump2.a_addr_RNO_1[6] 7 9 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[15] 10 14 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_009c_reg[13] 10 18 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[19] 9 8 2 #SB_LUT4
set_location u_core.u_sump2.rle_time[24] 1 10 0 #SB_DFFSR
set_location u_core.u_sump2.a_di[9] 7 6 4 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNII5654_6[4] 12 12 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[2] 12 13 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_002c_reg[19] 13 12 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[0] 14 10 0 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.addr_len_RNO_0[0] 23 17 7 #SB_LUT4
set_location u_core.u_sump2.events_p2[1] 10 1 1 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[10] 9 15 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[24] 8 16 4 #SB_LUT4
set_location u_mesa_pi_spi.mesa_id_jk 13 7 1 #SB_DFF
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_39_c_RNO 15 2 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1[26] 6 7 3 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_cfg_p1[3] 3 18 1 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_22__u_gpio_pin.pin_oe_l 1 17 7 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_wr_d[28] 18 20 4 #SB_DFFE
set_location u_core.u_sump2.b_do_p1[62] 14 11 6 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[21] 9 19 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[5] 6 18 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[26] 19 19 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1[30] 7 18 1 #SB_DFFSR
set_location u_core.u_gpio_core.lb_addr_p1_RNIV6S04[4] 10 14 6 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_8_c 1 8 0 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[1] 7 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[18] 13 15 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[23] 14 19 2 #SB_LUT4
set_location test_cnt[12] 24 18 4 #SB_DFF
set_location u_core.u_sump2.post_trig_cnt_RNO[7] 1 5 7 #SB_LUT4
set_location u_core.u_sump2.data_en_loc_p1_RNO_5 6 4 5 #SB_LUT4
set_location u_core.u_sump2.a_di[31] 13 5 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[29] 12 17 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[30] 9 20 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0088_reg[9] 7 19 7 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.payload_cnt[7] 22 13 7 #SB_DFFSR
set_location u_mesa_core.u_mesa2lb.addr_len_RNIETEO1[1] 23 17 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.m11_am 1 18 4 #SB_LUT4
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_33_c_RNO 11 4 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[10] 9 11 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[17] 10 16 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[4] 18 6 4 #SB_LUT4
set_location u_core.lb_rd_d_RNO[0] 18 10 3 #SB_LUT4
set_location test_cnt_cry_c[23] 24 19 7 #SB_CARRY
set_location lb_rd_rdy_wide_RNO 19 12 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[7] 17 19 1 #SB_DFFE
set_location u_core.u_sump2.user_addr[5] 11 6 5 #SB_DFFE
set_location u_core.u_sump2.a_di[16] 7 5 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[3] 12 12 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[17] 10 15 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0034_reg[30] 15 14 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0020_reg[29] 6 19 6 #SB_DFFE
set_location test_cnt_RNO[6] 24 17 6 #SB_LUT4
set_location u_core.u_sump2.d_addr[7] 12 9 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_oe_l_RNO 13 3 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_1[16] 17 17 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_009c_reg[4] 5 18 1 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_9__u_gpio_pin.pin_oe_l_RNO_0 14 9 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_27 17 5 0 #SB_DFFNR
set_location u_mesa_pi_spi.miso_sr[48] 24 10 5 #SB_DFFNER
set_location u_core.u_sump2.trigger_dly_cnt_RNIQEGK[0] 3 2 6 #SB_LUT4
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_39_c 5 2 1 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d[5] 15 9 2 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[2] 3 7 7 #SB_LUT4
set_location u_core.u_sump2.ctrl_reg_RNIMGDH[4] 9 5 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0024_reg[19] 12 11 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[46] 22 10 6 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_rdy 22 16 7 #SB_DFF
set_location u_core.u_sump2.lb_rd_d_RNO[3] 14 8 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0094_reg[0] 2 12 0 #SB_DFFE
set_location u_core.u_sump2.ctrl_cmd_q_RNIOLI41[0] 16 10 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_cry_c[6] 17 15 6 #SB_CARRY
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m8_0_a3 17 9 2 #SB_LUT4
set_location test_cnt[6] 24 17 6 #SB_DFF
set_location gpio_pin_iobuf_RNO[18] 1 12 1 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[2] 20 3 4 #SB_LUT4
set_location u_core.u_sump2.trigger_delay_p1[14] 3 2 2 #SB_DFF
set_location u_core.u_sump2.proc_rle.un1_events_p2_0_I_45_c_RNO 10 2 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[22] 13 14 1 #SB_DFFE
set_location u_core.u_sump2.un1_d_addr_cry_6_c 11 7 7 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_out_RNO_1 1 15 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[3] 13 5 0 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m11_am 2 10 2 #SB_LUT4
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_7_c_RNO 6 7 5 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg_p1_RNII2JC1[20] 6 9 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0080_reg[7] 16 18 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_oe_l 3 9 1 #SB_DFF
set_location u_core.u_sump2.rle_time_RNO[28] 1 10 4 #SB_LUT4
set_location u_core.u_sump2.ctrl_06_reg[20] 6 1 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[26] 14 16 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3[5] 8 14 0 #SB_LUT4
set_location u_core.u_gpio_core.lb_0030_reg[27] 9 18 2 #SB_DFFE
set_location u_core.lb_rd_d_RNO[17] 17 8 1 #SB_LUT4
set_location u_core.u_sump2.post_trig_cnt[1] 1 5 1 #SB_DFFSS
set_location u_core.u_sump2.b_do_p1[50] 16 11 4 #SB_DFF
set_location u_core.u_gpio_core.lb_0098_reg[9] 3 16 5 #SB_DFFE
set_location u_core.u_sump2.un1_rle_time_cry_27_c 1 10 3 #SB_CARRY
set_location u_core.u_sump2.trigger_dly_cnt[0] 3 3 0 #SB_DFFSS
set_location u_core.u_sump2.ram_rd_d_RNO[10] 17 9 1 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_sr[14] 23 19 7 #SB_DFFE
set_location u_core.u_sump2.rle_time[4] 1 7 4 #SB_DFFSR
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[10] 17 16 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_11[24] 10 15 7 #SB_LUT4
set_location u_core.u_sump2.ram_rd_d[24] 14 12 3 #SB_DFF
set_location u_core.u_sump2.ctrl_reg[4] 13 7 5 #SB_DFF
set_location u_core.u_sump2.ctrl_cmd_q_RNIUGEA1_1[0] 16 10 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_0038_reg[19] 12 13 3 #SB_DFFE
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc20_0_I_33_c 17 13 5 #SB_CARRY
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_cnt.prescale_cnt10_0_I_1_c_RNO 19 7 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_ctrl_p1 3 18 3 #SB_DFF
set_location u_core.lb_rd_d[28] 15 9 6 #SB_DFF
set_location u_mesa_core.u_mesa_decode.un1_payload_cnt_1_cry_5_0_c 22 13 5 #SB_CARRY
set_location u_core.u_sump2.a_addr_RNO[9] 7 1 0 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[10] 19 5 4 #SB_LUT4
set_location u_core.u_sump2.b_do_p1[11] 17 10 4 #SB_DFF
set_location u_core.u_gpio_core.lb_008c_reg[10] 3 14 2 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_22_RNO 20 5 3 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_loc[7] 23 14 1 #SB_DFFE
set_location u_mesa_core.u_mesa2lb.un1_addr_len_1_cry_1_c 23 18 1 #SB_CARRY
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_6_c_RNO 5 7 5 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1[8] 12 7 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[11] 7 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1[6] 3 13 5 #SB_DFFSR
set_location u_core.u_gpio_core.lb_0084_reg[18] 13 16 1 #SB_DFFE
set_location u_mesa_core.u_mesa_decode.byte_cnt_RNIID86[0] 23 12 2 #SB_LUT4
set_location u_mesa_core.u_mesa2ctrl.byte_cnt_RNO[1] 20 20 4 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[2] 10 19 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_6__u_gpio_pin.pin_cfg_p1[0] 16 19 5 #SB_DFF
set_location u_mesa_pi_spi.id_bit_cnt_RNI986V[0] 23 5 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.dword_stage_RNIT3IR[2] 22 17 1 #SB_LUT4
set_location u_core.u_sump2.ctrl_13_reg[28] 3 5 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0084_reg[29] 11 17 4 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_16__u_gpio_pin.pin_out_RNO_1 5 9 2 #SB_LUT4
set_location u_core.u_sump2.ctrl_reg_RNIJBD11[4] 9 4 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[10] 18 7 2 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_out_RNO_1 3 19 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_30 23 2 0 #SB_DFFNR
set_location u_core.u_sump2.a_addr_RNO_0[4] 8 9 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_0028_reg[29] 2 18 6 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_5__u_gpio_pin.pin_cfg_p1[1] 5 20 7 #SB_DFF
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_39_c_RNO 3 1 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.rd_jk 22 19 1 #SB_DFF
set_location u_mesa_core.u_mesa2lb.lb_rd_fsm_RNO[4] 17 11 6 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_3_c 2 2 3 #SB_CARRY
set_location u_core.u_sump2.proc_cap.un1_trigger_dly_cnt_1_0_I_45_c_RNICU4J1 5 3 0 #SB_LUT4
set_location u_core.u_sump2.c_addr_p1_RNIRRSS2[2] 10 9 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_003c_reg[27] 12 20 5 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.pin_ctrl_p1 9 9 0 #SB_DFF
set_location test_cnt[25] 24 20 1 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_14_RNO 20 10 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_cnt_RNO[5] 17 15 5 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt_RNO[6] 18 18 6 #SB_LUT4
set_location u_core.u_sump2.proc_data_en.un1_ctrl_13_reg_p1_1_6_c 5 6 6 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[7] 9 20 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_p1[7] 19 6 2 #SB_DFF
set_location u_core.u_gpio_core.gen_i1_11__u_gpio_pin.pin_out 13 3 6 #SB_DFF
set_location u_core.lb_rd_d[9] 16 8 4 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_rst_29_RNIPQIM 23 6 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_5[16] 9 12 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_7__u_gpio_pin.pin_cfg_p1[0] 8 20 6 #SB_DFF
set_location u_mesa_pi_spi.miso_sr_RNO[4] 20 4 0 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_20_c 1 9 4 #SB_CARRY
set_location u_core.u_sump2.events_pre[9] 11 2 6 #SB_DFF
set_location test_cnt_cry_c[0] 24 17 0 #SB_CARRY
set_location u_core.u_sump2.un1_d_addr_cry_4_c 11 7 5 #SB_CARRY
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_9[23] 12 19 6 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_8[31] 8 17 7 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO[20] 10 13 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_20__u_gpio_pin.pin_oe_l 1 14 2 #SB_DFF
set_location u_core.u_sump2.a_addr_RNI4A9R[8] 8 11 5 #SB_LUT4
set_location u_core.u_gpio_core.lb_0090_reg[3] 16 17 1 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[21] 14 13 5 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_RNO[15] 22 8 0 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_addr[7] 18 17 6 #SB_DFFE
set_location u_core.u_sump2.rle_time[28] 1 10 4 #SB_DFFSR
set_location u_core.u_sump2.events_p1[10] 9 3 7 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1_RNI89F51_0[8] 8 6 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_4__u_gpio_pin.pin_oe_l_RNO 3 19 1 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_17__u_gpio_pin.m23_am 1 11 4 #SB_LUT4
set_location u_core.u_sump2.rle_time[19] 1 9 3 #SB_DFFSR
set_location u_core.u_sump2.events_p1[0] 9 2 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[0] 6 13 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_1_8_3_.m4_0_a3 17 12 7 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.lb_wr_d[24] 19 16 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_4[11] 5 14 0 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.pwm_togl 18 14 1 #SB_DFF
set_location u_core.lb_rd_d[12] 16 9 1 #SB_DFF
set_location u_core.u_sump2.ctrl_13_reg_p1[13] 5 4 1 #SB_DFF
set_location u_core.u_sump2.b_do_0[17] 9 9 1 #SB_DFF
set_location u_core.u_sump2.a_addr_p1[1] 11 9 0 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_6[11] 7 13 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_2[29] 12 16 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_15[22] 7 15 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_0[2] 13 19 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1_RNIA2EE1[5] 8 14 2 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.byte_rdy_p1 19 15 7 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[12] 7 14 2 #SB_LUT4
set_location u_core.u_gpio_core.lb_addr_p1[3] 8 12 3 #SB_DFF
set_location u_core.u_gpio_core.lb_0094_reg[14] 2 12 6 #SB_DFFE
set_location u_core.u_gpio_core.lb_0034_reg[2] 15 14 7 #SB_DFFE
set_location u_mesa_pi_spi.miso_sr_rst_1_RNO 19 9 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[8] 22 2 0 #SB_DFFNS
set_location u_core.u_sump2.ram_rd_d_RNO[20] 16 13 3 #SB_LUT4
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[14] 7 14 7 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_cry_c[4] 18 6 4 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_2__u_gpio_pin.pin_oe_l 1 20 1 #SB_DFF
set_location u_core.u_sump2.proc_trig.trigger_and6_0_I_75_c_RNO 15 2 7 #SB_LUT4
set_location u_core.u_sump2.events_loc[8] 9 1 5 #SB_DFF
set_location u_core.u_sump2.b_do[7] 14 8 0 #SB_DFF
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.proc_pwm_fsm.pwm_loc8_0_I_9_c 19 15 1 #SB_CARRY
set_location u_core.u_gpio_core.gen_i1_21__u_gpio_pin.pin_out_RNO 1 19 3 #SB_LUT4
set_location GND -1 -1 -1 #GND
set_location u_mesa_pi_spi.miso_sr_RNO_4[63] 22 6 6 #SB_LUT4
set_location u_core.lb_cs_sump2_ctrl_p1 13 11 2 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_10[6] 11 16 0 #SB_LUT4
set_location u_mesa_core.u_mesa_decode.payload_cnt_RNO[1] 23 13 4 #SB_LUT4
set_location u_mesa_core.u_mesa2lb.addr_cnt[5] 18 18 5 #SB_DFF
set_location u_mesa_core.u_mesa2ctrl.proc_lb1.un1_dword_sr_2_1 20 16 1 #SB_LUT4
set_location u_core.u_sump2.un1_trigger_dly_cnt_cry_9_c 2 3 1 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d[22] 13 11 1 #SB_DFF
set_location u_core.u_sump2.events_pre_RNO[15] 8 2 2 #SB_LUT4
set_location u_core.u_sump2.rle_done_jk_RNIN27I 2 5 2 #SB_LUT4
set_location u_core.u_sump2.a_addr_p2[9] 13 5 1 #SB_DFF
set_location u_core.u_gpio_core.lb_addr_p1_RNI47BC3_3[5] 8 13 2 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_3__u_gpio_pin.pin_out_RNO_1 2 20 5 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[2] 15 11 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr[17] 17 12 2 #SB_DFFNS
set_location u_core.u_sump2.ctrl_cmd_p1[2] 9 6 6 #SB_DFF
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_7[19] 10 17 5 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_stop_p1_RNO[14] 17 8 4 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_8__u_gpio_pin.pin_out_RNO 15 7 3 #SB_LUT4
set_location gpio_pin_iobuf_RNO[6] 7 20 2 #SB_LUT4
set_location u_core.u_sump2.triggered_jk_RNILJD91 7 9 7 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_rst_3 15 4 0 #SB_DFFNR
set_location u_core.u_sump2.rle_ram_array_rle_ram_array_0_0 21 3 0 #SB_RAM40_4K
set_location u_core.u_gpio_core.lb_rd_d_1_RNO_12[20] 9 8 6 #SB_LUT4
set_location u_core.u_sump2.ctrl_08_reg[5] 8 5 3 #SB_DFFE
set_location u_core.u_gpio_core.lb_0098_reg[29] 10 20 4 #SB_DFFE
set_location u_core.u_gpio_core.lb_008c_reg[0] 3 14 0 #SB_DFFE
set_location u_core.lb_rd_rdy_RNO 16 6 3 #SB_LUT4
set_location u_core.lb_rd_d_RNO_0[12] 16 9 0 #SB_LUT4
set_location test_cnt_RNO[22] 24 19 6 #SB_LUT4
set_location u_mesa_pi_spi.miso_sr_RNO_0[23] 22 11 6 #SB_LUT4
set_location u_core.u_sump2.un1_rle_time_cry_4_c 1 7 4 #SB_CARRY
set_location u_core.u_sump2.lb_rd_d_RNO_0[1] 13 6 6 #SB_LUT4
set_location u_core.u_gpio_core.gen_i2_0__u_gpio_pwm.prescale_cnt_RNO[11] 18 7 3 #SB_LUT4
set_location u_core.u_gpio_core.gen_i1_1__u_gpio_pin.pin_ctrl_p1 1 14 5 #SB_DFF
set_location u_mesa_pi_spi.mosi_nib_rdy_RNO 12 6 1 #SB_LUT4
set_location u_core.u_gpio_core.lb_0098_reg[18] 15 17 0 #SB_DFFE
set_location u_core.u_gpio_core.lb_002c_reg[9] 15 16 5 #SB_DFFE
set_location u_core.u_gpio_core.lb_0024_reg[23] 13 10 0 #SB_DFFE
set_location u_core.u_gpio_core.gen_i1_0__u_gpio_pin.pin_oe_l_RNO_0 3 20 0 #SB_LUT4
set_io sram_a[16] 60
set_io pi_spi_mosi 90
set_io pi_spi_ce[1] 78
set_io ok_led 110
set_io gpio_pin[4] 136
set_io gpio_pin[20] 1
set_io gpio_pin[17] 39
set_io sram_ub_l 75
set_io gpio_pin[18] 38
set_io sram_a[1] 33
set_io gpio_pin[9] 56
set_io xtra_a[2] 116
set_io sram_a[8] 3
set_io sram_a[12] 105
set_io pi_spi_miso 87
set_io gpio_pin[0] 141
set_io clk_100m 49
set_io sram_oe_l 76
set_io sram_ce_l 24
set_io gpio_pin[13] 45
set_io rsvd[0] 7
set_io sram_a[15] 62
set_io gpio_pin[5] 135
set_io gpio_pin[21] 144
set_io gpio_pin[16] 41
set_io xtra_a[4] 118
set_io sram_lb_l 81
set_io sram_a[6] 9
set_io rsvd[4] 29
set_io gpio_pin[23] 142
set_io gpio_pin[10] 47
set_io xtra_a[3] 117
set_io sram_a[9] 2
set_io sram_a[11] 106
set_io rsvd[3] 28
set_io gpio_pin[19] 37
set_io gpio_pin[1] 139
set_io sram_a[0] 34
set_io gpio_pin[8] 55
set_io gpio_pin[12] 44
set_io xtra_a[1] 121
set_io sram_a[13] 104
set_io rsvd[1] 8
set_io gpio_pin[3] 137
set_io sram_a[2] 32
set_io sram_a[14] 102
set_io sram_a[5] 10
set_io gpio_pin[15] 43
set_io sram_a[7] 4
set_io rsvd[5] 23
set_io sram_a[10] 107
set_io gpio_pin[6] 134
set_io gpio_pin[22] 143
set_io gpio_pin[11] 48
set_io rsvd[2] 26
set_io ftdi_ro 124
set_io sram_a[3] 31
set_io xtra_a[0] 120
set_io gpio_pin[2] 138
set_io gpio_pin[14] 42
set_io sram_we_l 11
set_io sram_a[4] 25
set_io pi_spi_sck 79
set_io sram_a[17] 61
set_io gpio_pin[7] 130
set_io ftdi_wo 119
