Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Nov  3 15:54:50 2016
| Host         : eecs-digital-14 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -rpx XADCdemo_timing_summary_routed.rpx
| Design       : XADCdemo
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 26 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.041        0.000                      0                   61        0.095        0.000                      0                   61        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         12.041        0.000                      0                   61        0.227        0.000                      0                   61        7.192        0.000                       0                    28  
  clkfbout_clk_wiz_0                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       12.043        0.000                      0                   61        0.227        0.000                      0                   61        7.192        0.000                       0                    28  
  clkfbout_clk_wiz_0_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.041        0.000                      0                   61        0.095        0.000                      0                   61  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.041        0.000                      0                   61        0.095        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.041ns  (required time - arrival time)
  Source:                 x/displayY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.684ns (23.811%)  route 2.189ns (76.189%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.393     0.075 r  x/displayY_reg[9]/Q
                         net (fo=3, routed)           0.637     0.712    x/displayY[9]
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.097     0.809 f  x/displayY[9]_i_3/O
                         net (fo=2, routed)           0.599     1.408    x/displayY[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.097     1.505 r  x/vsync_i_3/O
                         net (fo=2, routed)           0.599     2.104    x/vsync_i_3_n_0
    SLICE_X0Y143         LUT6 (Prop_lut6_I3_O)        0.097     2.201 r  x/vsync_i_1/O
                         net (fo=1, routed)           0.353     2.554    x/vsyncon
    SLICE_X0Y144         FDRE                                         r  x/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X0Y144         FDRE                                         r  x/vsync_reg/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X0Y144         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/vsync_reg
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 12.041    

Slack (MET) :             12.402ns  (required time - arrival time)
  Source:                 x/displayX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.722ns (28.757%)  route 1.789ns (71.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 14.679 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.313    -0.005 r  x/displayX_reg[1]/Q
                         net (fo=7, routed)           0.437     0.432    x/displayX[1]
    SLICE_X0Y141         LUT4 (Prop_lut4_I1_O)        0.215     0.647 r  x/displayX[10]_i_3/O
                         net (fo=4, routed)           0.353     1.001    x/displayX[10]_i_3_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I3_O)        0.097     1.098 r  x/hsync_i_3/O
                         net (fo=2, routed)           0.279     1.376    x/hsync_i_3_n_0
    SLICE_X1Y141         LUT3 (Prop_lut3_I0_O)        0.097     1.473 r  x/hsync_i_1/O
                         net (fo=1, routed)           0.719     2.193    x/hsyncon
    SLICE_X1Y141         FDRE                                         r  x/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.198    14.679    x/CLK
    SLICE_X1Y141         FDRE                                         r  x/hsync_reg/C
                         clock pessimism              0.362    15.041    
                         clock uncertainty           -0.132    14.908    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.314    14.594    x/hsync_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 12.402    

Slack (MET) :             12.469ns  (required time - arrival time)
  Source:                 x/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.625ns (26.208%)  route 1.760ns (73.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 14.679 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.313    -0.005 r  x/displayX_reg[8]/Q
                         net (fo=7, routed)           0.737     0.732    x/displayX[8]
    SLICE_X1Y141         LUT4 (Prop_lut4_I2_O)        0.215     0.947 f  x/displayX[10]_i_4/O
                         net (fo=3, routed)           0.432     1.379    x/displayX[10]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.097     1.476 r  x/displayX[10]_i_1/O
                         net (fo=24, routed)          0.591     2.067    x/hreset
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.198    14.679    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
                         clock pessimism              0.362    15.041    
                         clock uncertainty           -0.132    14.908    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.373    14.535    x/displayX_reg[9]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                 12.469    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[6]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[6]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[7]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.587ns (25.546%)  route 1.711ns (74.454%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.364     1.979    x/displayY0
    SLICE_X0Y143         FDRE                                         r  x/displayY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X0Y143         FDRE                                         r  x/displayY_reg[3]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.587ns (25.582%)  route 1.708ns (74.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.361     1.975    x/displayY0
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[0]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 12.620    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.587ns (25.582%)  route 1.708ns (74.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.361     1.975    x/displayY0
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[1]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 12.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 x/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.333%)  route 0.133ns (41.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[4]/Q
                         net (fo=4, routed)           0.133    -0.293    x/displayX[4]
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  x/displayX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    x/p_0_in[5]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.475    x/displayX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 x/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.158%)  route 0.097ns (29.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  x/displayX_reg[8]/Q
                         net (fo=7, routed)           0.097    -0.343    x/displayX[8]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.099    -0.244 r  x/displayX[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    x/p_0_in[10]
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.475    x/displayX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 x/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.672%)  route 0.147ns (41.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  x/vblank_reg/Q
                         net (fo=2, routed)           0.147    -0.256    x/vblank
    SLICE_X2Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.211 r  x/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.211    x/next_vblank
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.121    -0.446    x/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.183ns (51.656%)  route 0.171ns (48.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.255    x/displayX[0]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.042    -0.213 r  x/displayX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    x/p_0_in[1]
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.107    -0.460    x/displayX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.919%)  route 0.183ns (49.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.243    x/displayX[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.049    -0.194 r  x/displayX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    x/p_0_in[3]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[3]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.444    x/displayX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 x/displayY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.598    -0.566    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  x/displayY_reg[7]/Q
                         net (fo=5, routed)           0.183    -0.219    x/displayY[7]
    SLICE_X2Y143         LUT4 (Prop_lut4_I1_O)        0.043    -0.176 r  x/displayY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    x/p_0_in__0[8]
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871    -0.802    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.131    -0.435    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 x/displayY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.226ns (64.167%)  route 0.126ns (35.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.598    -0.566    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  x/displayY_reg[4]/Q
                         net (fo=4, routed)           0.126    -0.312    x/displayY[4]
    SLICE_X1Y143         LUT6 (Prop_lut6_I5_O)        0.098    -0.214 r  x/displayY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    x/p_0_in__0[5]
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871    -0.802    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.092    -0.474    x/displayY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.243    x/displayX[0]
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  x/displayX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    x/p_0_in[2]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.459    x/displayX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 x/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.183ns (49.583%)  route 0.186ns (50.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[7]/Q
                         net (fo=9, routed)           0.186    -0.240    x/displayX[7]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.042    -0.198 r  x/displayX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    x/p_0_in[8]
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.460    x/displayX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.062%)  route 0.171ns (47.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.255    x/displayX[0]
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  x/displayX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x/p_0_in[0]
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.476    x/displayX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y142     x/blank_reg_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y142     x/displayX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y142     x/displayX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y142     x/displayX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y141     x/displayX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y141     x/displayX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y141     x/displayX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y141     x/displayX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y142     x/blank_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y142     x/blank_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y142     x/displayX_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y142     x/displayX_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y141     x/displayX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y141     x/displayX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y142     x/blank_reg_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y142     x/blank_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y142     x/displayX_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y142     x/displayX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y141     x/displayX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y141     x/displayX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 x/displayY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.684ns (23.811%)  route 2.189ns (76.189%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.393     0.075 r  x/displayY_reg[9]/Q
                         net (fo=3, routed)           0.637     0.712    x/displayY[9]
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.097     0.809 f  x/displayY[9]_i_3/O
                         net (fo=2, routed)           0.599     1.408    x/displayY[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.097     1.505 r  x/vsync_i_3/O
                         net (fo=2, routed)           0.599     2.104    x/vsync_i_3_n_0
    SLICE_X0Y143         LUT6 (Prop_lut6_I3_O)        0.097     2.201 r  x/vsync_i_1/O
                         net (fo=1, routed)           0.353     2.554    x/vsyncon
    SLICE_X0Y144         FDRE                                         r  x/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X0Y144         FDRE                                         r  x/vsync_reg/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.130    14.911    
    SLICE_X0Y144         FDRE (Setup_fdre_C_R)       -0.314    14.597    x/vsync_reg
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             12.404ns  (required time - arrival time)
  Source:                 x/displayX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.722ns (28.757%)  route 1.789ns (71.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 14.679 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.313    -0.005 r  x/displayX_reg[1]/Q
                         net (fo=7, routed)           0.437     0.432    x/displayX[1]
    SLICE_X0Y141         LUT4 (Prop_lut4_I1_O)        0.215     0.647 r  x/displayX[10]_i_3/O
                         net (fo=4, routed)           0.353     1.001    x/displayX[10]_i_3_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I3_O)        0.097     1.098 r  x/hsync_i_3/O
                         net (fo=2, routed)           0.279     1.376    x/hsync_i_3_n_0
    SLICE_X1Y141         LUT3 (Prop_lut3_I0_O)        0.097     1.473 r  x/hsync_i_1/O
                         net (fo=1, routed)           0.719     2.193    x/hsyncon
    SLICE_X1Y141         FDRE                                         r  x/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.198    14.679    x/CLK
    SLICE_X1Y141         FDRE                                         r  x/hsync_reg/C
                         clock pessimism              0.362    15.041    
                         clock uncertainty           -0.130    14.910    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.314    14.596    x/hsync_reg
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 12.404    

Slack (MET) :             12.470ns  (required time - arrival time)
  Source:                 x/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.625ns (26.208%)  route 1.760ns (73.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 14.679 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.313    -0.005 r  x/displayX_reg[8]/Q
                         net (fo=7, routed)           0.737     0.732    x/displayX[8]
    SLICE_X1Y141         LUT4 (Prop_lut4_I2_O)        0.215     0.947 f  x/displayX[10]_i_4/O
                         net (fo=3, routed)           0.432     1.379    x/displayX[10]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.097     1.476 r  x/displayX[10]_i_1/O
                         net (fo=24, routed)          0.591     2.067    x/hreset
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.198    14.679    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
                         clock pessimism              0.362    15.041    
                         clock uncertainty           -0.130    14.910    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.373    14.537    x/displayX_reg[9]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                 12.470    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[6]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.130    14.911    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.538    x/displayY_reg[6]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.130    14.911    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.538    x/displayY_reg[7]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.130    14.911    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.538    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.130    14.911    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.538    x/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.618ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.587ns (25.546%)  route 1.711ns (74.454%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.364     1.979    x/displayY0
    SLICE_X0Y143         FDRE                                         r  x/displayY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X0Y143         FDRE                                         r  x/displayY_reg[3]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.130    14.911    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.314    14.597    x/displayY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 12.618    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.587ns (25.582%)  route 1.708ns (74.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.361     1.975    x/displayY0
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[0]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.130    14.911    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.314    14.597    x/displayY_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 12.622    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.587ns (25.582%)  route 1.708ns (74.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.361     1.975    x/displayY0
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[1]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.130    14.911    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.314    14.597    x/displayY_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 12.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 x/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.333%)  route 0.133ns (41.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[4]/Q
                         net (fo=4, routed)           0.133    -0.293    x/displayX[4]
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  x/displayX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    x/p_0_in[5]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[5]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.475    x/displayX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 x/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.158%)  route 0.097ns (29.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  x/displayX_reg[8]/Q
                         net (fo=7, routed)           0.097    -0.343    x/displayX[8]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.099    -0.244 r  x/displayX[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    x/p_0_in[10]
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[10]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.475    x/displayX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 x/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.672%)  route 0.147ns (41.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  x/vblank_reg/Q
                         net (fo=2, routed)           0.147    -0.256    x/vblank
    SLICE_X2Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.211 r  x/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.211    x/next_vblank
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/C
                         clock pessimism              0.236    -0.567    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.121    -0.446    x/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.183ns (51.656%)  route 0.171ns (48.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.255    x/displayX[0]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.042    -0.213 r  x/displayX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    x/p_0_in[1]
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.107    -0.460    x/displayX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.919%)  route 0.183ns (49.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.243    x/displayX[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.049    -0.194 r  x/displayX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    x/p_0_in[3]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[3]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.444    x/displayX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 x/displayY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.598    -0.566    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  x/displayY_reg[7]/Q
                         net (fo=5, routed)           0.183    -0.219    x/displayY[7]
    SLICE_X2Y143         LUT4 (Prop_lut4_I1_O)        0.043    -0.176 r  x/displayY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    x/p_0_in__0[8]
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871    -0.802    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.131    -0.435    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 x/displayY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.226ns (64.167%)  route 0.126ns (35.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.598    -0.566    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  x/displayY_reg[4]/Q
                         net (fo=4, routed)           0.126    -0.312    x/displayY[4]
    SLICE_X1Y143         LUT6 (Prop_lut6_I5_O)        0.098    -0.214 r  x/displayY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    x/p_0_in__0[5]
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871    -0.802    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[5]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.092    -0.474    x/displayY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.243    x/displayX[0]
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  x/displayX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    x/p_0_in[2]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.459    x/displayX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 x/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.183ns (49.583%)  route 0.186ns (50.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[7]/Q
                         net (fo=9, routed)           0.186    -0.240    x/displayX[7]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.042    -0.198 r  x/displayX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    x/p_0_in[8]
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.460    x/displayX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.062%)  route 0.171ns (47.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.255    x/displayX[0]
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  x/displayX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x/p_0_in[0]
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.476    x/displayX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         15.385      13.792     BUFGCTRL_X0Y16   instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X2Y142     x/blank_reg_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y142     x/displayX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y142     x/displayX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y142     x/displayX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y141     x/displayX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y141     x/displayX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y141     x/displayX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y141     x/displayX_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y142     x/blank_reg_inv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y142     x/blank_reg_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y142     x/displayX_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y142     x/displayX_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y141     x/displayX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y141     x/displayX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y142     x/blank_reg_inv/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y142     x/blank_reg_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y142     x/displayX_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y142     x/displayX_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y142     x/displayX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y141     x/displayX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y141     x/displayX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.041ns  (required time - arrival time)
  Source:                 x/displayY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.684ns (23.811%)  route 2.189ns (76.189%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.393     0.075 r  x/displayY_reg[9]/Q
                         net (fo=3, routed)           0.637     0.712    x/displayY[9]
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.097     0.809 f  x/displayY[9]_i_3/O
                         net (fo=2, routed)           0.599     1.408    x/displayY[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.097     1.505 r  x/vsync_i_3/O
                         net (fo=2, routed)           0.599     2.104    x/vsync_i_3_n_0
    SLICE_X0Y143         LUT6 (Prop_lut6_I3_O)        0.097     2.201 r  x/vsync_i_1/O
                         net (fo=1, routed)           0.353     2.554    x/vsyncon
    SLICE_X0Y144         FDRE                                         r  x/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X0Y144         FDRE                                         r  x/vsync_reg/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X0Y144         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/vsync_reg
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 12.041    

Slack (MET) :             12.402ns  (required time - arrival time)
  Source:                 x/displayX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.722ns (28.757%)  route 1.789ns (71.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 14.679 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.313    -0.005 r  x/displayX_reg[1]/Q
                         net (fo=7, routed)           0.437     0.432    x/displayX[1]
    SLICE_X0Y141         LUT4 (Prop_lut4_I1_O)        0.215     0.647 r  x/displayX[10]_i_3/O
                         net (fo=4, routed)           0.353     1.001    x/displayX[10]_i_3_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I3_O)        0.097     1.098 r  x/hsync_i_3/O
                         net (fo=2, routed)           0.279     1.376    x/hsync_i_3_n_0
    SLICE_X1Y141         LUT3 (Prop_lut3_I0_O)        0.097     1.473 r  x/hsync_i_1/O
                         net (fo=1, routed)           0.719     2.193    x/hsyncon
    SLICE_X1Y141         FDRE                                         r  x/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.198    14.679    x/CLK
    SLICE_X1Y141         FDRE                                         r  x/hsync_reg/C
                         clock pessimism              0.362    15.041    
                         clock uncertainty           -0.132    14.908    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.314    14.594    x/hsync_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 12.402    

Slack (MET) :             12.469ns  (required time - arrival time)
  Source:                 x/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.625ns (26.208%)  route 1.760ns (73.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 14.679 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.313    -0.005 r  x/displayX_reg[8]/Q
                         net (fo=7, routed)           0.737     0.732    x/displayX[8]
    SLICE_X1Y141         LUT4 (Prop_lut4_I2_O)        0.215     0.947 f  x/displayX[10]_i_4/O
                         net (fo=3, routed)           0.432     1.379    x/displayX[10]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.097     1.476 r  x/displayX[10]_i_1/O
                         net (fo=24, routed)          0.591     2.067    x/hreset
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.198    14.679    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
                         clock pessimism              0.362    15.041    
                         clock uncertainty           -0.132    14.908    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.373    14.535    x/displayX_reg[9]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                 12.469    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[6]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[6]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[7]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.587ns (25.546%)  route 1.711ns (74.454%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.364     1.979    x/displayY0
    SLICE_X0Y143         FDRE                                         r  x/displayY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X0Y143         FDRE                                         r  x/displayY_reg[3]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.587ns (25.582%)  route 1.708ns (74.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.361     1.975    x/displayY0
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[0]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 12.620    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.587ns (25.582%)  route 1.708ns (74.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.361     1.975    x/displayY0
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[1]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 12.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 x/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.333%)  route 0.133ns (41.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[4]/Q
                         net (fo=4, routed)           0.133    -0.293    x/displayX[4]
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  x/displayX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    x/p_0_in[5]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.343    x/displayX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 x/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.158%)  route 0.097ns (29.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  x/displayX_reg[8]/Q
                         net (fo=7, routed)           0.097    -0.343    x/displayX[8]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.099    -0.244 r  x/displayX[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    x/p_0_in[10]
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.343    x/displayX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 x/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.672%)  route 0.147ns (41.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  x/vblank_reg/Q
                         net (fo=2, routed)           0.147    -0.256    x/vblank
    SLICE_X2Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.211 r  x/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.211    x/next_vblank
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.121    -0.314    x/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.183ns (51.656%)  route 0.171ns (48.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.255    x/displayX[0]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.042    -0.213 r  x/displayX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    x/p_0_in[1]
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.107    -0.328    x/displayX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.919%)  route 0.183ns (49.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.243    x/displayX[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.049    -0.194 r  x/displayX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    x/p_0_in[3]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[3]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.312    x/displayX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 x/displayY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.598    -0.566    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  x/displayY_reg[7]/Q
                         net (fo=5, routed)           0.183    -0.219    x/displayY[7]
    SLICE_X2Y143         LUT4 (Prop_lut4_I1_O)        0.043    -0.176 r  x/displayY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    x/p_0_in__0[8]
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871    -0.802    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.131    -0.303    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 x/displayY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.226ns (64.167%)  route 0.126ns (35.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.598    -0.566    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  x/displayY_reg[4]/Q
                         net (fo=4, routed)           0.126    -0.312    x/displayY[4]
    SLICE_X1Y143         LUT6 (Prop_lut6_I5_O)        0.098    -0.214 r  x/displayY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    x/p_0_in__0[5]
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871    -0.802    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.092    -0.342    x/displayY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.243    x/displayX[0]
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  x/displayX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    x/p_0_in[2]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[2]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.327    x/displayX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 x/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.183ns (49.583%)  route 0.186ns (50.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[7]/Q
                         net (fo=9, routed)           0.186    -0.240    x/displayX[7]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.042    -0.198 r  x/displayX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    x/p_0_in[8]
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.328    x/displayX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.062%)  route 0.171ns (47.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.255    x/displayX[0]
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  x/displayX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x/p_0_in[0]
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.344    x/displayX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.041ns  (required time - arrival time)
  Source:                 x/displayY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.684ns (23.811%)  route 2.189ns (76.189%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.393     0.075 r  x/displayY_reg[9]/Q
                         net (fo=3, routed)           0.637     0.712    x/displayY[9]
    SLICE_X2Y143         LUT5 (Prop_lut5_I4_O)        0.097     0.809 f  x/displayY[9]_i_3/O
                         net (fo=2, routed)           0.599     1.408    x/displayY[9]_i_3_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I5_O)        0.097     1.505 r  x/vsync_i_3/O
                         net (fo=2, routed)           0.599     2.104    x/vsync_i_3_n_0
    SLICE_X0Y143         LUT6 (Prop_lut6_I3_O)        0.097     2.201 r  x/vsync_i_1/O
                         net (fo=1, routed)           0.353     2.554    x/vsyncon
    SLICE_X0Y144         FDRE                                         r  x/vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X0Y144         FDRE                                         r  x/vsync_reg/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X0Y144         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/vsync_reg
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 12.041    

Slack (MET) :             12.402ns  (required time - arrival time)
  Source:                 x/displayX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.722ns (28.757%)  route 1.789ns (71.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 14.679 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.313    -0.005 r  x/displayX_reg[1]/Q
                         net (fo=7, routed)           0.437     0.432    x/displayX[1]
    SLICE_X0Y141         LUT4 (Prop_lut4_I1_O)        0.215     0.647 r  x/displayX[10]_i_3/O
                         net (fo=4, routed)           0.353     1.001    x/displayX[10]_i_3_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I3_O)        0.097     1.098 r  x/hsync_i_3/O
                         net (fo=2, routed)           0.279     1.376    x/hsync_i_3_n_0
    SLICE_X1Y141         LUT3 (Prop_lut3_I0_O)        0.097     1.473 r  x/hsync_i_1/O
                         net (fo=1, routed)           0.719     2.193    x/hsyncon
    SLICE_X1Y141         FDRE                                         r  x/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.198    14.679    x/CLK
    SLICE_X1Y141         FDRE                                         r  x/hsync_reg/C
                         clock pessimism              0.362    15.041    
                         clock uncertainty           -0.132    14.908    
    SLICE_X1Y141         FDRE (Setup_fdre_C_R)       -0.314    14.594    x/hsync_reg
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                 12.402    

Slack (MET) :             12.469ns  (required time - arrival time)
  Source:                 x/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.625ns (26.208%)  route 1.760ns (73.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.706ns = ( 14.679 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.318ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.299    -0.318    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.313    -0.005 r  x/displayX_reg[8]/Q
                         net (fo=7, routed)           0.737     0.732    x/displayX[8]
    SLICE_X1Y141         LUT4 (Prop_lut4_I2_O)        0.215     0.947 f  x/displayX[10]_i_4/O
                         net (fo=3, routed)           0.432     1.379    x/displayX[10]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I4_O)        0.097     1.476 r  x/displayX[10]_i_1/O
                         net (fo=24, routed)          0.591     2.067    x/hreset
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.198    14.679    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
                         clock pessimism              0.362    15.041    
                         clock uncertainty           -0.132    14.908    
    SLICE_X2Y141         FDRE (Setup_fdre_C_R)       -0.373    14.535    x/displayX_reg[9]
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                 12.469    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[6]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[6]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[7]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.577ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.587ns (25.767%)  route 1.691ns (74.233%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.344     1.959    x/displayY0
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[9]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X2Y143         FDRE (Setup_fdre_C_R)       -0.373    14.536    x/displayY_reg[9]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                 12.577    

Slack (MET) :             12.617ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.587ns (25.546%)  route 1.711ns (74.454%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.364     1.979    x/displayY0
    SLICE_X0Y143         FDRE                                         r  x/displayY_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X0Y143         FDRE                                         r  x/displayY_reg[3]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X0Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.979    
  -------------------------------------------------------------------
                         slack                                 12.617    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.587ns (25.582%)  route 1.708ns (74.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.361     1.975    x/displayY0
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[0]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 12.620    

Slack (MET) :             12.620ns  (required time - arrival time)
  Source:                 x/displayX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0_1 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.587ns (25.582%)  route 1.708ns (74.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.705ns = ( 14.680 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.298    -0.319    x/CLK
    SLICE_X2Y141         FDRE                                         r  x/displayX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.393     0.074 f  x/displayX_reg[9]/Q
                         net (fo=8, routed)           0.859     0.933    x/displayX[9]
    SLICE_X1Y142         LUT3 (Prop_lut3_I2_O)        0.097     1.030 f  x/displayY[9]_i_4/O
                         net (fo=1, routed)           0.488     1.518    x/displayY[9]_i_4_n_0
    SLICE_X0Y142         LUT5 (Prop_lut5_I1_O)        0.097     1.615 r  x/displayY[9]_i_1/O
                         net (fo=12, routed)          0.361     1.975    x/displayY0
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          1.199    14.680    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[1]/C
                         clock pessimism              0.362    15.042    
                         clock uncertainty           -0.132    14.909    
    SLICE_X1Y143         FDRE (Setup_fdre_C_R)       -0.314    14.595    x/displayY_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -1.975    
  -------------------------------------------------------------------
                         slack                                 12.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 x/displayX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.333%)  route 0.133ns (41.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[4]/Q
                         net (fo=4, routed)           0.133    -0.293    x/displayX[4]
    SLICE_X0Y141         LUT6 (Prop_lut6_I4_O)        0.045    -0.248 r  x/displayX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    x/p_0_in[5]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[5]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.343    x/displayX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 x/displayX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.158%)  route 0.097ns (29.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  x/displayX_reg[8]/Q
                         net (fo=7, routed)           0.097    -0.343    x/displayX[8]
    SLICE_X1Y142         LUT6 (Prop_lut6_I3_O)        0.099    -0.244 r  x/displayX[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.244    x/p_0_in[10]
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[10]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.092    -0.343    x/displayX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 x/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.672%)  route 0.147ns (41.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y142         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  x/vblank_reg/Q
                         net (fo=2, routed)           0.147    -0.256    x/vblank
    SLICE_X2Y142         LUT4 (Prop_lut4_I2_O)        0.045    -0.211 r  x/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.211    x/next_vblank
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X2Y142         FDRE                                         r  x/vblank_reg/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X2Y142         FDRE (Hold_fdre_C_D)         0.121    -0.314    x/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.183ns (51.656%)  route 0.171ns (48.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.255    x/displayX[0]
    SLICE_X0Y142         LUT2 (Prop_lut2_I1_O)        0.042    -0.213 r  x/displayX[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    x/p_0_in[1]
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[1]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.107    -0.328    x/displayX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.919%)  route 0.183ns (49.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.243    x/displayX[0]
    SLICE_X0Y141         LUT4 (Prop_lut4_I0_O)        0.049    -0.194 r  x/displayX[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    x/p_0_in[3]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[3]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.107    -0.312    x/displayX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 x/displayY_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.047%)  route 0.183ns (46.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.598    -0.566    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  x/displayY_reg[7]/Q
                         net (fo=5, routed)           0.183    -0.219    x/displayY[7]
    SLICE_X2Y143         LUT4 (Prop_lut4_I1_O)        0.043    -0.176 r  x/displayY[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    x/p_0_in__0[8]
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871    -0.802    x/CLK
    SLICE_X2Y143         FDRE                                         r  x/displayY_reg[8]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X2Y143         FDRE (Hold_fdre_C_D)         0.131    -0.303    x/displayY_reg[8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 x/displayY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.226ns (64.167%)  route 0.126ns (35.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.598    -0.566    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  x/displayY_reg[4]/Q
                         net (fo=4, routed)           0.126    -0.312    x/displayY[4]
    SLICE_X1Y143         LUT6 (Prop_lut6_I5_O)        0.098    -0.214 r  x/displayY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    x/p_0_in__0[5]
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.871    -0.802    x/CLK
    SLICE_X1Y143         FDRE                                         r  x/displayY_reg[5]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.092    -0.342    x/displayY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.387%)  route 0.183ns (49.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.183    -0.243    x/displayX[0]
    SLICE_X0Y141         LUT3 (Prop_lut3_I2_O)        0.045    -0.198 r  x/displayX[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    x/p_0_in[2]
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y141         FDRE                                         r  x/displayX_reg[2]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.327    x/displayX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 x/displayX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.183ns (49.583%)  route 0.186ns (50.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  x/displayX_reg[7]/Q
                         net (fo=9, routed)           0.186    -0.240    x/displayX[7]
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.042    -0.198 r  x/displayX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    x/p_0_in[8]
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X1Y142         FDRE                                         r  x/displayX_reg[8]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.107    -0.328    x/displayX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 x/displayX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            x/displayX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.062%)  route 0.171ns (47.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.597    -0.567    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  x/displayX_reg[0]/Q
                         net (fo=8, routed)           0.171    -0.255    x/displayX[0]
    SLICE_X0Y142         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  x/displayX[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    x/p_0_in[0]
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=26, routed)          0.870    -0.803    x/CLK
    SLICE_X0Y142         FDRE                                         r  x/displayX_reg[0]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.132    -0.435    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.091    -0.344    x/displayX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.134    





