0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 9/Practice 3/Practice 3.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 9/Practice 3/Practice 3.srcs/sim_1/new/decoder_tb.v,1713432494,verilog,,,,decoder_tb,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 9/Practice 3/Practice 3.srcs/sources_1/new/decoder.v,1713239837,verilog,,C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 9/Practice 3/Practice 3.srcs/sources_1/new/immediate_generator.v,,decoder,,,,,,,,
C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 9/Practice 3/Practice 3.srcs/sources_1/new/immediate_generator.v,1713239139,verilog,,C:/Users/Cyphe/Documents/SUSTech Assignment/Term 4/Computer Organization/Lab/Week 9/Practice 3/Practice 3.srcs/sim_1/new/decoder_tb.v,,immediate_generator,,,,,,,,
