// Seed: 22925813
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    input id_6
);
  assign id_2 = 1'b0;
  logic id_7;
  type_15 id_8 (
      .id_0 (1),
      .id_1 (id_6),
      .id_2 (id_6),
      .id_3 (id_4),
      .id_4 (id_4),
      .id_5 (id_6),
      .id_6 (id_6),
      .id_7 (1),
      .id_8 (!id_6.id_2),
      .id_9 (),
      .id_10(id_7 * id_7)
  );
endmodule
