// Seed: 4096820757
module module_0 (
    output supply0 id_0
    , id_4,
    output wand id_1,
    output supply1 id_2
);
  always @(1) begin : LABEL_0
    id_1 = !(id_4) == 1;
  end
endmodule
module module_1 (
    output wire id_0,
    input tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    inout wand id_4,
    input uwire id_5,
    input supply0 id_6
);
  assign id_4 = 1'b0;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_8;
  always @(posedge id_3) #1;
endmodule
