// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Fri Jan  9 16:35:40 2026
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/stm32_fifo/rtl/stm32_fifo.v"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 8 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 9 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 11 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 35 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, inout o_STM32_SPI_MOSI, output i_STM32_SPI_MISO, 
            inout o_STM32_SPI_Clk, inout o_STM32_SPI_CS_n, output o_RHD_SPI_MOSI, 
            input i_RHD_SPI_MISO, output o_RHD_SPI_Clk, output o_RHD_SPI_CS_n, 
            input CTRL0_IN, output o_BOOST_ENABLE, output RGB0_OUT, output RGB1_OUT, 
            output RGB2_OUT, output LED1_OUT, output LED2_OUT, output LED3_OUT, 
            output LED4_OUT, output [3:0]o_Controller_Mode, output o_reset);
    
    (* is_clock=1, lineinfo="@8(24[9],24[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    wire GND_net, VCC_net, i_STM32_SPI_MISO_c, o_RHD_SPI_MOSI_c, i_RHD_SPI_MISO_c, 
        o_RHD_SPI_Clk_c, o_RHD_SPI_CS_n_c, o_reset_c, o_Controller_Mode_c_1, 
        o_Controller_Mode_c_0;
    (* lineinfo="@8(69[9],69[22])" *) wire [27:0]reset_counter;
    
    wire RGB2_OUT_c, RGB0_OUT_c, stop_counting, int_RHD_SPI_MOSI, int_RHD_SPI_MISO, 
        int_RHD_SPI_CS_n, int_RHD_SPI_Clk, int_STM32_SPI_MOSI, int_STM32_SPI_Clk, 
        int_STM32_SPI_CS_n;
    (* lineinfo="@4(171[9],171[20])" *) wire [31:0]stm32_state;
    (* lineinfo="@4(173[9],173[17])" *) wire [31:0]NUM_DATA;
    (* lineinfo="@4(183[9],183[18])" *) wire [31:0]rhd_index;
    (* lineinfo="@4(284[9],284[22])" *) wire [15:0]\channel_array[0] ;
    
    wire n20865, n20826, rhd_done_config, n20873, n20841, n20866, 
        n20868, n14138, n20867, n6, n24124, n13, n6_adj_2812, 
        n7, n15, n31, n62, n3, n46, n31_adj_2813;
    wire [27:0]reset_counter_27__N_513;
    
    wire o_RHD_SPI_CS_n_c_N_2543, o_RHD_SPI_Clk_c_N_2541, n20874, n13924, 
        n4, n21534, n14204, n22354, n26124, n22351, n21506, n29, 
        n21504, n22349, n21500, n26121, n26118, n26115, n26112, 
        n22343, n21486, n26109, int_RHD_SPI_MISO_N_2552, n10133, n20847, 
        n6_adj_2814, o_RHD_SPI_MOSI_c_N_2539, n26106, n26103, n26100, 
        n16450, n12954, n12977, n26097, maxfan_replicated_net_1492, 
        maxfan_replicated_net_999, n22340, n13022, n26094, n14161, 
        n14159, n25872, n26091, n14154, n14149, n26088, n26085, 
        n22337, n22334, n20612, n22327, n22326, n22325, n22324, 
        n12, n22317, n22315, n22313, n22311, n22308, n22306, n22302, 
        n14215, n14216, n14218, n14220, n20856, n20870, n27, n14745, 
        n20869, n16204, n33, n21440, n12_adj_2815, n17, n16484, 
        n12930, n16460, n15533, n24127, n19148, n19146, n19144, 
        n19142, n19140, n20580, n23653, n19138, n19136, n19134, 
        n19132, n19130, n19128, n19126, n23650, n19124, n19122, 
        n17493, n38, n20849, n45, n20857, n14456, n17_adj_2816, 
        n16, n26, n13_adj_2817, n12_adj_2818, n8, n19652, n20247, 
        n4_adj_2819;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@8(126[12],126[28])" *) CLK_48MHz pll_inst (GND_net, i_clk_c, 
            VCC_net, pll_clk_int);
    (* lineinfo="@8(47[9],47[17])" *) OB RGB1_OUT_pad (.I(VCC_net), .O(RGB1_OUT));
    (* lut_function="(A+(B))" *) LUT4 i10981_2_lut (.A(rhd_index[2]), .B(rhd_index[4]), 
            .Z(n21486));
    defparam i10981_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B)+!A (B+!(C+!(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i11734_4_lut (.A(n12930), 
            .B(rhd_index[3]), .C(n21486), .D(\channel_array[0] [11]), 
            .Z(n22337));
    defparam i11734_4_lut.INIT = "0xcdcc";
    (* lineinfo="@8(46[9],46[17])" *) OB RGB0_OUT_pad (.I(RGB0_OUT_c), .O(RGB0_OUT));
    (* lineinfo="@8(44[3],44[17])" *) OB o_BOOST_ENABLE_pad (.I(VCC_net), 
            .O(o_BOOST_ENABLE));
    (* lineinfo="@8(36[9],36[23])" *) OB o_RHD_SPI_CS_n_pad (.I(o_RHD_SPI_CS_n_c), 
            .O(o_RHD_SPI_CS_n));
    (* lineinfo="@8(35[9],35[22])" *) OB o_RHD_SPI_Clk_pad (.I(o_RHD_SPI_Clk_c), 
            .O(o_RHD_SPI_Clk));
    (* lineinfo="@8(33[9],33[23])" *) OB o_RHD_SPI_MOSI_pad (.I(o_RHD_SPI_MOSI_c), 
            .O(o_RHD_SPI_MOSI));
    (* lut_function="(A (B)+!A (B+!((D)+!C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i6712_4_lut (.A(rhd_index[3]), 
            .B(rhd_index[2]), .C(n14220), .D(rhd_index[4]), .Z(n16204));
    defparam i6712_4_lut.INIT = "0xccdc";
    (* lineinfo="@8(28[9],28[25])" *) OB i_STM32_SPI_MISO_pad (.I(i_STM32_SPI_MISO_c), 
            .O(i_STM32_SPI_MISO));
    (* lineinfo="@8(180[2],206[14])" *) BB_B o_STM32_SPI_CS_n_pad (.T_N(int_RHD_SPI_MISO_N_2552), 
            .I(int_STM32_SPI_CS_n), .O(o_RHD_SPI_CS_n_c_N_2543), .B(o_STM32_SPI_CS_n));
    (* lineinfo="@8(180[2],206[14])" *) BB_B o_STM32_SPI_Clk_pad (.T_N(int_RHD_SPI_MISO_N_2552), 
            .I(int_STM32_SPI_Clk), .O(o_RHD_SPI_Clk_c_N_2541), .B(o_STM32_SPI_Clk));
    (* lineinfo="@8(48[9],48[17])" *) OB RGB2_OUT_pad (.I(RGB2_OUT_c), .O(RGB2_OUT));
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(n45));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i10935_2_lut (.A(rhd_index[5]), .B(rhd_index[4]), 
            .Z(n21440));
    defparam i10935_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (C (D)+!C !(D))+!A ((C+!(D))+!B)))", lineinfo="@4(565[7],580[14])" *) LUT4 i1_4_lut (.A(rhd_index[1]), 
            .B(n38), .C(rhd_index[4]), .D(rhd_index[5]), .Z(n29));
    defparam i1_4_lut.INIT = "0x0ea0";
    (* lineinfo="@8(180[2],206[14])" *) BB_B o_STM32_SPI_MOSI_pad (.T_N(int_RHD_SPI_MISO_N_2552), 
            .I(int_STM32_SPI_MOSI), .O(o_RHD_SPI_MOSI_c_N_2539), .B(o_STM32_SPI_MOSI));
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@4(565[7],580[14])" *) LUT4 i2_4_lut (.A(n22313), 
            .B(n21440), .C(rhd_index[1]), .D(rhd_index[3]), .Z(n27));
    defparam i2_4_lut.INIT = "0x3022";
    (* lut_function="(A ((C+(D))+!B))", lineinfo="@4(565[7],580[14])" *) LUT4 i1_4_lut_adj_73 (.A(rhd_index[1]), 
            .B(rhd_index[2]), .C(rhd_done_config), .D(rhd_index[0]), .Z(n33));
    defparam i1_4_lut_adj_73.INIT = "0xaaa2";
    (* lut_function="(A+(B+!(C+!(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i2_4_lut_adj_74 (.A(n33), 
            .B(n27), .C(rhd_index[3]), .D(n29), .Z(n20580));
    defparam i2_4_lut_adj_74.INIT = "0xefee";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i0 (.D(reset_counter_27__N_513[0]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[0]));
    defparam reset_counter_1605__i0.REGSET = "RESET";
    defparam reset_counter_1605__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D)))+!A (B))", lineinfo="@4(565[7],580[14])" *) LUT4 i1_4_lut_adj_75 (.A(\channel_array[0] [12]), 
            .B(n20847), .C(rhd_index[1]), .D(rhd_index[2]), .Z(n20849));
    defparam i1_4_lut_adj_75.INIT = "0xccc4";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i11_3_lut (.A(rhd_index[1]), 
            .B(rhd_index[0]), .C(rhd_done_config), .Z(n6_adj_2812));
    defparam i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))", lineinfo="@4(565[7],580[14])" *) LUT4 i11702_2_lut (.A(\channel_array[0] [12]), 
            .B(rhd_done_config), .Z(n22334));
    defparam i11702_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(565[7],580[14])" *) LUT4 i5095_2_lut (.A(rhd_index[1]), 
            .B(rhd_index[2]), .Z(n14456));
    defparam i5095_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 mux_257_Mux_8_i7_4_lut (.A(n22334), 
            .B(n6_adj_2812), .C(rhd_index[2]), .D(rhd_index[0]), .Z(n7));
    defparam mux_257_Mux_8_i7_4_lut.INIT = "0xcfca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 mux_257_Mux_8_i15_4_lut (.A(n7), 
            .B(rhd_index[0]), .C(n14456), .D(rhd_index[3]), .Z(n15));
    defparam mux_257_Mux_8_i15_4_lut.INIT = "0xccca";
    (* lut_function="(A (B (C+(D)))+!A (B+!(C+(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i5178_4_lut (.A(n20849), 
            .B(n12977), .C(rhd_index[3]), .D(rhd_index[4]), .Z(n62));
    defparam i5178_4_lut.INIT = "0xccc5";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@4(565[7],580[14])" *) LUT4 mux_257_Mux_8_i31_4_lut (.A(n15), 
            .B(n16450), .C(rhd_index[4]), .D(rhd_index[0]), .Z(n31));
    defparam mux_257_Mux_8_i31_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(565[7],580[14])" *) LUT4 mux_257_Mux_8_i63_3_lut (.A(n31), 
            .B(n62), .C(rhd_index[5]), .Z(n10133));
    defparam mux_257_Mux_8_i63_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C+!(D)))))", lineinfo="@4(565[7],580[14])" *) LUT4 i1_4_lut_adj_76 (.A(n22308), 
            .B(n20865), .C(n14159), .D(rhd_index[4]), .Z(n20856));
    defparam i1_4_lut_adj_76.INIT = "0x0322";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+(C (D)))))" *) LUT4 i12191_4_lut (.A(n14138), 
            .B(n20865), .C(n14154), .D(rhd_index[4]), .Z(n20867));
    defparam i12191_4_lut.INIT = "0x0311";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+(C (D)))))" *) LUT4 i12188_4_lut (.A(n22327), 
            .B(n20865), .C(n14149), .D(rhd_index[4]), .Z(n20869));
    defparam i12188_4_lut.INIT = "0x0311";
    (* lut_function="(!((B)+!A))", lineinfo="@4(565[7],580[14])" *) LUT4 i1_2_lut_adj_77 (.A(rhd_done_config), 
            .B(rhd_index[0]), .Z(n20847));
    defparam i1_2_lut_adj_77.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i11717_4_lut (.A(n3), 
            .B(rhd_index[3]), .C(n22340), .D(rhd_index[2]), .Z(n22325));
    defparam i11717_4_lut.INIT = "0x3022";
    (* lut_function="(A+(B))" *) LUT4 i11735_2_lut (.A(rhd_done_config), .B(rhd_index[3]), 
            .Z(n22326));
    defparam i11735_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A ((C)+!B)+!A ((C (D))+!B)))" *) LUT4 i1_4_lut_adj_78 (.A(stm32_state[2]), 
            .B(n17493), .C(stm32_state[3]), .D(n4), .Z(n13924));
    defparam i1_4_lut_adj_78.INIT = "0x0c4c";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_79 (.A(rhd_done_config), 
            .B(rhd_index[5]), .Z(n20865));
    defparam i1_2_lut_adj_79.INIT = "0xeeee";
    (* lse_init_val=0, lineinfo="@8(212[9],262[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(n14745), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_Controller_Mode_c_1));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@8(50[3],50[11])" *) OB LED1_OUT_pad (.I(VCC_net), .O(LED1_OUT));
    (* lineinfo="@8(51[3],51[11])" *) OB LED2_OUT_pad (.I(VCC_net), .O(LED2_OUT));
    (* lineinfo="@8(52[3],52[11])" *) OB LED3_OUT_pad (.I(VCC_net), .O(LED3_OUT));
    (* lineinfo="@8(53[3],53[11])" *) OB LED4_OUT_pad (.I(VCC_net), .O(LED4_OUT));
    (* lineinfo="@8(55[3],55[20])" *) OB \o_Controller_Mode_pad[3]  (.I(GND_net), 
            .O(o_Controller_Mode[3]));
    (* lineinfo="@8(55[3],55[20])" *) OB \o_Controller_Mode_pad[2]  (.I(GND_net), 
            .O(o_Controller_Mode[2]));
    (* lineinfo="@8(55[3],55[20])" *) OB \o_Controller_Mode_pad[1]  (.I(o_Controller_Mode_c_1), 
            .O(o_Controller_Mode[1]));
    (* lineinfo="@8(55[3],55[20])" *) OB \o_Controller_Mode_pad[0]  (.I(o_Controller_Mode_c_0), 
            .O(o_Controller_Mode[0]));
    (* lineinfo="@8(56[3],56[10])" *) OB o_reset_pad (.I(maxfan_replicated_net_999), 
            .O(o_reset));
    (* lineinfo="@8(24[9],24[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    (* lineinfo="@8(34[3],34[17])" *) IB i_RHD_SPI_MISO_pad (.I(i_RHD_SPI_MISO), 
            .O(i_RHD_SPI_MISO_c));
    (* lut_function="(!(A (B+!(C (D)))+!A (B+!(C+!(D)))))" *) LUT4 i12203_4_lut (.A(n14138), 
            .B(n20865), .C(n14215), .D(rhd_index[4]), .Z(n20868));
    defparam i12203_4_lut.INIT = "0x3011";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+(C (D)))))" *) LUT4 i12206_4_lut (.A(n22311), 
            .B(n20865), .C(n14216), .D(rhd_index[4]), .Z(n20870));
    defparam i12206_4_lut.INIT = "0x0311";
    (* lse_init_val=0, lineinfo="@8(212[9],262[16])" *) FD1P3XZ stop_counting_c (.D(n20612), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(stop_counting));
    defparam stop_counting_c.REGSET = "RESET";
    defparam stop_counting_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C (D))+!B (C+!(D)))))", lineinfo="@8(212[9],262[16])" *) LUT4 i5314_4_lut (.A(n16484), 
            .B(reset_counter[1]), .C(o_Controller_Mode_c_1), .D(n13_adj_2817), 
            .Z(n14745));
    defparam i5314_4_lut.INIT = "0x5011";
    (* lut_function="(A+(B))", lineinfo="@4(565[7],580[14])" *) LUT4 i3762_2_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .Z(n12930));
    defparam i3762_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C (D)))+!A (B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_80 (.A(n14138), 
            .B(n20865), .C(n14161), .D(rhd_index[4]), .Z(n20866));
    defparam i1_4_lut_adj_80.INIT = "0xcfee";
    (* lut_function="(!(A+!(B)))", lineinfo="@8(212[9],262[16])" *) LUT4 i1_2_lut_adj_81 (.A(maxfan_replicated_net_999), 
            .B(NUM_DATA[31]), .Z(NUM_DATA[31]));
    defparam i1_2_lut_adj_81.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_82 (.A(reset_counter[19]), 
            .B(reset_counter[22]), .Z(n12_adj_2818));
    defparam i1_2_lut_adj_82.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i11029_3_lut (.A(reset_counter[1]), 
            .B(reset_counter[5]), .C(reset_counter[4]), .Z(n21534));
    defparam i11029_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C (D))))", lineinfo="@8(69[9],69[22])" *) LUT4 i5_4_lut (.A(reset_counter[8]), 
            .B(reset_counter[16]), .C(reset_counter[14]), .D(reset_counter[18]), 
            .Z(n13));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@8(69[9],69[22])" *) LUT4 i7_4_lut (.A(n13), 
            .B(reset_counter[21]), .C(n21534), .D(reset_counter[12]), 
            .Z(n20826));
    defparam i7_4_lut.INIT = "0x0800";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10995_4_lut (.A(reset_counter[18]), 
            .B(reset_counter[14]), .C(reset_counter[16]), .D(reset_counter[8]), 
            .Z(n21500));
    defparam i10995_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i2_4_lut_adj_83 (.A(reset_counter[1]), 
            .B(reset_counter[21]), .C(n21500), .D(reset_counter[12]), 
            .Z(n6));
    defparam i2_4_lut_adj_83.INIT = "0x0002";
    (* lut_function="(A (B))" *) LUT4 i11687_2_lut (.A(reset_counter[4]), 
            .B(reset_counter[5]), .Z(n22302));
    defparam i11687_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i37_4_lut (.A(n22302), 
            .B(n20826), .C(reset_counter[25]), .D(n6), .Z(n26));
    defparam i37_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i4_4_lut (.A(reset_counter[0]), 
            .B(n20873), .C(n26), .D(n16460), .Z(n13_adj_2817));
    defparam i4_4_lut.INIT = "0xffef";
    (* lut_function="(A+(B))" *) LUT4 i6967_2_lut (.A(reset_counter[2]), .B(reset_counter[3]), 
            .Z(n16460));
    defparam i6967_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@8(259[22],259[35])" *) LUT4 i6_4_lut (.A(reset_counter[9]), 
            .B(reset_counter[7]), .C(reset_counter[26]), .D(reset_counter[20]), 
            .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@8(259[22],259[35])" *) LUT4 i7_4_lut_adj_84 (.A(reset_counter[10]), 
            .B(reset_counter[11]), .C(reset_counter[6]), .D(reset_counter[23]), 
            .Z(n17_adj_2816));
    defparam i7_4_lut_adj_84.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@8(259[22],259[35])" *) LUT4 i9_4_lut (.A(n17_adj_2816), 
            .B(reset_counter[15]), .C(n16), .D(reset_counter[17]), .Z(n8));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@8(259[22],259[35])" *) LUT4 i4_4_lut_adj_85 (.A(n8), 
            .B(reset_counter[24]), .C(reset_counter[27]), .D(n6_adj_2814), 
            .Z(n20873));
    defparam i4_4_lut_adj_85.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut_adj_86 (.A(reset_counter[18]), 
            .B(reset_counter[14]), .C(reset_counter[21]), .D(reset_counter[16]), 
            .Z(n12));
    defparam i5_4_lut_adj_86.INIT = "0xfffe";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C))+!A (B (C (D))+!B !(C+!(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i4858_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n14149));
    defparam i4858_4_lut.INIT = "0xc30a";
    (* lut_function="(A+(B))", lineinfo="@8(259[22],259[35])" *) LUT4 i1_2_lut_adj_87 (.A(reset_counter[5]), 
            .B(n20873), .Z(n20874));
    defparam i1_2_lut_adj_87.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_88 (.A(reset_counter[12]), 
            .B(n12), .C(reset_counter[8]), .D(reset_counter[25]), .Z(n20247));
    defparam i6_4_lut_adj_88.INIT = "0xfffe";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C))))" *) LUT4 i12200_4_lut (.A(n16460), 
            .B(n20247), .C(n20874), .D(reset_counter[4]), .Z(n16484));
    defparam i12200_4_lut.INIT = "0x0103";
    (* lut_function="((B)+!A)" *) LUT4 i12219_2_lut (.A(n13_adj_2817), .B(n16484), 
            .Z(n19652));
    defparam i12219_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i10913_4_lut (.A(rhd_index[1]), 
            .B(rhd_index[0]), .C(rhd_done_config), .D(rhd_index[2]), .Z(n12977));
    defparam i10913_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C+(D)))+!A (B (C (D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i4925_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[2]), .C(rhd_index[3]), .D(rhd_index[1]), .Z(n14216));
    defparam i4925_4_lut.INIT = "0xc00a";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@8(182[3],204[10])" *) LUT4 i_RHD_SPI_MISO_c_I_0_4_lut (.A(int_RHD_SPI_MISO), 
            .B(i_RHD_SPI_MISO_c), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(int_RHD_SPI_MISO));
    defparam i_RHD_SPI_MISO_c_I_0_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@8(182[3],204[10])" *) LUT4 i_STM32_SPI_MISO_c_I_0_4_lut (.A(i_STM32_SPI_MISO_c), 
            .B(i_RHD_SPI_MISO_c), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(i_STM32_SPI_MISO_c));
    defparam i_STM32_SPI_MISO_c_I_0_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@8(182[3],204[10])" *) LUT4 int_RHD_SPI_CS_n_I_0_4_lut (.A(int_RHD_SPI_CS_n), 
            .B(o_RHD_SPI_CS_n_c_N_2543), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(o_RHD_SPI_CS_n_c));
    defparam int_RHD_SPI_CS_n_I_0_4_lut.INIT = "0xacaa";
    (* lut_function="(A+(B+!(C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i1_2_lut_3_lut (.A(n14204), 
            .B(rhd_index[3]), .C(\channel_array[0] [15]), .Z(n17));
    defparam i1_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@8(182[3],204[10])" *) LUT4 int_RHD_SPI_MOSI_I_0_4_lut (.A(int_RHD_SPI_MOSI), 
            .B(o_RHD_SPI_MOSI_c_N_2539), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(o_RHD_SPI_MOSI_c));
    defparam int_RHD_SPI_MOSI_I_0_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@8(182[3],204[10])" *) LUT4 int_RHD_SPI_Clk_I_0_4_lut (.A(int_RHD_SPI_Clk), 
            .B(o_RHD_SPI_Clk_c_N_2541), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(o_RHD_SPI_Clk_c));
    defparam int_RHD_SPI_Clk_I_0_4_lut.INIT = "0xacaa";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)+!C !(D)))+!A (B (C (D))+!B !(C))))", lineinfo="@4(565[7],580[14])" *) LUT4 i4927_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[3]), .C(rhd_index[1]), .D(rhd_index[2]), .Z(n14218));
    defparam i4927_4_lut.INIT = "0x3cde";
    (* lut_function="(A (B (C (D))+!B !(C (D)))+!A (B (C (D))+!B !(C+!(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i4863_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[3]), .C(rhd_index[2]), .D(rhd_index[1]), .Z(n14154));
    defparam i4863_4_lut.INIT = "0xc322";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C))+!A (B (C (D))+!B !(C+(D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i4868_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n14159));
    defparam i4868_4_lut.INIT = "0xc20b";
    (* lut_function="(!(A (B (C (D))+!B !(C+!(D)))+!A (B (C (D)+!C !(D)))))", lineinfo="@4(565[7],580[14])" *) LUT4 i4924_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n14215));
    defparam i4924_4_lut.INIT = "0x3dfb";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23650_bdd_4_lut (.A(n23650), 
            .B(rhd_done_config), .C(n22315), .D(rhd_index[4]), .Z(n23653));
    defparam n23650_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A))", lineinfo="@8(212[9],262[16])" *) LUT4 i6072_1_lut (.A(stop_counting), 
            .Z(n15533));
    defparam i6072_1_lut.INIT = "0x5555";
    (* lut_function="(A+!(B))", lineinfo="@8(212[9],262[16])" *) LUT4 i12099_2_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(int_RHD_SPI_MISO_N_2552));
    defparam i12099_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \rhd_index[4]_bdd_4_lut  (.A(rhd_index[4]), 
            .B(n46), .C(n22317), .D(rhd_index[5]), .Z(n24124));
    defparam \rhd_index[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24124_bdd_4_lut (.A(n24124), 
            .B(n22326), .C(n22325), .D(rhd_index[5]), .Z(n24127));
    defparam n24124_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i5176_2_lut_3_lut (.A(rhd_index[2]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .Z(n14161));
    defparam i5176_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (D))", lineinfo="@4(565[7],580[14])" *) LUT4 i11695_3_lut_4_lut (.A(rhd_index[2]), 
            .B(rhd_index[1]), .C(rhd_index[0]), .D(rhd_done_config), .Z(n22306));
    defparam i11695_3_lut_4_lut.INIT = "0xff80";
    (* lineinfo="@8(212[9],262[16])" *) FD1P3XZ w_reset (.D(n16484), .SP(VCC_net), 
            .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_c));
    defparam w_reset.REGSET = "RESET";
    defparam w_reset.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+!(C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i11736_2_lut_3_lut (.A(rhd_index[2]), 
            .B(rhd_index[0]), .C(rhd_index[3]), .Z(n22327));
    defparam i11736_2_lut_3_lut.INIT = "0xefef";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i1 (.D(reset_counter_27__N_513[1]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[1]));
    defparam reset_counter_1605__i1.REGSET = "RESET";
    defparam reset_counter_1605__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[27]), .D0(n19148), .CI0(n19148), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26124), .CI1(n26124), 
            .CO0(n26124), .S0(reset_counter_27__N_513[27]));
    defparam reset_counter_1605_add_4_29.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[25]), .D0(n19146), .CI0(n19146), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[26]), .D1(n26121), 
            .CI1(n26121), .CO0(n26121), .CO1(n19148), .S0(reset_counter_27__N_513[25]), 
            .S1(reset_counter_27__N_513[26]));
    defparam reset_counter_1605_add_4_27.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[23]), .D0(n19144), .CI0(n19144), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[24]), .D1(n26118), 
            .CI1(n26118), .CO0(n26118), .CO1(n19146), .S0(reset_counter_27__N_513[23]), 
            .S1(reset_counter_27__N_513[24]));
    defparam reset_counter_1605_add_4_25.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[21]), .D0(n19142), .CI0(n19142), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[22]), .D1(n26115), 
            .CI1(n26115), .CO0(n26115), .CO1(n19144), .S0(reset_counter_27__N_513[21]), 
            .S1(reset_counter_27__N_513[22]));
    defparam reset_counter_1605_add_4_23.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[19]), .D0(n19140), .CI0(n19140), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[20]), .D1(n26112), 
            .CI1(n26112), .CO0(n26112), .CO1(n19142), .S0(reset_counter_27__N_513[19]), 
            .S1(reset_counter_27__N_513[20]));
    defparam reset_counter_1605_add_4_21.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[17]), .D0(n19138), .CI0(n19138), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[18]), .D1(n26109), 
            .CI1(n26109), .CO0(n26109), .CO1(n19140), .S0(reset_counter_27__N_513[17]), 
            .S1(reset_counter_27__N_513[18]));
    defparam reset_counter_1605_add_4_19.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[15]), .D0(n19136), .CI0(n19136), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[16]), .D1(n26106), 
            .CI1(n26106), .CO0(n26106), .CO1(n19138), .S0(reset_counter_27__N_513[15]), 
            .S1(reset_counter_27__N_513[16]));
    defparam reset_counter_1605_add_4_17.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[13]), .D0(n19134), .CI0(n19134), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[14]), .D1(n26103), 
            .CI1(n26103), .CO0(n26103), .CO1(n19136), .S0(reset_counter_27__N_513[13]), 
            .S1(reset_counter_27__N_513[14]));
    defparam reset_counter_1605_add_4_15.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[11]), .D0(n19132), .CI0(n19132), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[12]), .D1(n26100), 
            .CI1(n26100), .CO0(n26100), .CO1(n19134), .S0(reset_counter_27__N_513[11]), 
            .S1(reset_counter_27__N_513[12]));
    defparam reset_counter_1605_add_4_13.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[9]), .D0(n19130), .CI0(n19130), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[10]), .D1(n26097), 
            .CI1(n26097), .CO0(n26097), .CO1(n19132), .S0(reset_counter_27__N_513[9]), 
            .S1(reset_counter_27__N_513[10]));
    defparam reset_counter_1605_add_4_11.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[7]), .D0(n19128), .CI0(n19128), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[8]), .D1(n26094), 
            .CI1(n26094), .CO0(n26094), .CO1(n19130), .S0(reset_counter_27__N_513[7]), 
            .S1(reset_counter_27__N_513[8]));
    defparam reset_counter_1605_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[5]), .D0(n19126), .CI0(n19126), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[6]), .D1(n26091), 
            .CI1(n26091), .CO0(n26091), .CO1(n19128), .S0(reset_counter_27__N_513[5]), 
            .S1(reset_counter_27__N_513[6]));
    defparam reset_counter_1605_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@4(565[7],580[14])" *) LUT4 i11703_2_lut_3_lut_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[2]), .D(\channel_array[0] [12]), 
            .Z(n22343));
    defparam i11703_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@4(565[7],580[14])" *) LUT4 i11727_2_lut_4_lut (.A(n14204), 
            .B(rhd_index[3]), .C(rhd_index[4]), .D(\channel_array[0] [13]), 
            .Z(n22349));
    defparam i11727_2_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@4(565[7],580[14])" *) LUT4 i11726_2_lut_4_lut (.A(n14204), 
            .B(rhd_index[3]), .C(rhd_index[4]), .D(\channel_array[0] [14]), 
            .Z(n22354));
    defparam i11726_2_lut_4_lut.INIT = "0x0100";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[3]), .D0(n19124), .CI0(n19124), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[4]), .D1(n26088), 
            .CI1(n26088), .CO0(n26088), .CO1(n19126), .S0(reset_counter_27__N_513[3]), 
            .S1(reset_counter_27__N_513[4]));
    defparam reset_counter_1605_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[1]), .D0(n19122), .CI0(n19122), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[2]), .D1(n26085), 
            .CI1(n26085), .CO0(n26085), .CO1(n19124), .S0(reset_counter_27__N_513[1]), 
            .S1(reset_counter_27__N_513[2]));
    defparam reset_counter_1605_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@8(259[22],259[35])" *) FA2 reset_counter_1605_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n15533), .C1(reset_counter[0]), 
            .D1(n25872), .CI1(n25872), .CO0(n25872), .CO1(n19122), .S1(reset_counter_27__N_513[0]));
    defparam reset_counter_1605_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_1605_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11001_4_lut (.A(n8), .B(reset_counter[24]), 
            .C(n12_adj_2818), .D(reset_counter[27]), .Z(n21506));
    defparam i11001_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@8(69[9],69[22])" *) LUT4 i1_2_lut_adj_89 (.A(reset_counter[25]), 
            .B(n20826), .Z(n4_adj_2819));
    defparam i1_2_lut_adj_89.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10999_4_lut (.A(reset_counter[0]), 
            .B(reset_counter[3]), .C(reset_counter[2]), .D(reset_counter[13]), 
            .Z(n21504));
    defparam i10999_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B+((D)+!C)))", lineinfo="@8(69[9],69[22])" *) LUT4 i1_4_lut_adj_90 (.A(stop_counting), 
            .B(n21504), .C(n4_adj_2819), .D(n21506), .Z(n20612));
    defparam i1_4_lut_adj_90.INIT = "0xaaba";
    (* lse_init_val=0, lineinfo="@8(212[9],262[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(reset_counter[1]), 
            .SP(n19652), .CK(pll_clk_int), .SR(n16484), .Q(o_Controller_Mode_c_0));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))", lineinfo="@4(565[7],580[14])" *) LUT4 i3786_2_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .Z(n12954));
    defparam i3786_2_lut.INIT = "0xbbbb";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i2 (.D(reset_counter_27__N_513[2]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[2]));
    defparam reset_counter_1605__i2.REGSET = "RESET";
    defparam reset_counter_1605__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i3 (.D(reset_counter_27__N_513[3]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[3]));
    defparam reset_counter_1605__i3.REGSET = "RESET";
    defparam reset_counter_1605__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i4 (.D(reset_counter_27__N_513[4]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[4]));
    defparam reset_counter_1605__i4.REGSET = "RESET";
    defparam reset_counter_1605__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i5 (.D(reset_counter_27__N_513[5]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[5]));
    defparam reset_counter_1605__i5.REGSET = "RESET";
    defparam reset_counter_1605__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i6 (.D(reset_counter_27__N_513[6]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[6]));
    defparam reset_counter_1605__i6.REGSET = "RESET";
    defparam reset_counter_1605__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i7 (.D(reset_counter_27__N_513[7]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[7]));
    defparam reset_counter_1605__i7.REGSET = "RESET";
    defparam reset_counter_1605__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i8 (.D(reset_counter_27__N_513[8]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[8]));
    defparam reset_counter_1605__i8.REGSET = "RESET";
    defparam reset_counter_1605__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i9 (.D(reset_counter_27__N_513[9]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[9]));
    defparam reset_counter_1605__i9.REGSET = "RESET";
    defparam reset_counter_1605__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i10 (.D(reset_counter_27__N_513[10]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[10]));
    defparam reset_counter_1605__i10.REGSET = "RESET";
    defparam reset_counter_1605__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i11 (.D(reset_counter_27__N_513[11]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[11]));
    defparam reset_counter_1605__i11.REGSET = "RESET";
    defparam reset_counter_1605__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i12 (.D(reset_counter_27__N_513[12]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[12]));
    defparam reset_counter_1605__i12.REGSET = "RESET";
    defparam reset_counter_1605__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i13 (.D(reset_counter_27__N_513[13]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[13]));
    defparam reset_counter_1605__i13.REGSET = "RESET";
    defparam reset_counter_1605__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i14 (.D(reset_counter_27__N_513[14]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[14]));
    defparam reset_counter_1605__i14.REGSET = "RESET";
    defparam reset_counter_1605__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i15 (.D(reset_counter_27__N_513[15]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[15]));
    defparam reset_counter_1605__i15.REGSET = "RESET";
    defparam reset_counter_1605__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i16 (.D(reset_counter_27__N_513[16]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[16]));
    defparam reset_counter_1605__i16.REGSET = "RESET";
    defparam reset_counter_1605__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i17 (.D(reset_counter_27__N_513[17]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[17]));
    defparam reset_counter_1605__i17.REGSET = "RESET";
    defparam reset_counter_1605__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i18 (.D(reset_counter_27__N_513[18]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[18]));
    defparam reset_counter_1605__i18.REGSET = "RESET";
    defparam reset_counter_1605__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i19 (.D(reset_counter_27__N_513[19]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[19]));
    defparam reset_counter_1605__i19.REGSET = "RESET";
    defparam reset_counter_1605__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i20 (.D(reset_counter_27__N_513[20]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[20]));
    defparam reset_counter_1605__i20.REGSET = "RESET";
    defparam reset_counter_1605__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i21 (.D(reset_counter_27__N_513[21]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[21]));
    defparam reset_counter_1605__i21.REGSET = "RESET";
    defparam reset_counter_1605__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i22 (.D(reset_counter_27__N_513[22]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[22]));
    defparam reset_counter_1605__i22.REGSET = "RESET";
    defparam reset_counter_1605__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i23 (.D(reset_counter_27__N_513[23]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[23]));
    defparam reset_counter_1605__i23.REGSET = "RESET";
    defparam reset_counter_1605__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i24 (.D(reset_counter_27__N_513[24]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[24]));
    defparam reset_counter_1605__i24.REGSET = "RESET";
    defparam reset_counter_1605__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i25 (.D(reset_counter_27__N_513[25]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[25]));
    defparam reset_counter_1605__i25.REGSET = "RESET";
    defparam reset_counter_1605__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i26 (.D(reset_counter_27__N_513[26]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[26]));
    defparam reset_counter_1605__i26.REGSET = "RESET";
    defparam reset_counter_1605__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(259[22],259[35])" *) FD1P3XZ reset_counter_1605__i27 (.D(reset_counter_27__N_513[27]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[27]));
    defparam reset_counter_1605__i27.REGSET = "RESET";
    defparam reset_counter_1605__i27.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@8(212[9],262[16])" *) FD1P3XZ w_reset_rep_221 (.D(n16484), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_1492));
    defparam w_reset_rep_221.REGSET = "RESET";
    defparam w_reset_rep_221.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(565[7],580[14])" *) LUT4 i2_4_lut_adj_91 (.A(rhd_index[2]), 
            .B(rhd_index[5]), .C(n12954), .D(rhd_index[3]), .Z(n20841));
    defparam i2_4_lut_adj_91.INIT = "0x0200";
    (* lut_function="(!(A (B+(C))+!A (B (D))))", lineinfo="@4(565[7],580[14])" *) LUT4 i12185_4_lut (.A(rhd_index[4]), 
            .B(rhd_done_config), .C(n20841), .D(n17), .Z(n12_adj_2815));
    defparam i12185_4_lut.INIT = "0x1357";
    (* lut_function="(A+(B+(C)))", lineinfo="@8(259[22],259[35])" *) LUT4 i1_2_lut_3_lut_adj_92 (.A(reset_counter[13]), 
            .B(reset_counter[19]), .C(reset_counter[22]), .Z(n6_adj_2814));
    defparam i1_2_lut_3_lut_adj_92.INIT = "0xfefe";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))", lineinfo="@4(565[7],580[14])" *) LUT4 mux_257_Mux_14_i31_4_lut (.A(n22351), 
            .B(n16450), .C(rhd_index[4]), .D(rhd_index[3]), .Z(n31_adj_2813));
    defparam mux_257_Mux_14_i31_4_lut.INIT = "0xc0ca";
    (* lut_function="(A+(B+!(C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i4847_2_lut_3_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .Z(n14138));
    defparam i4847_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A (((D)+!C)+!B)+!A (B+!(C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i11697_4_lut_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n22311));
    defparam i11697_4_lut_4_lut.INIT = "0xef6f";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(rhd_done_config), 
            .B(rhd_index[5]), .C(n14218), .D(rhd_index[4]), .Z(n20857));
    defparam i2_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i4913_2_lut_3_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[2]), .Z(n14204));
    defparam i4913_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (D))" *) LUT4 i11719_2_lut_4_lut (.A(rhd_index[2]), 
            .B(rhd_index[0]), .C(rhd_index[1]), .D(rhd_done_config), .Z(n22317));
    defparam i11719_2_lut_4_lut.INIT = "0xffa8";
    (* lut_function="(A (B+(C)))", lineinfo="@4(565[7],580[14])" *) LUT4 i3853_2_lut_3_lut (.A(rhd_index[2]), 
            .B(rhd_index[0]), .C(rhd_index[1]), .Z(n13022));
    defparam i3853_2_lut_3_lut.INIT = "0xa8a8";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@4(565[7],580[14])" *) LUT4 i6529_3_lut_4_lut (.A(\channel_array[0] [12]), 
            .B(rhd_index[1]), .C(rhd_done_config), .D(rhd_index[0]), .Z(n3));
    defparam i6529_3_lut_4_lut.INIT = "0x0020";
    (* lineinfo="@8(133[23],133[58])" *) \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=64,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=64) Controller_inst (rhd_done_config, 
            pll_clk_int, o_reset_c, maxfan_replicated_net_999, RGB0_OUT_c, 
            stm32_state[2], n20857, n17493, n13924, maxfan_replicated_net_1492, 
            stm32_state[3], n4, RGB2_OUT_c, Open_0, Open_1, Open_2, 
            Open_3, Open_4, Open_5, Open_6, Open_7, Open_8, Open_9, 
            Open_10, Open_11, Open_12, Open_13, Open_14, Open_15, 
            Open_16, Open_17, Open_18, Open_19, Open_20, Open_21, 
            Open_22, Open_23, Open_24, Open_25, Open_26, Open_27, 
            Open_28, Open_29, Open_30, rhd_index[0], \channel_array[0] [12], 
            n45, \channel_array[0] [15], \channel_array[0] [14], \channel_array[0] [11], 
            \channel_array[0] [13], GND_net, n20866, n20870, n20868, 
            rhd_index[5], rhd_index[4], NUM_DATA[31], VCC_net, o_Controller_Mode_c_1, 
            o_Controller_Mode_c_0, int_RHD_SPI_MISO_N_2552, n22337, n23653, 
            n14204, n22351, rhd_index[2], n38, n22306, rhd_index[3], 
            n23650, n22349, n22315, n22354, n31_adj_2813, n13022, 
            n22343, n46, n22324, n3, n14220, n20869, n20867, n20856, 
            n10133, n20580, n16204, n24127, n12_adj_2815, rhd_index[1], 
            n22340, n16450, int_STM32_SPI_CS_n, int_STM32_SPI_MOSI, 
            int_STM32_SPI_Clk, int_RHD_SPI_CS_n, int_RHD_SPI_MISO, int_RHD_SPI_Clk, 
            int_RHD_SPI_MOSI);
    (* lut_function="(!(A (B+((D)+!C))+!A (((D)+!C)+!B)))", lineinfo="@4(565[7],580[14])" *) LUT4 i11692_3_lut_4_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(rhd_index[3]), .D(rhd_index[2]), .Z(n22308));
    defparam i11692_3_lut_4_lut.INIT = "0x0060";
    (* maxfan_replicated_inst=1, lineinfo="@8(212[9],262[16])" *) FD1P3XZ w_reset_rep_220 (.D(n16484), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_999));
    defparam w_reset_rep_220.REGSET = "RESET";
    defparam w_reset_rep_220.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(565[7],580[14])" *) LUT4 i11714_3_lut_4_lut (.A(rhd_done_config), 
            .B(rhd_index[0]), .C(rhd_index[2]), .D(\channel_array[0] [12]), 
            .Z(n22313));
    defparam i11714_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@4(565[7],580[14])" *) LUT4 i11716_2_lut_3_lut (.A(rhd_index[0]), 
            .B(rhd_index[1]), .C(\channel_array[0] [12]), .Z(n22324));
    defparam i11716_2_lut_3_lut.INIT = "0x1010";
    
endmodule

//
// Verilog Description of module CLK_48MHz
//

module CLK_48MHz (input GND_net, input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(24[9],24[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    (* lineinfo="@0(35[41],48[26])" *) \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            i_clk_c, VCC_net, pll_clk_int);
    
endmodule

//
// Verilog Description of module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="63",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(24[9],24[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@0(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(i_clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(pll_clk_int));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=64,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=64) 
//

module \Controller_RHD_Sampling(stm32_clks_per_half_bit=2,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=64,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=2,rhd_cs_inactive_clks=64) (output rhd_done_config, 
            input pll_clk_int, input o_reset_c, input maxfan_replicated_net_999, 
            output RGB0_OUT_c, output \stm32_state[2] , input n20857, 
            output n17493, input n13924, input maxfan_replicated_net_1492, 
            output \stm32_state[3] , output n4, output RGB2_OUT_c, output \rhd_index[31] , 
            output \rhd_index[30] , output \rhd_index[29] , output \rhd_index[28] , 
            output \rhd_index[27] , output \rhd_index[26] , output \rhd_index[25] , 
            output \rhd_index[24] , output \rhd_index[23] , output \rhd_index[22] , 
            output \rhd_index[21] , output \rhd_index[20] , output \rhd_index[19] , 
            output \rhd_index[18] , output \rhd_index[17] , output \rhd_index[16] , 
            output \rhd_index[15] , output \rhd_index[14] , output \rhd_index[13] , 
            output \rhd_index[12] , output \rhd_index[11] , output \rhd_index[10] , 
            output \rhd_index[9] , output \rhd_index[8] , output \rhd_index[7] , 
            output \rhd_index[6] , output \rhd_index[5] , output \rhd_index[4] , 
            output \rhd_index[3] , output \rhd_index[2] , output \rhd_index[1] , 
            output \rhd_index[0] , output \channel_array[0][12] , input n45, 
            output \channel_array[0][15] , output \channel_array[0][14] , 
            output \channel_array[0][11] , output \channel_array[0][13] , 
            input GND_net, input n20866, input n20870, input n20868, 
            output \rhd_index[5]_2 , output \rhd_index[4]_2 , input \NUM_DATA[31] , 
            input VCC_net, input o_Controller_Mode_c_1, input o_Controller_Mode_c_0, 
            input int_RHD_SPI_MISO_N_2552, input n22337, input n23653, 
            input n14204, output n22351, output \rhd_index[2]_2 , output n38, 
            input n22306, output \rhd_index[3]_2 , output n23650, input n22349, 
            output n22315, input n22354, input n31, input n13022, input n22343, 
            output n46, input n22324, input n3, output n14220, input n20869, 
            input n20867, input n20856, input n10133, input n20580, 
            input n16204, input n24127, input n12, output \rhd_index[1]_2 , 
            output n22340, output n16450, output int_STM32_SPI_CS_n, output int_STM32_SPI_MOSI, 
            output int_STM32_SPI_Clk, output int_RHD_SPI_CS_n, input int_RHD_SPI_MISO, 
            output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI);
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    wire n20858, n10214;
    wire [31:0]n133;
    
    wire n10235;
    wire [31:0]n167;
    (* lineinfo="@4(141[9],141[19])" *) wire [31:0]int_FIFO_Q;
    
    wire n10220;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[1] ;
    
    wire n10198;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[9] ;
    
    wire n13700, n3065, n10176;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[8] ;
    
    wire n10228;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[2] ;
    
    wire n13885;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[3] ;
    
    wire n10152;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[4] ;
    (* lineinfo="@4(186[9],186[20])" *) wire [1:0]alt_counter;
    wire [1:0]n17_2;
    
    wire n10158;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[5] ;
    
    wire n10166;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[6] ;
    wire [15:0]n1919;
    
    wire n5;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[7] ;
    
    wire n10204;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[10] ;
    
    wire n13886;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[11] ;
    
    wire n13887;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[12] ;
    
    wire n13888;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[13] ;
    
    wire n13889;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[14] ;
    
    wire n13890;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[15] ;
    
    wire n13891;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[16] ;
    
    wire n13892;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[17] ;
    
    wire n13893;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[18] ;
    
    wire n13894;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[19] ;
    
    wire n13895;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[20] ;
    
    wire n13896;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[21] ;
    
    wire n13897;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[22] ;
    
    wire n13898;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[23] ;
    
    wire n13899;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[24] ;
    
    wire n13900;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[25] ;
    
    wire n13901;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[26] ;
    
    wire n13902;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[27] ;
    
    wire n13903;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[28] ;
    
    wire n13904;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[29] ;
    
    wire n13905;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[30] ;
    
    wire n10182;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[31] ;
    (* lineinfo="@4(175[9],175[20])" *) wire [511:0]temp_buffer;
    
    wire n10218;
    (* lineinfo="@4(162[9],162[26])" *) wire [511:0]int_STM32_TX_Byte;
    
    wire n10192, n12742, n16402, n13913;
    (* lineinfo="@4(171[9],171[20])" *) wire [31:0]stm32_state;
    
    wire n16264, n12848, n169, n19658, int_STM32_TX_DV;
    (* lineinfo="@4(138[9],138[23])" *) wire [7:0]int_FIFO_COUNT;
    wire [31:0]n167_adj_2807;
    
    wire n4_c, n16400, n12_c, int_FIFO_RE, n6, n4_adj_2597;
    (* lineinfo="@4(151[9],151[24])" *) wire [15:0]int_RHD_TX_Byte;
    
    wire n8, n20574;
    (* lineinfo="@4(184[9],184[18])" *) wire [31:0]rhd_state;
    
    wire n10, n20364, n12_adj_2598, n18, n19_adj_2599, n14, n16;
    (* lineinfo="@4(429[11],429[21])" *) wire [15:0]\temp_array[0] ;
    
    wire n20168, n21425, int_RHD_TX_DV, n23, n35, n31_c, n47, 
        n21456, n1221, n9, n1563;
    wire [3:0]n2606;
    
    wire n13663, n115, n1213, n22318, n26, int_RHD_TX_Ready, n14704, 
        n16093, n45_c, n39, n49, n55, n21460, n5_adj_2601, n5_adj_2602;
    (* lineinfo="@4(364[9],364[25])" *) wire [31:0]full_cycle_count;
    wire [6:0]n33_2;
    (* lineinfo="@4(187[11],187[32])" *) wire [6:0]data_array_send_count;
    wire [31:0]n167_adj_2808;
    
    wire n4_adj_2604;
    wire [31:0]n167_adj_2809;
    
    wire n4_adj_2606;
    (* lineinfo="@4(168[9],168[22])" *) wire [31:0]stm32_counter;
    
    wire n17, n33, n29, n41, n21458, n21, n53, n37, n37_adj_2607, 
        n19_adj_2608, n43, n27, n57, n21450, n13967, n46_c, n51, 
        n25, n59, n61, n21452, n14_adj_2609, n17488, n179, n10216, 
        n14739, n14740, n14747, n14746, n14742, n14741, n19119, 
        n26082;
    wire [31:0]n133_adj_2810;
    
    wire n41_adj_2611, n6_adj_2612, n5_adj_2613, n16482, n4_adj_2614;
    (* lineinfo="@4(183[9],183[18])" *) wire [31:0]rhd_index;
    
    wire n42;
    (* lineinfo="@4(173[9],173[17])" *) wire [31:0]NUM_DATA;
    
    wire n40_adj_2615, n41_adj_2616, n39_adj_2617, n38_c, n43_adj_2618, 
        n48, n47_adj_2619, n20844, n20845, n10179, n18_adj_2620, 
        n30, n28, n29_adj_2621, n27_adj_2622, n20164, n8_adj_2623, 
        n6_adj_2624, n5_adj_2625, n20244, n20201, n22303, n22304;
    wire [31:0]n133_adj_2811;
    
    wire n4_adj_2630, n6_adj_2631, n8_adj_2632, n10_adj_2633, n12_adj_2634, 
        n14_adj_2635, n16_adj_2636, n18_adj_2637, n20, n22, n24, 
        n18933, n25812, n26_adj_2638, n28_adj_2639, n30_adj_2640, 
        n32, n18925, n25800, n18927, n34, n36, n38_adj_2641, n40_adj_2642, 
        n42_adj_2643, n44, n46_adj_2644, n18923, n25797, n48_adj_2645, 
        n50, n52, n18909, n25776, n18911, n54, n56, n18907, 
        n25773, n58, n60, n62, n18921, n25794, n8_adj_2741, n13763, 
        n8_adj_2748, n13616, n8_adj_2749, n13759, n8_adj_2764, n8_adj_2765, 
        n8_adj_2766, n19039, n25968, n19041, n13755, n19117, n26079, 
        n20796, n20242, n6_adj_2779, n20802, n20822, n15993, n2920, 
        n4_adj_2784, n19115, n26076, n13694, n171_adj_2785, n75, 
        n19113, n26073, n19111, n26070, n19037, n25965, n19035, 
        n25962;
    wire [15:0]n10125;
    
    wire n19109, n26067, n19107, n26064, n19033, n25959, n19031, 
        n25956, n19105, n26061, n18905, n25770, n19029, n25953, 
        n19103, n26058, n31_adj_2787, n22344, n19101, n26055, n19027, 
        n25950, n19099, n26052, n2, n13732, n14736, init_FIFO_Read, 
        n19097, n26049, n52_adj_2791, n50_adj_2792, n51_adj_2793, 
        n19095, n26046, n49_adj_2794, n46_adj_2795, n48_adj_2796, 
        n47_adj_2797, n58_adj_2798, n53_adj_2799, n19093, n26043, 
        n19091, n26040, n19025, n25947, n19023, n25944, n18919, 
        n25791, n19089, n26037, n25869, n19021, n25941, n19019, 
        n25938, n19086, n26034, n19017, n25935, n19084, n26031, 
        n19082, n26028, n19015, n25932, n19080, n26025, n18903, 
        n25767, n19078, n26022, n19076, n26019, n19074, n26016, 
        n19072, n26013, n25860, n18917, n25788, n19070, n26010, 
        n19068, n26007, n19066, n26004, n19064, n26001, n19062, 
        n25998, n19060, n25995, n19058, n25992, n19056, n25989, 
        n25866, n19052, n25986, n19050, n25983, n19048, n25980, 
        n18929, n25806, n18931, n25863, n18915, n25785, n19045, 
        n25977, n19043, n25974, n18913, n25782, n25971, n5_adj_2806, 
        n25779, n25803, n25764, o_RHD_RX_DV, n3074, n25809, VCC_net_2, 
        GND_net_2;
    
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(rhd_done_config), .B(n20858), 
            .Z(n10214));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6596_2_lut (.A(n133[0]), 
            .B(n10235), .Z(n167[0]));
    defparam i6596_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [3]));
    defparam \temp_array[9]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [2]));
    defparam \temp_array[9]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [1]));
    defparam \temp_array[9]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [15]));
    defparam \temp_array[8]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i15 .SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@4(607[7],662[14])" *) LUT4 i1_2_lut_adj_23 (.A(n10235), 
            .B(n13700), .Z(n3065));
    defparam i1_2_lut_adj_23.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [0]));
    defparam \temp_array[2]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [0]));
    defparam \temp_array[3]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [0]));
    defparam \temp_array[4]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [0]));
    defparam \temp_array[5]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@4(632[27],632[38])" *) LUT4 i9130_1_lut (.A(alt_counter[0]), 
            .Z(n17_2[0]));
    defparam i9130_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [0]));
    defparam \temp_array[6]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i0  (.D(n1919[0]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [0]));
    defparam \temp_array[7]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [0]));
    defparam \temp_array[8]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [0]));
    defparam \temp_array[9]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [0]));
    defparam \temp_array[10]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [0]));
    defparam \temp_array[11]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [0]));
    defparam \temp_array[12]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [0]));
    defparam \temp_array[13]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [0]));
    defparam \temp_array[14]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [0]));
    defparam \temp_array[15]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [0]));
    defparam \temp_array[16]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [0]));
    defparam \temp_array[17]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [0]));
    defparam \temp_array[18]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [0]));
    defparam \temp_array[19]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [0]));
    defparam \temp_array[20]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [0]));
    defparam \temp_array[21]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [0]));
    defparam \temp_array[22]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [0]));
    defparam \temp_array[23]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [0]));
    defparam \temp_array[24]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [0]));
    defparam \temp_array[25]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [0]));
    defparam \temp_array[26]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [0]));
    defparam \temp_array[27]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [0]));
    defparam \temp_array[28]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [0]));
    defparam \temp_array[29]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [0]));
    defparam \temp_array[30]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [0]));
    defparam \temp_array[31]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[8] [14]));
    defparam \temp_array[8]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i0 (.D(\temp_array[31] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "RESET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10198), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[9] [5]));
    defparam \temp_array[9]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i5 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6438_2_lut (.A(int_FIFO_Q[1]), 
            .B(n12742), .Z(n1919[1]));
    defparam i6438_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6437_2_lut (.A(int_FIFO_Q[2]), 
            .B(n12742), .Z(n1919[2]));
    defparam i6437_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[8] [13]));
    defparam \temp_array[8]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6436_2_lut (.A(int_FIFO_Q[3]), 
            .B(n12742), .Z(n1919[3]));
    defparam i6436_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ rgd_info_sig_green (.D(n16402), 
            .SP(n13913), .CK(pll_clk_int), .SR(o_reset_c), .Q(RGB0_OUT_c));
    defparam rgd_info_sig_green.REGSET = "SET";
    defparam rgd_info_sig_green.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6435_2_lut (.A(int_FIFO_Q[4]), 
            .B(n12742), .Z(n1919[4]));
    defparam i6435_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ rhd_done_config_c (.D(n12848), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_done_config));
    defparam rhd_done_config_c.REGSET = "RESET";
    defparam rhd_done_config_c.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i6772_2_lut (.A(stm32_state[1]), .B(\stm32_state[2] ), 
            .Z(n16264));
    defparam i6772_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n169), 
            .SP(n19658), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n16400), 
            .SP(n12_c), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@4(465[8],465[59])" *) LUT4 LessThan_9_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(n167_adj_2807[1]), .D(n167_adj_2807[0]), 
            .Z(n4_c));
    defparam LessThan_9_i4_4_lut.INIT = "0x0c8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [12]));
    defparam \temp_array[8]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[8] [11]));
    defparam \temp_array[8]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [10]));
    defparam \temp_array[8]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i10 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(465[8],465[59])" *) LUT4 LessThan_9_i6_3_lut (.A(n4_c), 
            .B(int_FIFO_COUNT[2]), .C(n167_adj_2807[2]), .Z(n6));
    defparam LessThan_9_i6_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [9]));
    defparam \temp_array[8]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [8]));
    defparam \temp_array[8]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [7]));
    defparam \temp_array[8]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i7 .SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6652_2_lut (.A(int_FIFO_Q[9]), 
            .B(n12742), .Z(n1919[9]));
    defparam i6652_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [6]));
    defparam \temp_array[8]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i0 (.D(n20857), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[0]));
    defparam int_RHD_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6653_2_lut (.A(int_FIFO_Q[10]), 
            .B(n12742), .Z(n1919[10]));
    defparam i6653_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6656_2_lut (.A(int_FIFO_Q[11]), 
            .B(n12742), .Z(n1919[11]));
    defparam i6656_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [5]));
    defparam \temp_array[8]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [4]));
    defparam \temp_array[8]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i4 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ rhd_state_i0_i0 (.D(n20574), 
            .SP(n17493), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_state[0]));
    defparam rhd_state_i0_i0.REGSET = "RESET";
    defparam rhd_state_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6657_2_lut (.A(int_FIFO_Q[14]), 
            .B(n12742), .Z(n1919[14]));
    defparam i6657_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(465[8],465[59])" *) LUT4 LessThan_9_i8_3_lut (.A(n6), 
            .B(int_FIFO_COUNT[3]), .C(n167_adj_2807[3]), .Z(n8));
    defparam LessThan_9_i8_3_lut.INIT = "0x8e8e";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n20364), 
            .SP(n13924), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(465[8],465[59])" *) LUT4 LessThan_9_i10_3_lut (.A(n8), 
            .B(int_FIFO_COUNT[4]), .C(n167_adj_2807[4]), .Z(n10));
    defparam LessThan_9_i10_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[8] [3]));
    defparam \temp_array[8]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i3 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(465[8],465[59])" *) LUT4 LessThan_9_i12_3_lut (.A(n10), 
            .B(int_FIFO_COUNT[5]), .C(n167_adj_2807[5]), .Z(n12_adj_2598));
    defparam LessThan_9_i12_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10228), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[2] [7]));
    defparam \temp_array[2]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i7 .SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i12215_2_lut (.A(int_STM32_TX_DV), 
            .B(n18), .Z(n19_adj_2599));
    defparam i12215_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10228), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[2] [6]));
    defparam \temp_array[2]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [5]));
    defparam \temp_array[2]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [4]));
    defparam \temp_array[2]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10176), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [2]));
    defparam \temp_array[8]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[8]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[8] [1]));
    defparam \temp_array[8]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i1 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(465[8],465[59])" *) LUT4 LessThan_9_i14_3_lut (.A(n12_adj_2598), 
            .B(int_FIFO_COUNT[6]), .C(n167_adj_2807[6]), .Z(n14));
    defparam LessThan_9_i14_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10228), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[2] [3]));
    defparam \temp_array[2]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10228), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[2] [2]));
    defparam \temp_array[2]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [1]));
    defparam \temp_array[2]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i15  (.D(n1919[15]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [15]));
    defparam \temp_array[7]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i15 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(465[8],465[59])" *) LUT4 LessThan_9_i16_3_lut (.A(n14), 
            .B(int_FIFO_COUNT[7]), .C(n167_adj_2807[7]), .Z(n16));
    defparam LessThan_9_i16_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i14  (.D(n1919[14]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [14]));
    defparam \temp_array[7]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10198), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[9] [4]));
    defparam \temp_array[9]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i511 (.D(\temp_array[0] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "RESET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i510 (.D(\temp_array[0] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "RESET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i509 (.D(\temp_array[0] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "RESET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i508 (.D(\temp_array[0] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "RESET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_DV_c (.D(n20168), 
            .SP(n21425), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_DV));
    defparam int_RHD_TX_DV_c.REGSET = "RESET";
    defparam int_RHD_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i507 (.D(\temp_array[0] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "RESET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i506 (.D(\temp_array[0] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "RESET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i505 (.D(\temp_array[0] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "RESET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i504 (.D(\temp_array[0] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "RESET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i503 (.D(\temp_array[0] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "RESET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i502 (.D(\temp_array[0] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "RESET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i501 (.D(\temp_array[0] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "RESET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i500 (.D(\temp_array[0] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "RESET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i499 (.D(\temp_array[0] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "RESET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i498 (.D(\temp_array[0] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "RESET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i497 (.D(\temp_array[0] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "RESET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i496 (.D(\temp_array[0] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "RESET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i495 (.D(\temp_array[1] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "RESET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i494 (.D(\temp_array[1] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "RESET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i493 (.D(\temp_array[1] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "RESET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i492 (.D(\temp_array[1] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "RESET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i491 (.D(\temp_array[1] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "RESET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i490 (.D(\temp_array[1] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "RESET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i489 (.D(\temp_array[1] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "RESET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i488 (.D(\temp_array[1] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "RESET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i487 (.D(\temp_array[1] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "RESET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i486 (.D(\temp_array[1] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "RESET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10951_4_lut (.A(n23), .B(n35), 
            .C(n31_c), .D(n47), .Z(n21456));
    defparam i10951_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i485 (.D(\temp_array[1] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "RESET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i484 (.D(\temp_array[1] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "RESET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i483 (.D(\temp_array[1] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "RESET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i482 (.D(\temp_array[1] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "RESET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i13  (.D(n1919[13]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [13]));
    defparam \temp_array[7]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i481 (.D(\temp_array[1] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "RESET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i480 (.D(\temp_array[1] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "RESET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i479 (.D(\temp_array[2] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "RESET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i478 (.D(\temp_array[2] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "RESET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i477 (.D(\temp_array[2] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "RESET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i476 (.D(\temp_array[2] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "RESET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i475 (.D(\temp_array[2] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "RESET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i474 (.D(\temp_array[2] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "RESET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i473 (.D(\temp_array[2] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "RESET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i472 (.D(\temp_array[2] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "RESET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i471 (.D(\temp_array[2] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "RESET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i470 (.D(\temp_array[2] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "RESET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i469 (.D(\temp_array[2] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "RESET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i468 (.D(\temp_array[2] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "RESET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i467 (.D(\temp_array[2] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "RESET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i466 (.D(\temp_array[2] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "RESET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i465 (.D(\temp_array[2] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "RESET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i464 (.D(\temp_array[2] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "RESET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i463 (.D(\temp_array[3] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "RESET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i462 (.D(\temp_array[3] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "RESET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i461 (.D(\temp_array[3] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "RESET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i460 (.D(\temp_array[3] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "RESET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i459 (.D(\temp_array[3] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "RESET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i458 (.D(\temp_array[3] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "RESET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i457 (.D(\temp_array[3] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "RESET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i456 (.D(\temp_array[3] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "RESET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i455 (.D(\temp_array[3] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "RESET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i454 (.D(\temp_array[3] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "RESET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i453 (.D(\temp_array[3] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "RESET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i452 (.D(\temp_array[3] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "RESET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i451 (.D(\temp_array[3] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "RESET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i450 (.D(\temp_array[3] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "RESET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i449 (.D(\temp_array[3] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "RESET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i448 (.D(\temp_array[3] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "RESET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i447 (.D(\temp_array[4] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "RESET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i446 (.D(\temp_array[4] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "RESET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i445 (.D(\temp_array[4] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "RESET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i444 (.D(\temp_array[4] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "RESET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i443 (.D(\temp_array[4] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "RESET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_24 (.A(\stm32_state[3] ), 
            .B(n1221), .Z(n9));
    defparam i1_2_lut_adj_24.INIT = "0x4444";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i442 (.D(\temp_array[4] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "RESET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i441 (.D(\temp_array[4] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "RESET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i440 (.D(\temp_array[4] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "RESET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i439 (.D(\temp_array[4] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "RESET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i438 (.D(\temp_array[4] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "RESET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i437 (.D(\temp_array[4] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "RESET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i436 (.D(\temp_array[4] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "RESET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i435 (.D(\temp_array[4] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "RESET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i434 (.D(\temp_array[4] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "RESET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i433 (.D(\temp_array[4] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "RESET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i432 (.D(\temp_array[4] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "RESET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i12  (.D(n1919[12]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [12]));
    defparam \temp_array[7]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i12 .SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C+(D))+!B (C))))" *) LUT4 i1_4_lut (.A(int_STM32_TX_DV), 
            .B(n1563), .C(n2606[0]), .D(n13663), .Z(n115));
    defparam i1_4_lut.INIT = "0x5450";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i431 (.D(\temp_array[5] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "RESET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i11  (.D(n1919[11]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [11]));
    defparam \temp_array[7]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i430 (.D(\temp_array[5] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "RESET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i10  (.D(n1919[10]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [10]));
    defparam \temp_array[7]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i9  (.D(n1919[9]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [9]));
    defparam \temp_array[7]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i9 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(171[9],171[20])" *) LUT4 i1_2_lut_adj_25 (.A(stm32_state[0]), 
            .B(stm32_state[1]), .Z(n4));
    defparam i1_2_lut_adj_25.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i8  (.D(n1919[8]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [8]));
    defparam \temp_array[7]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i7  (.D(n1919[7]), 
            .SP(n5), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[7] [7]));
    defparam \temp_array[7]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i7 .SRMODE = "ASYNC";
    (* lut_function="(!(A ((D)+!B)+!A !(B+(C))))" *) LUT4 i11737_4_lut (.A(stm32_state[0]), 
            .B(\stm32_state[3] ), .C(n1213), .D(n115), .Z(n22318));
    defparam i11737_4_lut.INIT = "0x54dc";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i429 (.D(\temp_array[5] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "RESET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_26 (.A(stm32_state[1]), 
            .B(n22318), .C(n9), .D(\stm32_state[2] ), .Z(n26));
    defparam i1_4_lut_adj_26.INIT = "0x5044";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i428 (.D(\temp_array[5] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "RESET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i6  (.D(n1919[6]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [6]));
    defparam \temp_array[7]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i427 (.D(\temp_array[5] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "RESET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B))" *) LUT4 i1_4_lut_adj_27 (.A(n16264), 
            .B(n26), .C(\stm32_state[3] ), .D(stm32_state[0]), .Z(n20364));
    defparam i1_4_lut_adj_27.INIT = "0xccce";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i5  (.D(n1919[5]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [5]));
    defparam \temp_array[7]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i426 (.D(\temp_array[5] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "RESET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i4  (.D(n1919[4]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [4]));
    defparam \temp_array[7]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i425 (.D(\temp_array[5] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "RESET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i3  (.D(n1919[3]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [3]));
    defparam \temp_array[7]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i2  (.D(n1919[2]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [2]));
    defparam \temp_array[7]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i424 (.D(\temp_array[5] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "RESET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[7]_i0_i1  (.D(n1919[1]), 
            .SP(n5), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [1]));
    defparam \temp_array[7]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [15]));
    defparam \temp_array[6]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [14]));
    defparam \temp_array[6]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i423 (.D(\temp_array[5] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "RESET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_28 (.A(int_RHD_TX_Ready), 
            .B(rhd_state[1]), .Z(n20574));
    defparam i1_2_lut_adj_28.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i422 (.D(\temp_array[5] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "RESET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i421 (.D(\temp_array[5] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "RESET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i420 (.D(\temp_array[5] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "RESET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i419 (.D(\temp_array[5] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "RESET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i418 (.D(\temp_array[5] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "RESET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i417 (.D(\temp_array[5] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "RESET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i416 (.D(\temp_array[5] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "RESET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i415 (.D(\temp_array[6] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "RESET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i414 (.D(\temp_array[6] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "RESET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i413 (.D(\temp_array[6] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "RESET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i412 (.D(\temp_array[6] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "RESET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i411 (.D(\temp_array[6] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "RESET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i410 (.D(\temp_array[6] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "RESET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i409 (.D(\temp_array[6] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "RESET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i408 (.D(\temp_array[6] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "RESET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i407 (.D(\temp_array[6] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "RESET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i406 (.D(\temp_array[6] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "RESET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i405 (.D(\temp_array[6] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "RESET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i404 (.D(\temp_array[6] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "RESET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i403 (.D(\temp_array[6] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "RESET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i402 (.D(\temp_array[6] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "RESET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i401 (.D(\temp_array[6] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "RESET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i400 (.D(\temp_array[6] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "RESET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i399 (.D(\temp_array[7] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "RESET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i398 (.D(\temp_array[7] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "RESET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i397 (.D(\temp_array[7] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "RESET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i396 (.D(\temp_array[7] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "RESET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i395 (.D(\temp_array[7] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "RESET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i394 (.D(\temp_array[7] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "RESET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i393 (.D(\temp_array[7] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "RESET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ rgd_info_sig_red (.D(n14704), 
            .SP(n16093), .CK(pll_clk_int), .SR(o_reset_c), .Q(RGB2_OUT_c));
    defparam rgd_info_sig_red.REGSET = "SET";
    defparam rgd_info_sig_red.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i392 (.D(\temp_array[7] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "RESET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10955_4_lut (.A(n45_c), .B(n39), 
            .C(n49), .D(n55), .Z(n21460));
    defparam i10955_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i391 (.D(\temp_array[7] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "RESET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i390 (.D(\temp_array[7] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "RESET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i389 (.D(\temp_array[7] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "RESET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i388 (.D(\temp_array[7] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "RESET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i387 (.D(\temp_array[7] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "RESET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i386 (.D(\temp_array[7] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "RESET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i385 (.D(\temp_array[7] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "RESET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i384 (.D(\temp_array[7] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "RESET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i383 (.D(\temp_array[8] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "RESET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* lineinfo="@4(632[27],632[38])" *) FD1P3XZ alt_counter_1612__i0 (.D(n17_2[0]), 
            .SP(n5_adj_2601), .CK(pll_clk_int), .SR(o_reset_c), .Q(alt_counter[0]));
    defparam alt_counter_1612__i0.REGSET = "RESET";
    defparam alt_counter_1612__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i382 (.D(\temp_array[8] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "RESET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i381 (.D(\temp_array[8] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "RESET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i380 (.D(\temp_array[8] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "RESET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i379 (.D(\temp_array[8] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "RESET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [13]));
    defparam \temp_array[6]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i13 .SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i0 (.D(n167[0]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_cycle_count[0]));
    defparam full_cycle_count_1610__i0.REGSET = "RESET";
    defparam full_cycle_count_1610__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i378 (.D(\temp_array[8] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "RESET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i377 (.D(\temp_array[8] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "RESET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i376 (.D(\temp_array[8] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "RESET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i375 (.D(\temp_array[8] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "RESET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i374 (.D(\temp_array[8] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "RESET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i373 (.D(\temp_array[8] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "RESET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(618[36],618[57])" *) FD1P3XZ data_array_send_count_1608__i0 (.D(n33_2[0]), 
            .SP(n10214), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[0]));
    defparam data_array_send_count_1608__i0.REGSET = "RESET";
    defparam data_array_send_count_1608__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i372 (.D(\temp_array[8] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "RESET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i371 (.D(\temp_array[8] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "RESET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i370 (.D(\temp_array[8] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "RESET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [12]));
    defparam \temp_array[6]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i12 .SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i0 (.D(n167_adj_2808[0]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(o_reset_c), .Q(\rhd_index[0] ));
    defparam rhd_index_1607__i0.REGSET = "RESET";
    defparam rhd_index_1607__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i369 (.D(\temp_array[8] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "RESET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i368 (.D(\temp_array[8] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "RESET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i367 (.D(\temp_array[9] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "RESET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i366 (.D(\temp_array[9] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "RESET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i0 (.D(n167_adj_2809[0]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[0]));
    defparam stm32_counter_1606__i0.REGSET = "RESET";
    defparam stm32_counter_1606__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i365 (.D(\temp_array[9] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "RESET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i364 (.D(\temp_array[9] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "RESET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i363 (.D(\temp_array[9] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "RESET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i362 (.D(\temp_array[9] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "RESET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i361 (.D(\temp_array[9] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "RESET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i360 (.D(\temp_array[9] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "RESET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i359 (.D(\temp_array[9] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "RESET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i358 (.D(\temp_array[9] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "RESET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i357 (.D(\temp_array[9] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "RESET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i356 (.D(\temp_array[9] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "RESET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i355 (.D(\temp_array[9] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "RESET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i354 (.D(\temp_array[9] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "RESET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i353 (.D(\temp_array[9] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "RESET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i352 (.D(\temp_array[9] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "RESET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i351 (.D(\temp_array[10] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "RESET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i350 (.D(\temp_array[10] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "RESET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i349 (.D(\temp_array[10] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "RESET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i348 (.D(\temp_array[10] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "RESET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i347 (.D(\temp_array[10] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "RESET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i346 (.D(\temp_array[10] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "RESET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i345 (.D(\temp_array[10] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "RESET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i344 (.D(\temp_array[10] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "RESET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i343 (.D(\temp_array[10] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "RESET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i342 (.D(\temp_array[10] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "RESET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i341 (.D(\temp_array[10] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "RESET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10953_4_lut (.A(n17), .B(n33), 
            .C(n29), .D(n41), .Z(n21458));
    defparam i10953_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i340 (.D(\temp_array[10] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "RESET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i339 (.D(\temp_array[10] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "RESET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i338 (.D(\temp_array[10] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "RESET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i337 (.D(\temp_array[10] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "RESET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i336 (.D(\temp_array[10] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "RESET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i335 (.D(\temp_array[11] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "RESET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i334 (.D(\temp_array[11] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "RESET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i333 (.D(\temp_array[11] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "RESET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i332 (.D(\temp_array[11] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "RESET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i331 (.D(\temp_array[11] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "RESET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i330 (.D(\temp_array[11] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "RESET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i329 (.D(\temp_array[11] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "RESET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i328 (.D(\temp_array[11] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "RESET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i327 (.D(\temp_array[11] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "RESET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i326 (.D(\temp_array[11] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "RESET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i325 (.D(\temp_array[11] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "RESET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i324 (.D(\temp_array[11] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "RESET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i323 (.D(\temp_array[11] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "RESET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i322 (.D(\temp_array[11] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "RESET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i321 (.D(\temp_array[11] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "RESET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i320 (.D(\temp_array[11] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "RESET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i319 (.D(\temp_array[12] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "RESET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i318 (.D(\temp_array[12] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "RESET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i317 (.D(\temp_array[12] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "RESET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i316 (.D(\temp_array[12] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "RESET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i315 (.D(\temp_array[12] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "RESET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i314 (.D(\temp_array[12] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "RESET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i313 (.D(\temp_array[12] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "RESET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i312 (.D(\temp_array[12] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "RESET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i311 (.D(\temp_array[12] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "RESET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i310 (.D(\temp_array[12] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "RESET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i309 (.D(\temp_array[12] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "RESET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i308 (.D(\temp_array[12] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "RESET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i307 (.D(\temp_array[12] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "RESET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i306 (.D(\temp_array[12] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "RESET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i305 (.D(\temp_array[12] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "RESET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i304 (.D(\temp_array[12] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "RESET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i303 (.D(\temp_array[13] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "RESET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i302 (.D(\temp_array[13] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "RESET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i301 (.D(\temp_array[13] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "RESET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i300 (.D(\temp_array[13] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "RESET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i299 (.D(\temp_array[13] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "RESET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i298 (.D(\temp_array[13] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "RESET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i297 (.D(\temp_array[13] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "RESET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i296 (.D(\temp_array[13] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "RESET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut (.A(n16), .B(n21), 
            .C(n53), .D(n37), .Z(n37_adj_2607));
    defparam i13_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10945_4_lut (.A(n19_adj_2608), 
            .B(n43), .C(n27), .D(n57), .Z(n21450));
    defparam i10945_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i295 (.D(\temp_array[13] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "RESET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i294 (.D(\temp_array[13] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "RESET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i293 (.D(\temp_array[13] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "RESET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i292 (.D(\temp_array[13] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "RESET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i291 (.D(\temp_array[13] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "RESET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i290 (.D(\temp_array[13] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "RESET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i289 (.D(\temp_array[13] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "RESET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i288 (.D(\temp_array[13] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "RESET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i287 (.D(\temp_array[14] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "RESET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i286 (.D(\temp_array[14] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "RESET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i285 (.D(\temp_array[14] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "RESET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i284 (.D(\temp_array[14] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "RESET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i283 (.D(\temp_array[14] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "RESET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i282 (.D(\temp_array[14] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "RESET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i281 (.D(\temp_array[14] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "RESET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i280 (.D(\temp_array[14] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "RESET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i279 (.D(\temp_array[14] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "RESET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i278 (.D(\temp_array[14] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "RESET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i277 (.D(\temp_array[14] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "RESET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i276 (.D(\temp_array[14] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "RESET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i275 (.D(\temp_array[14] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "RESET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i274 (.D(\temp_array[14] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "RESET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i273 (.D(\temp_array[14] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "RESET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i272 (.D(\temp_array[14] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "RESET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i271 (.D(\temp_array[15] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "RESET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i270 (.D(\temp_array[15] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "RESET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i269 (.D(\temp_array[15] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "RESET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i268 (.D(\temp_array[15] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "RESET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i267 (.D(\temp_array[15] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "RESET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i266 (.D(\temp_array[15] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "RESET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i265 (.D(\temp_array[15] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "RESET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i264 (.D(\temp_array[15] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "RESET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i263 (.D(\temp_array[15] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "RESET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i262 (.D(\temp_array[15] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "RESET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i261 (.D(\temp_array[15] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "RESET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i260 (.D(\temp_array[15] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "RESET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i259 (.D(\temp_array[15] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "RESET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i258 (.D(\temp_array[15] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "RESET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i257 (.D(\temp_array[15] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "RESET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i256 (.D(\temp_array[15] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "RESET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i255 (.D(\temp_array[16] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "RESET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i254 (.D(\temp_array[16] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "RESET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i253 (.D(\temp_array[16] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "RESET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i252 (.D(\temp_array[16] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "RESET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i251 (.D(\temp_array[16] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "RESET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i250 (.D(\temp_array[16] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "RESET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i249 (.D(\temp_array[16] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "RESET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i248 (.D(\temp_array[16] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "RESET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i247 (.D(\temp_array[16] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "RESET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i246 (.D(\temp_array[16] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "RESET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i245 (.D(\temp_array[16] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "RESET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i244 (.D(\temp_array[16] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "RESET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i243 (.D(\temp_array[16] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "RESET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i242 (.D(\temp_array[16] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "RESET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i241 (.D(\temp_array[16] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "RESET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i240 (.D(\temp_array[16] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "RESET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i239 (.D(\temp_array[17] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "RESET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i238 (.D(\temp_array[17] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "RESET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i237 (.D(\temp_array[17] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "RESET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i236 (.D(\temp_array[17] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "RESET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i235 (.D(\temp_array[17] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "RESET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i234 (.D(\temp_array[17] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "RESET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i233 (.D(\temp_array[17] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "RESET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i232 (.D(\temp_array[17] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "RESET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i231 (.D(\temp_array[17] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "RESET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i230 (.D(\temp_array[17] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "RESET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i229 (.D(\temp_array[17] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "RESET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i228 (.D(\temp_array[17] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "RESET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i227 (.D(\temp_array[17] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "RESET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i226 (.D(\temp_array[17] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "RESET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i225 (.D(\temp_array[17] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "RESET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i224 (.D(\temp_array[17] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "RESET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i223 (.D(\temp_array[18] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "RESET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i222 (.D(\temp_array[18] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "RESET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i221 (.D(\temp_array[18] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "RESET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i220 (.D(\temp_array[18] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "RESET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i219 (.D(\temp_array[18] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "RESET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i218 (.D(\temp_array[18] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "RESET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i217 (.D(\temp_array[18] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "RESET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i216 (.D(\temp_array[18] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "RESET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i215 (.D(\temp_array[18] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "RESET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i214 (.D(\temp_array[18] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "RESET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i213 (.D(\temp_array[18] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "RESET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i212 (.D(\temp_array[18] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "RESET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i211 (.D(\temp_array[18] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "RESET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i210 (.D(\temp_array[18] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "RESET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i209 (.D(\temp_array[18] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "RESET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i208 (.D(\temp_array[18] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "RESET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i207 (.D(\temp_array[19] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "RESET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i206 (.D(\temp_array[19] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "RESET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i205 (.D(\temp_array[19] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "RESET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i204 (.D(\temp_array[19] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "RESET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i203 (.D(\temp_array[19] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "RESET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i202 (.D(\temp_array[19] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "RESET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i201 (.D(\temp_array[19] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "RESET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i200 (.D(\temp_array[19] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "RESET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i199 (.D(\temp_array[19] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "RESET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i198 (.D(\temp_array[19] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "RESET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i197 (.D(\temp_array[19] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "RESET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i196 (.D(\temp_array[19] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "RESET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i195 (.D(\temp_array[19] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "RESET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i194 (.D(\temp_array[19] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "RESET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i193 (.D(\temp_array[19] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "RESET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i192 (.D(\temp_array[19] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "RESET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i191 (.D(\temp_array[20] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "RESET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i190 (.D(\temp_array[20] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "RESET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i189 (.D(\temp_array[20] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "RESET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i188 (.D(\temp_array[20] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "RESET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i187 (.D(\temp_array[20] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "RESET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i186 (.D(\temp_array[20] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "RESET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i185 (.D(\temp_array[20] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "RESET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i184 (.D(\temp_array[20] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "RESET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i183 (.D(\temp_array[20] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "RESET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i182 (.D(\temp_array[20] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "RESET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i181 (.D(\temp_array[20] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "RESET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i180 (.D(\temp_array[20] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "RESET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i179 (.D(\temp_array[20] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "RESET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i178 (.D(\temp_array[20] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "RESET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i177 (.D(\temp_array[20] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "RESET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i176 (.D(\temp_array[20] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "RESET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i175 (.D(\temp_array[21] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "RESET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i174 (.D(\temp_array[21] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "RESET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i173 (.D(\temp_array[21] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "RESET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i172 (.D(\temp_array[21] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "RESET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i171 (.D(\temp_array[21] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "RESET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i170 (.D(\temp_array[21] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "RESET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i169 (.D(\temp_array[21] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "RESET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i168 (.D(\temp_array[21] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "RESET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i167 (.D(\temp_array[21] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "RESET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i166 (.D(\temp_array[21] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "RESET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i165 (.D(\temp_array[21] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "RESET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i164 (.D(\temp_array[21] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "RESET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i163 (.D(\temp_array[21] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "RESET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i162 (.D(\temp_array[21] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "RESET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i161 (.D(\temp_array[21] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "RESET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i160 (.D(\temp_array[21] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "RESET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i159 (.D(\temp_array[22] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "RESET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i158 (.D(\temp_array[22] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "RESET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i157 (.D(\temp_array[22] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "RESET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i156 (.D(\temp_array[22] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "RESET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i155 (.D(\temp_array[22] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "RESET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i154 (.D(\temp_array[22] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "RESET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i153 (.D(\temp_array[22] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "RESET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i152 (.D(\temp_array[22] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "RESET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i151 (.D(\temp_array[22] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "RESET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i150 (.D(\temp_array[22] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "RESET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i149 (.D(\temp_array[22] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "RESET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i148 (.D(\temp_array[22] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "RESET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i147 (.D(\temp_array[22] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "RESET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i146 (.D(\temp_array[22] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "RESET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i145 (.D(\temp_array[22] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "RESET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i144 (.D(\temp_array[22] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "RESET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i143 (.D(\temp_array[23] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "RESET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i142 (.D(\temp_array[23] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "RESET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i141 (.D(\temp_array[23] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "RESET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i140 (.D(\temp_array[23] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "RESET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i139 (.D(\temp_array[23] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "RESET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i138 (.D(\temp_array[23] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "RESET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i137 (.D(\temp_array[23] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "RESET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i136 (.D(\temp_array[23] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "RESET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i135 (.D(\temp_array[23] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "RESET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i134 (.D(\temp_array[23] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "RESET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i133 (.D(\temp_array[23] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "RESET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i132 (.D(\temp_array[23] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "RESET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i131 (.D(\temp_array[23] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "RESET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i130 (.D(\temp_array[23] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "RESET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i129 (.D(\temp_array[23] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "RESET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i128 (.D(\temp_array[23] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "RESET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i127 (.D(\temp_array[24] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "RESET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i126 (.D(\temp_array[24] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "RESET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i125 (.D(\temp_array[24] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "RESET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i124 (.D(\temp_array[24] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "RESET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i123 (.D(\temp_array[24] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "RESET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i122 (.D(\temp_array[24] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "RESET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i121 (.D(\temp_array[24] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "RESET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i120 (.D(\temp_array[24] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "RESET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i119 (.D(\temp_array[24] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "RESET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i118 (.D(\temp_array[24] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "RESET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i117 (.D(\temp_array[24] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "RESET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i116 (.D(\temp_array[24] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "RESET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i115 (.D(\temp_array[24] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "RESET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i114 (.D(\temp_array[24] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "RESET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i113 (.D(\temp_array[24] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "RESET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i112 (.D(\temp_array[24] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "RESET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i111 (.D(\temp_array[25] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "RESET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i110 (.D(\temp_array[25] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "RESET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i109 (.D(\temp_array[25] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "RESET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i108 (.D(\temp_array[25] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "RESET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i107 (.D(\temp_array[25] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "RESET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i106 (.D(\temp_array[25] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "RESET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i105 (.D(\temp_array[25] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "RESET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i104 (.D(\temp_array[25] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "RESET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i103 (.D(\temp_array[25] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "RESET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i102 (.D(\temp_array[25] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "RESET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i101 (.D(\temp_array[25] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "RESET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i100 (.D(\temp_array[25] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "RESET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i99 (.D(\temp_array[25] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "RESET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i98 (.D(\temp_array[25] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "RESET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i97 (.D(\temp_array[25] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "RESET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i96 (.D(\temp_array[25] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "RESET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i95 (.D(\temp_array[26] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "RESET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i94 (.D(\temp_array[26] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "RESET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i93 (.D(\temp_array[26] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "RESET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i92 (.D(\temp_array[26] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "RESET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i91 (.D(\temp_array[26] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "RESET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i90 (.D(\temp_array[26] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "RESET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i89 (.D(\temp_array[26] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "RESET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i88 (.D(\temp_array[26] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "RESET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i87 (.D(\temp_array[26] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "RESET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i86 (.D(\temp_array[26] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "RESET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i85 (.D(\temp_array[26] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "RESET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i84 (.D(\temp_array[26] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "RESET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i83 (.D(\temp_array[26] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "RESET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i82 (.D(\temp_array[26] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "RESET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i81 (.D(\temp_array[26] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "RESET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i80 (.D(\temp_array[26] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "RESET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i79 (.D(\temp_array[27] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "RESET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i78 (.D(\temp_array[27] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "RESET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i77 (.D(\temp_array[27] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "RESET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i76 (.D(\temp_array[27] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "RESET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i75 (.D(\temp_array[27] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "RESET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i74 (.D(\temp_array[27] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "RESET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i73 (.D(\temp_array[27] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "RESET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i72 (.D(\temp_array[27] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "RESET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i71 (.D(\temp_array[27] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "RESET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i70 (.D(\temp_array[27] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "RESET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i69 (.D(\temp_array[27] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "RESET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i68 (.D(\temp_array[27] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "RESET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i67 (.D(\temp_array[27] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "RESET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i66 (.D(\temp_array[27] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "RESET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i65 (.D(\temp_array[27] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "RESET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i64 (.D(\temp_array[27] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "RESET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i63 (.D(\temp_array[28] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "RESET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i62 (.D(\temp_array[28] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "RESET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i61 (.D(\temp_array[28] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "RESET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i60 (.D(\temp_array[28] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "RESET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i59 (.D(\temp_array[28] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "RESET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i58 (.D(\temp_array[28] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "RESET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i57 (.D(\temp_array[28] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "RESET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i56 (.D(\temp_array[28] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "RESET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i55 (.D(\temp_array[28] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "RESET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i54 (.D(\temp_array[28] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "RESET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i53 (.D(\temp_array[28] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "RESET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i52 (.D(\temp_array[28] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "RESET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i51 (.D(\temp_array[28] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "RESET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i50 (.D(\temp_array[28] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "RESET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i49 (.D(\temp_array[28] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "RESET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i48 (.D(\temp_array[28] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "RESET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i47 (.D(\temp_array[29] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "RESET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i46 (.D(\temp_array[29] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "RESET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i45 (.D(\temp_array[29] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "RESET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i44 (.D(\temp_array[29] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "RESET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i43 (.D(\temp_array[29] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "RESET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i42 (.D(\temp_array[29] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "RESET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i41 (.D(\temp_array[29] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "RESET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i40 (.D(\temp_array[29] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "RESET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i39 (.D(\temp_array[29] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "RESET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i38 (.D(\temp_array[29] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "RESET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i37 (.D(\temp_array[29] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "RESET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i36 (.D(\temp_array[29] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "RESET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i35 (.D(\temp_array[29] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "RESET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i34 (.D(\temp_array[29] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "RESET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i33 (.D(\temp_array[29] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "RESET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i32 (.D(\temp_array[29] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "RESET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i31 (.D(\temp_array[30] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "RESET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i30 (.D(\temp_array[30] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "RESET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i29 (.D(\temp_array[30] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "RESET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i28 (.D(\temp_array[30] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "RESET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i27 (.D(\temp_array[30] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "RESET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i26 (.D(\temp_array[30] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "RESET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i25 (.D(\temp_array[30] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "RESET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i24 (.D(\temp_array[30] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "RESET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i23 (.D(\temp_array[30] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "RESET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i22 (.D(\temp_array[30] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "RESET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i21 (.D(\temp_array[30] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "RESET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i20 (.D(\temp_array[30] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "RESET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i19 (.D(\temp_array[30] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "RESET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i18 (.D(\temp_array[30] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "RESET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i17 (.D(\temp_array[30] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "RESET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i16 (.D(\temp_array[30] [0]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "RESET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i15 (.D(\temp_array[31] [15]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "RESET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i14 (.D(\temp_array[31] [14]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "RESET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i13 (.D(\temp_array[31] [13]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "RESET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i12 (.D(\temp_array[31] [12]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "RESET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i11 (.D(\temp_array[31] [11]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "RESET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i10 (.D(\temp_array[31] [10]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "RESET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i9 (.D(\temp_array[31] [9]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "RESET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i8 (.D(\temp_array[31] [8]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "RESET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i7 (.D(\temp_array[31] [7]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "RESET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i6 (.D(\temp_array[31] [6]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "RESET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i5 (.D(\temp_array[31] [5]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "RESET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i4 (.D(\temp_array[31] [4]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "RESET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i3 (.D(\temp_array[31] [3]), 
            .SP(n10192), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "RESET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i2 (.D(\temp_array[31] [2]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "RESET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ temp_buffer_i0_i1 (.D(\temp_array[31] [1]), 
            .SP(n10192), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "RESET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ \channel_array[0]_i0_i12  (.D(alt_counter[0]), 
            .SP(n13967), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][12] ));
    defparam \channel_array[0]_i0_i12 .REGSET = "RESET";
    defparam \channel_array[0]_i0_i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut (.A(n37_adj_2607), 
            .B(n21458), .C(n21460), .D(n21456), .Z(n46_c));
    defparam i22_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10947_4_lut (.A(n51), .B(n25), 
            .C(n59), .D(n61), .Z(n21452));
    defparam i10947_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10166), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[6] [11]));
    defparam \temp_array[6]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [10]));
    defparam \temp_array[6]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [9]));
    defparam \temp_array[6]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i2825_4_lut (.A(n21452), 
            .B(n167_adj_2807[31]), .C(n46_c), .D(n21450), .Z(n1213));
    defparam i2825_4_lut.INIT = "0xccdc";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [8]));
    defparam \temp_array[6]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10166), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[6] [7]));
    defparam \temp_array[6]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10166), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[6] [6]));
    defparam \temp_array[6]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [5]));
    defparam \temp_array[6]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [4]));
    defparam \temp_array[6]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [3]));
    defparam \temp_array[6]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [2]));
    defparam \temp_array[6]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[6]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10166), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [1]));
    defparam \temp_array[6]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [15]));
    defparam \temp_array[5]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [14]));
    defparam \temp_array[5]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [13]));
    defparam \temp_array[5]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [12]));
    defparam \temp_array[5]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D)))+!A (B ((D)+!C)+!B !(C)))" *) LUT4 i29_4_lut (.A(n1213), 
            .B(n1221), .C(\stm32_state[2] ), .D(stm32_state[0]), .Z(n14_adj_2609));
    defparam i29_4_lut.INIT = "0xc505";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [11]));
    defparam \temp_array[5]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10158), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[5] [10]));
    defparam \temp_array[5]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [9]));
    defparam \temp_array[5]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [8]));
    defparam \temp_array[5]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [7]));
    defparam \temp_array[5]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [6]));
    defparam \temp_array[5]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [5]));
    defparam \temp_array[5]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [4]));
    defparam \temp_array[5]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [3]));
    defparam \temp_array[5]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [2]));
    defparam \temp_array[5]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[5]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10158), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [1]));
    defparam \temp_array[5]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [15]));
    defparam \temp_array[4]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [14]));
    defparam \temp_array[4]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [13]));
    defparam \temp_array[4]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [12]));
    defparam \temp_array[4]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n10218), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C (D))+!B !((D)+!C))))" *) LUT4 i176_4_lut (.A(stm32_state[1]), 
            .B(\stm32_state[2] ), .C(n17488), .D(stm32_state[0]), .Z(n179));
    defparam i176_4_lut.INIT = "0x4010";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n10218), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10182), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [15]));
    defparam \temp_array[31]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10182), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [14]));
    defparam \temp_array[31]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [13]));
    defparam \temp_array[31]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [12]));
    defparam \temp_array[31]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [11]));
    defparam \temp_array[31]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [10]));
    defparam \temp_array[31]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [9]));
    defparam \temp_array[31]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [8]));
    defparam \temp_array[31]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [7]));
    defparam \temp_array[31]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [6]));
    defparam \temp_array[31]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [5]));
    defparam \temp_array[31]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [4]));
    defparam \temp_array[31]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [3]));
    defparam \temp_array[31]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [2]));
    defparam \temp_array[31]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[31]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10182), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [1]));
    defparam \temp_array[31]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [15]));
    defparam \temp_array[30]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [14]));
    defparam \temp_array[30]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [13]));
    defparam \temp_array[30]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [12]));
    defparam \temp_array[30]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [11]));
    defparam \temp_array[30]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [10]));
    defparam \temp_array[30]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [9]));
    defparam \temp_array[30]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [8]));
    defparam \temp_array[30]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [7]));
    defparam \temp_array[30]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [6]));
    defparam \temp_array[30]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [5]));
    defparam \temp_array[30]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [4]));
    defparam \temp_array[30]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [3]));
    defparam \temp_array[30]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [2]));
    defparam \temp_array[30]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[30]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13905), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [1]));
    defparam \temp_array[30]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [15]));
    defparam \temp_array[29]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [14]));
    defparam \temp_array[29]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [13]));
    defparam \temp_array[29]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [12]));
    defparam \temp_array[29]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [11]));
    defparam \temp_array[29]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [10]));
    defparam \temp_array[29]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [9]));
    defparam \temp_array[29]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [8]));
    defparam \temp_array[29]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [7]));
    defparam \temp_array[29]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [6]));
    defparam \temp_array[29]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [5]));
    defparam \temp_array[29]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [4]));
    defparam \temp_array[29]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [3]));
    defparam \temp_array[29]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [2]));
    defparam \temp_array[29]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[29]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13904), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [1]));
    defparam \temp_array[29]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [15]));
    defparam \temp_array[28]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [14]));
    defparam \temp_array[28]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [13]));
    defparam \temp_array[28]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [12]));
    defparam \temp_array[28]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [11]));
    defparam \temp_array[28]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [10]));
    defparam \temp_array[28]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [9]));
    defparam \temp_array[28]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [8]));
    defparam \temp_array[28]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [7]));
    defparam \temp_array[28]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [6]));
    defparam \temp_array[28]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [5]));
    defparam \temp_array[28]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [4]));
    defparam \temp_array[28]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [3]));
    defparam \temp_array[28]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [2]));
    defparam \temp_array[28]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[28]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13903), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [1]));
    defparam \temp_array[28]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [15]));
    defparam \temp_array[27]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [14]));
    defparam \temp_array[27]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [13]));
    defparam \temp_array[27]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [12]));
    defparam \temp_array[27]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [11]));
    defparam \temp_array[27]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [10]));
    defparam \temp_array[27]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [9]));
    defparam \temp_array[27]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [8]));
    defparam \temp_array[27]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [7]));
    defparam \temp_array[27]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [6]));
    defparam \temp_array[27]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [5]));
    defparam \temp_array[27]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [4]));
    defparam \temp_array[27]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [3]));
    defparam \temp_array[27]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [2]));
    defparam \temp_array[27]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[27]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13902), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [1]));
    defparam \temp_array[27]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [15]));
    defparam \temp_array[26]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [14]));
    defparam \temp_array[26]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [13]));
    defparam \temp_array[26]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [12]));
    defparam \temp_array[26]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [11]));
    defparam \temp_array[26]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [10]));
    defparam \temp_array[26]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [9]));
    defparam \temp_array[26]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [8]));
    defparam \temp_array[26]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [7]));
    defparam \temp_array[26]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [6]));
    defparam \temp_array[26]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [5]));
    defparam \temp_array[26]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [4]));
    defparam \temp_array[26]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [3]));
    defparam \temp_array[26]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [2]));
    defparam \temp_array[26]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[26]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13901), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [1]));
    defparam \temp_array[26]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [15]));
    defparam \temp_array[25]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [14]));
    defparam \temp_array[25]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [13]));
    defparam \temp_array[25]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [12]));
    defparam \temp_array[25]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [11]));
    defparam \temp_array[25]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [10]));
    defparam \temp_array[25]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [9]));
    defparam \temp_array[25]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [8]));
    defparam \temp_array[25]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [7]));
    defparam \temp_array[25]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [6]));
    defparam \temp_array[25]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [5]));
    defparam \temp_array[25]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [4]));
    defparam \temp_array[25]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [3]));
    defparam \temp_array[25]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [2]));
    defparam \temp_array[25]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[25]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13900), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [1]));
    defparam \temp_array[25]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [15]));
    defparam \temp_array[24]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [14]));
    defparam \temp_array[24]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [13]));
    defparam \temp_array[24]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [12]));
    defparam \temp_array[24]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [11]));
    defparam \temp_array[24]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [10]));
    defparam \temp_array[24]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [9]));
    defparam \temp_array[24]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [8]));
    defparam \temp_array[24]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [7]));
    defparam \temp_array[24]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [6]));
    defparam \temp_array[24]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [5]));
    defparam \temp_array[24]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [4]));
    defparam \temp_array[24]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [3]));
    defparam \temp_array[24]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [2]));
    defparam \temp_array[24]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[24]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13899), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [1]));
    defparam \temp_array[24]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [15]));
    defparam \temp_array[23]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [14]));
    defparam \temp_array[23]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [13]));
    defparam \temp_array[23]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [12]));
    defparam \temp_array[23]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [11]));
    defparam \temp_array[23]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [10]));
    defparam \temp_array[23]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [9]));
    defparam \temp_array[23]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [8]));
    defparam \temp_array[23]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [7]));
    defparam \temp_array[23]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [6]));
    defparam \temp_array[23]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [5]));
    defparam \temp_array[23]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [4]));
    defparam \temp_array[23]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [3]));
    defparam \temp_array[23]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [2]));
    defparam \temp_array[23]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[23]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13898), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [1]));
    defparam \temp_array[23]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [15]));
    defparam \temp_array[22]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [14]));
    defparam \temp_array[22]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [13]));
    defparam \temp_array[22]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [12]));
    defparam \temp_array[22]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [11]));
    defparam \temp_array[22]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [10]));
    defparam \temp_array[22]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [9]));
    defparam \temp_array[22]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [8]));
    defparam \temp_array[22]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [7]));
    defparam \temp_array[22]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [6]));
    defparam \temp_array[22]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [5]));
    defparam \temp_array[22]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [4]));
    defparam \temp_array[22]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [3]));
    defparam \temp_array[22]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [2]));
    defparam \temp_array[22]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[22]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13897), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [1]));
    defparam \temp_array[22]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [15]));
    defparam \temp_array[21]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [14]));
    defparam \temp_array[21]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [13]));
    defparam \temp_array[21]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [12]));
    defparam \temp_array[21]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [11]));
    defparam \temp_array[21]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [10]));
    defparam \temp_array[21]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [9]));
    defparam \temp_array[21]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [8]));
    defparam \temp_array[21]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [7]));
    defparam \temp_array[21]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [6]));
    defparam \temp_array[21]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [5]));
    defparam \temp_array[21]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [4]));
    defparam \temp_array[21]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [3]));
    defparam \temp_array[21]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [2]));
    defparam \temp_array[21]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[21]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13896), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [1]));
    defparam \temp_array[21]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [15]));
    defparam \temp_array[20]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [14]));
    defparam \temp_array[20]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [13]));
    defparam \temp_array[20]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [12]));
    defparam \temp_array[20]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [11]));
    defparam \temp_array[20]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [10]));
    defparam \temp_array[20]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [9]));
    defparam \temp_array[20]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [8]));
    defparam \temp_array[20]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [7]));
    defparam \temp_array[20]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [6]));
    defparam \temp_array[20]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [5]));
    defparam \temp_array[20]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [4]));
    defparam \temp_array[20]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [3]));
    defparam \temp_array[20]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [2]));
    defparam \temp_array[20]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[20]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13895), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [1]));
    defparam \temp_array[20]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [15]));
    defparam \temp_array[19]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [14]));
    defparam \temp_array[19]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [13]));
    defparam \temp_array[19]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [12]));
    defparam \temp_array[19]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [11]));
    defparam \temp_array[19]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [10]));
    defparam \temp_array[19]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [9]));
    defparam \temp_array[19]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [8]));
    defparam \temp_array[19]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [7]));
    defparam \temp_array[19]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [6]));
    defparam \temp_array[19]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [5]));
    defparam \temp_array[19]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [4]));
    defparam \temp_array[19]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [3]));
    defparam \temp_array[19]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [2]));
    defparam \temp_array[19]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[19]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13894), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [1]));
    defparam \temp_array[19]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [15]));
    defparam \temp_array[18]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [14]));
    defparam \temp_array[18]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [13]));
    defparam \temp_array[18]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [12]));
    defparam \temp_array[18]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [11]));
    defparam \temp_array[18]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [10]));
    defparam \temp_array[18]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [9]));
    defparam \temp_array[18]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [8]));
    defparam \temp_array[18]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [7]));
    defparam \temp_array[18]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [6]));
    defparam \temp_array[18]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [5]));
    defparam \temp_array[18]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [4]));
    defparam \temp_array[18]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [3]));
    defparam \temp_array[18]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [2]));
    defparam \temp_array[18]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[18]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13893), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [1]));
    defparam \temp_array[18]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [15]));
    defparam \temp_array[17]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [14]));
    defparam \temp_array[17]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [13]));
    defparam \temp_array[17]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [12]));
    defparam \temp_array[17]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [11]));
    defparam \temp_array[17]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [10]));
    defparam \temp_array[17]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [9]));
    defparam \temp_array[17]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [8]));
    defparam \temp_array[17]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [7]));
    defparam \temp_array[17]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [6]));
    defparam \temp_array[17]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [5]));
    defparam \temp_array[17]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [4]));
    defparam \temp_array[17]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [3]));
    defparam \temp_array[17]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [2]));
    defparam \temp_array[17]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[17]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13892), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [1]));
    defparam \temp_array[17]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [15]));
    defparam \temp_array[16]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [14]));
    defparam \temp_array[16]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [13]));
    defparam \temp_array[16]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [12]));
    defparam \temp_array[16]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [11]));
    defparam \temp_array[16]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [10]));
    defparam \temp_array[16]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [9]));
    defparam \temp_array[16]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [8]));
    defparam \temp_array[16]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [7]));
    defparam \temp_array[16]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [6]));
    defparam \temp_array[16]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [5]));
    defparam \temp_array[16]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [4]));
    defparam \temp_array[16]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [3]));
    defparam \temp_array[16]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [2]));
    defparam \temp_array[16]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[16]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13891), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [1]));
    defparam \temp_array[16]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [15]));
    defparam \temp_array[15]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [14]));
    defparam \temp_array[15]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [13]));
    defparam \temp_array[15]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [12]));
    defparam \temp_array[15]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [11]));
    defparam \temp_array[15]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [10]));
    defparam \temp_array[15]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [9]));
    defparam \temp_array[15]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [8]));
    defparam \temp_array[15]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [7]));
    defparam \temp_array[15]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [6]));
    defparam \temp_array[15]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [5]));
    defparam \temp_array[15]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [4]));
    defparam \temp_array[15]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [3]));
    defparam \temp_array[15]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [2]));
    defparam \temp_array[15]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[15]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13890), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [1]));
    defparam \temp_array[15]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [15]));
    defparam \temp_array[14]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [14]));
    defparam \temp_array[14]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [13]));
    defparam \temp_array[14]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [12]));
    defparam \temp_array[14]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [11]));
    defparam \temp_array[14]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [10]));
    defparam \temp_array[14]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [9]));
    defparam \temp_array[14]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [8]));
    defparam \temp_array[14]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [7]));
    defparam \temp_array[14]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [6]));
    defparam \temp_array[14]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [5]));
    defparam \temp_array[14]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [4]));
    defparam \temp_array[14]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [3]));
    defparam \temp_array[14]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [2]));
    defparam \temp_array[14]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[14]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13889), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [1]));
    defparam \temp_array[14]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [15]));
    defparam \temp_array[13]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [14]));
    defparam \temp_array[13]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [13]));
    defparam \temp_array[13]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [12]));
    defparam \temp_array[13]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [11]));
    defparam \temp_array[13]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [10]));
    defparam \temp_array[13]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [9]));
    defparam \temp_array[13]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [8]));
    defparam \temp_array[13]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [7]));
    defparam \temp_array[13]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [6]));
    defparam \temp_array[13]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [5]));
    defparam \temp_array[13]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [4]));
    defparam \temp_array[13]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [3]));
    defparam \temp_array[13]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [2]));
    defparam \temp_array[13]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[13]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13888), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [1]));
    defparam \temp_array[13]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [15]));
    defparam \temp_array[12]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [14]));
    defparam \temp_array[12]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [13]));
    defparam \temp_array[12]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [12]));
    defparam \temp_array[12]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [11]));
    defparam \temp_array[12]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [10]));
    defparam \temp_array[12]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [9]));
    defparam \temp_array[12]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [8]));
    defparam \temp_array[12]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [7]));
    defparam \temp_array[12]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [6]));
    defparam \temp_array[12]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [5]));
    defparam \temp_array[12]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [4]));
    defparam \temp_array[12]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [3]));
    defparam \temp_array[12]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [2]));
    defparam \temp_array[12]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[12]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13887), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [1]));
    defparam \temp_array[12]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [15]));
    defparam \temp_array[11]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [14]));
    defparam \temp_array[11]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [13]));
    defparam \temp_array[11]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [12]));
    defparam \temp_array[11]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [11]));
    defparam \temp_array[11]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [10]));
    defparam \temp_array[11]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [9]));
    defparam \temp_array[11]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [8]));
    defparam \temp_array[11]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [7]));
    defparam \temp_array[11]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [6]));
    defparam \temp_array[11]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [5]));
    defparam \temp_array[11]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [4]));
    defparam \temp_array[11]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [3]));
    defparam \temp_array[11]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [2]));
    defparam \temp_array[11]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[11]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13886), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [1]));
    defparam \temp_array[11]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [15]));
    defparam \temp_array[10]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [14]));
    defparam \temp_array[10]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [13]));
    defparam \temp_array[10]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [12]));
    defparam \temp_array[10]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [11]));
    defparam \temp_array[10]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [10]));
    defparam \temp_array[10]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [9]));
    defparam \temp_array[10]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [8]));
    defparam \temp_array[10]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [7]));
    defparam \temp_array[10]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [6]));
    defparam \temp_array[10]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [5]));
    defparam \temp_array[10]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [4]));
    defparam \temp_array[10]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [3]));
    defparam \temp_array[10]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [2]));
    defparam \temp_array[10]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[10]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10204), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [1]));
    defparam \temp_array[10]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [15]));
    defparam \temp_array[9]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [14]));
    defparam \temp_array[9]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [13]));
    defparam \temp_array[9]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [12]));
    defparam \temp_array[9]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [11]));
    defparam \temp_array[9]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [10]));
    defparam \temp_array[9]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [9]));
    defparam \temp_array[9]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [8]));
    defparam \temp_array[9]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [7]));
    defparam \temp_array[9]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[9]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10198), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [6]));
    defparam \temp_array[9]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [11]));
    defparam \temp_array[4]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [10]));
    defparam \temp_array[4]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [9]));
    defparam \temp_array[4]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [8]));
    defparam \temp_array[4]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [15]));
    defparam \temp_array[1]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [7]));
    defparam \temp_array[4]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [14]));
    defparam \temp_array[1]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [6]));
    defparam \temp_array[4]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [13]));
    defparam \temp_array[1]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [5]));
    defparam \temp_array[4]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [12]));
    defparam \temp_array[1]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [4]));
    defparam \temp_array[4]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [11]));
    defparam \temp_array[1]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [3]));
    defparam \temp_array[4]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [10]));
    defparam \temp_array[1]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [2]));
    defparam \temp_array[4]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [9]));
    defparam \temp_array[1]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[4]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10152), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [1]));
    defparam \temp_array[4]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [8]));
    defparam \temp_array[1]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [15]));
    defparam \temp_array[3]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [7]));
    defparam \temp_array[1]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [14]));
    defparam \temp_array[3]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [6]));
    defparam \temp_array[1]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [13]));
    defparam \temp_array[3]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [5]));
    defparam \temp_array[1]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [12]));
    defparam \temp_array[3]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [4]));
    defparam \temp_array[1]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [11]));
    defparam \temp_array[3]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [3]));
    defparam \temp_array[1]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [10]));
    defparam \temp_array[3]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [2]));
    defparam \temp_array[1]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [9]));
    defparam \temp_array[3]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [1]));
    defparam \temp_array[1]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [8]));
    defparam \temp_array[3]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10216), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[0] [15]));
    defparam \temp_array[0]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [7]));
    defparam \temp_array[3]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[0] [14]));
    defparam \temp_array[0]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [6]));
    defparam \temp_array[3]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\temp_array[0] [13]));
    defparam \temp_array[0]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [5]));
    defparam \temp_array[3]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [12]));
    defparam \temp_array[0]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [4]));
    defparam \temp_array[3]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [11]));
    defparam \temp_array[0]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [3]));
    defparam \temp_array[3]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [10]));
    defparam \temp_array[0]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [2]));
    defparam \temp_array[3]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [9]));
    defparam \temp_array[0]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[3]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n13885), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [1]));
    defparam \temp_array[3]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [8]));
    defparam \temp_array[0]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [15]));
    defparam \temp_array[2]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [7]));
    defparam \temp_array[0]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [14]));
    defparam \temp_array[2]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [6]));
    defparam \temp_array[0]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [13]));
    defparam \temp_array[2]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [5]));
    defparam \temp_array[0]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [12]));
    defparam \temp_array[2]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [4]));
    defparam \temp_array[0]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [11]));
    defparam \temp_array[2]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [3]));
    defparam \temp_array[0]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [10]));
    defparam \temp_array[2]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [2]));
    defparam \temp_array[0]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [9]));
    defparam \temp_array[2]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [1]));
    defparam \temp_array[0]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[2]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n10228), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [8]));
    defparam \temp_array[2]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[0]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10216), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [0]));
    defparam \temp_array[0]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i7 (.D(n14747), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[7]));
    defparam int_RHD_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* lut_function="((B (C+!(D)))+!A)" *) LUT4 i12209_4_lut (.A(n45), .B(n179), 
            .C(stm32_state[1]), .D(n14_adj_2609), .Z(n12_c));
    defparam i12209_4_lut.INIT = "0xd5dd";
    (* lut_function="(A+(B))", lineinfo="@4(542[3],675[10])" *) LUT4 i6536_2_lut (.A(\channel_array[0][15] ), 
            .B(n13967), .Z(n14739));
    defparam i6536_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@4(542[3],675[10])" *) LUT4 i6605_2_lut (.A(\channel_array[0][14] ), 
            .B(n13967), .Z(n14740));
    defparam i6605_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i6 (.D(n14746), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[6]));
    defparam int_RHD_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ \channel_array[0]_i0_i11  (.D(n14742), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][11] ));
    defparam \channel_array[0]_i0_i11 .REGSET = "RESET";
    defparam \channel_array[0]_i0_i11 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ \channel_array[0]_i0_i13  (.D(n14741), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][13] ));
    defparam \channel_array[0]_i0_i13 .REGSET = "RESET";
    defparam \channel_array[0]_i0_i13 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ \channel_array[0]_i0_i14  (.D(n14740), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][14] ));
    defparam \channel_array[0]_i0_i14 .REGSET = "RESET";
    defparam \channel_array[0]_i0_i14 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ \channel_array[0]_i0_i15  (.D(n14739), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(GND_net_2), .Q(\channel_array[0][15] ));
    defparam \channel_array[0]_i0_i15 .REGSET = "RESET";
    defparam \channel_array[0]_i0_i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))", lineinfo="@4(542[3],675[10])" *) LUT4 i6606_2_lut (.A(\channel_array[0][13] ), 
            .B(n13967), .Z(n14741));
    defparam i6606_2_lut.INIT = "0xeeee";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n19119), .CI0(n19119), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26082), .CI1(n26082), 
            .CO0(n26082), .S0(n133_adj_2810[31]));
    defparam stm32_counter_1606_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i9482_2_lut (.A(n41_adj_2611), .B(n17493), 
            .Z(n19658));
    defparam i9482_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@4(542[3],675[10])" *) LUT4 i6607_2_lut (.A(\channel_array[0][11] ), 
            .B(n13967), .Z(n14742));
    defparam i6607_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@4(542[3],675[10])" *) LUT4 i5315_3_lut (.A(int_RHD_TX_Byte[6]), 
            .B(n20866), .C(n4_adj_2597), .Z(n14746));
    defparam i5315_3_lut.INIT = "0x3a3a";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i1 (.D(n20870), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[1]));
    defparam int_RHD_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@4(542[3],675[10])" *) LUT4 i5316_3_lut (.A(int_RHD_TX_Byte[7]), 
            .B(n20866), .C(n4_adj_2597), .Z(n14747));
    defparam i5316_3_lut.INIT = "0x3a3a";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(data_array_send_count[2]), 
            .B(data_array_send_count[4]), .Z(n6_adj_2612));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut (.A(data_array_send_count[0]), 
            .B(data_array_send_count[3]), .C(data_array_send_count[1]), 
            .Z(n5_adj_2613));
    defparam i1_3_lut.INIT = "0xecec";
    (* lut_function="(!(A (B (C)+!B (C (D)))))" *) LUT4 i12195_4_lut (.A(data_array_send_count[6]), 
            .B(n5_adj_2613), .C(data_array_send_count[5]), .D(n6_adj_2612), 
            .Z(n16482));
    defparam i12195_4_lut.INIT = "0x5f7f";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_29 (.A(n16482), 
            .B(rhd_done_config), .C(n20858), .Z(n12848));
    defparam i1_3_lut_adj_29.INIT = "0xdcdc";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i12172_4_lut (.A(n3065), 
            .B(n4_adj_2614), .C(n17493), .D(o_reset_c), .Z(n13967));
    defparam i12172_4_lut.INIT = "0x0040";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(rhd_index[20]), 
            .B(rhd_index[24]), .C(rhd_index[23]), .D(rhd_index[26]), .Z(n42));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6609_2_lut (.A(NUM_DATA[30]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[30]));
    defparam i6609_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(rhd_index[25]), 
            .B(rhd_index[28]), .C(rhd_index[27]), .D(rhd_index[7]), .Z(n40_adj_2615));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(rhd_index[8]), 
            .B(rhd_index[17]), .C(rhd_index[10]), .D(rhd_index[19]), .Z(n41_adj_2616));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6610_2_lut (.A(NUM_DATA[29]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[29]));
    defparam i6610_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(rhd_index[9]), 
            .B(rhd_index[12]), .C(rhd_index[11]), .D(rhd_index[21]), .Z(n39_adj_2617));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6611_2_lut (.A(NUM_DATA[28]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[28]));
    defparam i6611_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i2 (.D(n20868), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[2]));
    defparam int_RHD_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i3 (.D(n20869), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[3]));
    defparam int_RHD_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i13_3_lut (.A(rhd_index[14]), .B(rhd_index[13]), 
            .C(rhd_index[29]), .Z(n38_c));
    defparam i13_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(rhd_index[6]), 
            .B(rhd_index[16]), .C(rhd_index[15]), .D(rhd_index[18]), .Z(n43_adj_2618));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(n39_adj_2617), 
            .B(n41_adj_2616), .C(n40_adj_2615), .D(n42), .Z(n48));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut_adj_30 (.A(n43_adj_2618), 
            .B(rhd_index[22]), .C(n38_c), .D(rhd_index[30]), .Z(n47_adj_2619));
    defparam i22_4_lut_adj_30.INIT = "0xfffe";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut (.A(n20844), .B(\rhd_index[5]_2 ), 
            .C(\rhd_index[4]_2 ), .Z(n20845));
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i1850_4_lut (.A(n20845), 
            .B(rhd_index[31]), .C(n47_adj_2619), .D(n48), .Z(n10179));
    defparam i1850_4_lut.INIT = "0xcccd";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut_adj_31 (.A(int_RHD_TX_Ready), 
            .B(n10179), .C(rhd_done_config), .Z(n13700));
    defparam i2_3_lut_adj_31.INIT = "0xdfdf";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_32 (.A(rhd_state[1]), 
            .B(rhd_state[0]), .Z(n4_adj_2614));
    defparam i1_2_lut_adj_32.INIT = "0x2222";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_33 (.A(full_cycle_count[29]), 
            .B(full_cycle_count[21]), .Z(n18_adj_2620));
    defparam i1_2_lut_adj_33.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut_adj_34 (.A(full_cycle_count[22]), 
            .B(full_cycle_count[30]), .C(full_cycle_count[14]), .D(n18_adj_2620), 
            .Z(n30));
    defparam i13_4_lut_adj_34.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(full_cycle_count[19]), 
            .B(full_cycle_count[23]), .C(full_cycle_count[20]), .D(full_cycle_count[24]), 
            .Z(n28));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut (.A(full_cycle_count[26]), 
            .B(full_cycle_count[16]), .C(full_cycle_count[15]), .D(full_cycle_count[18]), 
            .Z(n29_adj_2621));
    defparam i12_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(full_cycle_count[25]), 
            .B(full_cycle_count[28]), .C(full_cycle_count[27]), .D(full_cycle_count[17]), 
            .Z(n27_adj_2622));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(full_cycle_count[0]), 
            .B(full_cycle_count[1]), .C(full_cycle_count[2]), .D(full_cycle_count[3]), 
            .Z(n20164));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(full_cycle_count[5]), 
            .B(n20164), .C(full_cycle_count[4]), .Z(n8_adj_2623));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_adj_35 (.A(full_cycle_count[8]), 
            .B(full_cycle_count[10]), .Z(n6_adj_2624));
    defparam i2_2_lut_adj_35.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1_4_lut_adj_36 (.A(full_cycle_count[6]), 
            .B(full_cycle_count[9]), .C(n8_adj_2623), .D(full_cycle_count[7]), 
            .Z(n5_adj_2625));
    defparam i1_4_lut_adj_36.INIT = "0xccc8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut_adj_37 (.A(n27_adj_2622), 
            .B(n29_adj_2621), .C(n28), .D(n30), .Z(n20244));
    defparam i16_4_lut_adj_37.INIT = "0xfffe";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(full_cycle_count[12]), 
            .B(n5_adj_2625), .C(full_cycle_count[11]), .D(n6_adj_2624), 
            .Z(n20201));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1861_4_lut (.A(n20201), 
            .B(full_cycle_count[31]), .C(n20244), .D(full_cycle_count[13]), 
            .Z(n10235));
    defparam i1861_4_lut.INIT = "0xcdcf";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_38 (.A(stm32_state[1]), 
            .B(n22303), .C(n22304), .D(stm32_state[0]), .Z(n4_adj_2606));
    defparam i1_4_lut_adj_38.INIT = "0x5044";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6598_2_lut (.A(n133_adj_2810[0]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[0]));
    defparam i6598_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6612_2_lut (.A(NUM_DATA[27]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[27]));
    defparam i6612_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6597_2_lut (.A(n133_adj_2811[0]), 
            .B(n10179), .Z(n167_adj_2808[0]));
    defparam i6597_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6882_2_lut (.A(n133_adj_2810[31]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[31]));
    defparam i6882_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6881_2_lut (.A(n133_adj_2810[30]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[30]));
    defparam i6881_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6880_2_lut (.A(n133_adj_2810[29]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[29]));
    defparam i6880_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6879_2_lut (.A(n133_adj_2810[28]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[28]));
    defparam i6879_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6878_2_lut (.A(n133_adj_2810[27]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[27]));
    defparam i6878_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6877_2_lut (.A(n133_adj_2810[26]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[26]));
    defparam i6877_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6876_2_lut (.A(n133_adj_2810[25]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[25]));
    defparam i6876_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i6_3_lut (.A(n4_adj_2630), 
            .B(NUM_DATA[2]), .C(stm32_counter[2]), .Z(n6_adj_2631));
    defparam LessThan_14_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6875_2_lut (.A(n133_adj_2810[24]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[24]));
    defparam i6875_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i8_3_lut (.A(n6_adj_2631), 
            .B(NUM_DATA[3]), .C(stm32_counter[3]), .Z(n8_adj_2632));
    defparam LessThan_14_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i10_3_lut (.A(n8_adj_2632), 
            .B(NUM_DATA[4]), .C(stm32_counter[4]), .Z(n10_adj_2633));
    defparam LessThan_14_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i12_3_lut (.A(n10_adj_2633), 
            .B(NUM_DATA[5]), .C(stm32_counter[5]), .Z(n12_adj_2634));
    defparam LessThan_14_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i14_3_lut (.A(n12_adj_2634), 
            .B(NUM_DATA[6]), .C(stm32_counter[6]), .Z(n14_adj_2635));
    defparam LessThan_14_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i16_3_lut (.A(n14_adj_2635), 
            .B(NUM_DATA[7]), .C(stm32_counter[7]), .Z(n16_adj_2636));
    defparam LessThan_14_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6874_2_lut (.A(n133_adj_2810[23]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[23]));
    defparam i6874_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i18_3_lut (.A(n16_adj_2636), 
            .B(NUM_DATA[8]), .C(stm32_counter[8]), .Z(n18_adj_2637));
    defparam LessThan_14_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i20_3_lut (.A(n18_adj_2637), 
            .B(NUM_DATA[9]), .C(stm32_counter[9]), .Z(n20));
    defparam LessThan_14_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i22_3_lut (.A(n20), 
            .B(NUM_DATA[10]), .C(stm32_counter[10]), .Z(n22));
    defparam LessThan_14_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i24_3_lut (.A(n22), 
            .B(NUM_DATA[11]), .C(stm32_counter[11]), .Z(n24));
    defparam LessThan_14_i24_3_lut.INIT = "0x8e8e";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_33 (.A0(GND_net), 
            .B0(\NUM_DATA[31] ), .C0(VCC_net), .D0(n18933), .CI0(n18933), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n25812), .CI1(n25812), 
            .CO0(n25812), .S0(n167_adj_2807[31]));
    defparam sub_560_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_33.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i26_3_lut (.A(n24), 
            .B(NUM_DATA[12]), .C(stm32_counter[12]), .Z(n26_adj_2638));
    defparam LessThan_14_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i28_3_lut (.A(n26_adj_2638), 
            .B(NUM_DATA[13]), .C(stm32_counter[13]), .Z(n28_adj_2639));
    defparam LessThan_14_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i30_3_lut (.A(n28_adj_2639), 
            .B(NUM_DATA[14]), .C(stm32_counter[14]), .Z(n30_adj_2640));
    defparam LessThan_14_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i32_3_lut (.A(n30_adj_2640), 
            .B(NUM_DATA[15]), .C(stm32_counter[15]), .Z(n32));
    defparam LessThan_14_i32_3_lut.INIT = "0x8e8e";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[23]), .C0(VCC_net), .D0(n18925), .CI0(n18925), 
            .A1(GND_net), .B1(NUM_DATA[24]), .C1(VCC_net), .D1(n25800), 
            .CI1(n25800), .CO0(n25800), .CO1(n18927), .S0(n47), .S1(n49));
    defparam sub_560_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i34_3_lut (.A(n32), 
            .B(NUM_DATA[16]), .C(stm32_counter[16]), .Z(n34));
    defparam LessThan_14_i34_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i36_3_lut (.A(n34), 
            .B(NUM_DATA[17]), .C(stm32_counter[17]), .Z(n36));
    defparam LessThan_14_i36_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i38_3_lut (.A(n36), 
            .B(NUM_DATA[18]), .C(stm32_counter[18]), .Z(n38_adj_2641));
    defparam LessThan_14_i38_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i40_3_lut (.A(n38_adj_2641), 
            .B(NUM_DATA[19]), .C(stm32_counter[19]), .Z(n40_adj_2642));
    defparam LessThan_14_i40_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i42_3_lut (.A(n40_adj_2642), 
            .B(NUM_DATA[20]), .C(stm32_counter[20]), .Z(n42_adj_2643));
    defparam LessThan_14_i42_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i44_3_lut (.A(n42_adj_2643), 
            .B(NUM_DATA[21]), .C(stm32_counter[21]), .Z(n44));
    defparam LessThan_14_i44_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i46_3_lut (.A(n44), 
            .B(NUM_DATA[22]), .C(stm32_counter[22]), .Z(n46_adj_2644));
    defparam LessThan_14_i46_3_lut.INIT = "0x8e8e";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[21]), .C0(VCC_net), .D0(n18923), .CI0(n18923), 
            .A1(GND_net), .B1(NUM_DATA[22]), .C1(VCC_net), .D1(n25797), 
            .CI1(n25797), .CO0(n25797), .CO1(n18925), .S0(n43), .S1(n45_c));
    defparam sub_560_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i48_3_lut (.A(n46_adj_2644), 
            .B(NUM_DATA[23]), .C(stm32_counter[23]), .Z(n48_adj_2645));
    defparam LessThan_14_i48_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i50_3_lut (.A(n48_adj_2645), 
            .B(NUM_DATA[24]), .C(stm32_counter[24]), .Z(n50));
    defparam LessThan_14_i50_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i52_3_lut (.A(n50), 
            .B(NUM_DATA[25]), .C(stm32_counter[25]), .Z(n52));
    defparam LessThan_14_i52_3_lut.INIT = "0x8e8e";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[7]), .C0(VCC_net), .D0(n18909), .CI0(n18909), 
            .A1(GND_net), .B1(NUM_DATA[8]), .C1(VCC_net), .D1(n25776), 
            .CI1(n25776), .CO0(n25776), .CO1(n18911), .S0(n167_adj_2807[7]), 
            .S1(n17));
    defparam sub_560_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i54_3_lut (.A(n52), 
            .B(NUM_DATA[26]), .C(stm32_counter[26]), .Z(n54));
    defparam LessThan_14_i54_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i56_3_lut (.A(n54), 
            .B(NUM_DATA[27]), .C(stm32_counter[27]), .Z(n56));
    defparam LessThan_14_i56_3_lut.INIT = "0x8e8e";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[5]), .C0(VCC_net), .D0(n18907), .CI0(n18907), 
            .A1(GND_net), .B1(NUM_DATA[6]), .C1(VCC_net), .D1(n25773), 
            .CI1(n25773), .CO0(n25773), .CO1(n18909), .S0(n167_adj_2807[5]), 
            .S1(n167_adj_2807[6]));
    defparam sub_560_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i58_3_lut (.A(n56), 
            .B(NUM_DATA[28]), .C(stm32_counter[28]), .Z(n58));
    defparam LessThan_14_i58_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i60_3_lut (.A(n58), 
            .B(NUM_DATA[29]), .C(stm32_counter[29]), .Z(n60));
    defparam LessThan_14_i60_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i62_3_lut (.A(n60), 
            .B(NUM_DATA[30]), .C(stm32_counter[30]), .Z(n62));
    defparam LessThan_14_i62_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C))+!A (B+(C)))", lineinfo="@4(168[9],168[22])" *) LUT4 i7739_3_lut (.A(\NUM_DATA[31] ), 
            .B(stm32_counter[31]), .C(n62), .Z(n1221));
    defparam i7739_3_lut.INIT = "0xd4d4";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[19]), .C0(VCC_net), .D0(n18921), .CI0(n18921), 
            .A1(GND_net), .B1(NUM_DATA[20]), .C1(VCC_net), .D1(n25794), 
            .CI1(n25794), .CO0(n25794), .CO1(n18923), .S0(n39), .S1(n41));
    defparam sub_560_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6873_2_lut (.A(n133_adj_2810[22]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[22]));
    defparam i6873_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6872_2_lut (.A(n133_adj_2810[21]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[21]));
    defparam i6872_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6871_2_lut (.A(n133_adj_2810[20]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[20]));
    defparam i6871_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6870_2_lut (.A(n133_adj_2810[19]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[19]));
    defparam i6870_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6869_2_lut (.A(n133_adj_2810[18]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[18]));
    defparam i6869_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6868_2_lut (.A(n133_adj_2810[17]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[17]));
    defparam i6868_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6867_2_lut (.A(n133_adj_2810[16]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[16]));
    defparam i6867_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6866_2_lut (.A(n133_adj_2810[15]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[15]));
    defparam i6866_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6865_2_lut (.A(n133_adj_2810[14]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[14]));
    defparam i6865_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6864_2_lut (.A(n133_adj_2810[13]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[13]));
    defparam i6864_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6863_2_lut (.A(n133_adj_2810[12]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[12]));
    defparam i6863_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6862_2_lut (.A(n133_adj_2810[11]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[11]));
    defparam i6862_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6861_2_lut (.A(n133_adj_2810[10]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[10]));
    defparam i6861_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6860_2_lut (.A(n133_adj_2810[9]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[9]));
    defparam i6860_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6859_2_lut (.A(n133_adj_2810[8]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[8]));
    defparam i6859_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6858_2_lut (.A(n133_adj_2810[7]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[7]));
    defparam i6858_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6857_2_lut (.A(n133_adj_2810[6]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[6]));
    defparam i6857_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6856_2_lut (.A(n133_adj_2810[5]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[5]));
    defparam i6856_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6855_2_lut (.A(n133_adj_2810[4]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[4]));
    defparam i6855_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6854_2_lut (.A(n133_adj_2810[3]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[3]));
    defparam i6854_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6853_2_lut (.A(n133_adj_2810[2]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[2]));
    defparam i6853_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(498[23],498[36])" *) LUT4 i6852_2_lut (.A(n133_adj_2810[1]), 
            .B(stm32_state[0]), .Z(n167_adj_2809[1]));
    defparam i6852_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6851_2_lut (.A(n133_adj_2811[31]), 
            .B(n10179), .Z(n167_adj_2808[31]));
    defparam i6851_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6850_2_lut (.A(n133_adj_2811[30]), 
            .B(n10179), .Z(n167_adj_2808[30]));
    defparam i6850_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6849_2_lut (.A(n133_adj_2811[29]), 
            .B(n10179), .Z(n167_adj_2808[29]));
    defparam i6849_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6848_2_lut (.A(n133_adj_2811[28]), 
            .B(n10179), .Z(n167_adj_2808[28]));
    defparam i6848_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6847_2_lut (.A(n133_adj_2811[27]), 
            .B(n10179), .Z(n167_adj_2808[27]));
    defparam i6847_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6846_2_lut (.A(n133_adj_2811[26]), 
            .B(n10179), .Z(n167_adj_2808[26]));
    defparam i6846_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6845_2_lut (.A(n133_adj_2811[25]), 
            .B(n10179), .Z(n167_adj_2808[25]));
    defparam i6845_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6844_2_lut (.A(n133_adj_2811[24]), 
            .B(n10179), .Z(n167_adj_2808[24]));
    defparam i6844_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6843_2_lut (.A(n133_adj_2811[23]), 
            .B(n10179), .Z(n167_adj_2808[23]));
    defparam i6843_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6842_2_lut (.A(n133_adj_2811[22]), 
            .B(n10179), .Z(n167_adj_2808[22]));
    defparam i6842_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6841_2_lut (.A(n133_adj_2811[21]), 
            .B(n10179), .Z(n167_adj_2808[21]));
    defparam i6841_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6840_2_lut (.A(n133_adj_2811[20]), 
            .B(n10179), .Z(n167_adj_2808[20]));
    defparam i6840_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_39 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(n17493));
    defparam i1_2_lut_adj_39.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6839_2_lut (.A(n133_adj_2811[19]), 
            .B(n10179), .Z(n167_adj_2808[19]));
    defparam i6839_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6838_2_lut (.A(n133_adj_2811[18]), 
            .B(n10179), .Z(n167_adj_2808[18]));
    defparam i6838_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6837_2_lut (.A(n133_adj_2811[17]), 
            .B(n10179), .Z(n167_adj_2808[17]));
    defparam i6837_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6836_2_lut (.A(n133_adj_2811[16]), 
            .B(n10179), .Z(n167_adj_2808[16]));
    defparam i6836_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6835_2_lut (.A(n133_adj_2811[15]), 
            .B(n10179), .Z(n167_adj_2808[15]));
    defparam i6835_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6834_2_lut (.A(n133_adj_2811[14]), 
            .B(n10179), .Z(n167_adj_2808[14]));
    defparam i6834_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6833_2_lut (.A(n133_adj_2811[13]), 
            .B(n10179), .Z(n167_adj_2808[13]));
    defparam i6833_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6832_2_lut (.A(n133_adj_2811[12]), 
            .B(n10179), .Z(n167_adj_2808[12]));
    defparam i6832_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6831_2_lut (.A(n133_adj_2811[11]), 
            .B(n10179), .Z(n167_adj_2808[11]));
    defparam i6831_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6830_2_lut (.A(n133_adj_2811[10]), 
            .B(n10179), .Z(n167_adj_2808[10]));
    defparam i6830_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6829_2_lut (.A(n133_adj_2811[9]), 
            .B(n10179), .Z(n167_adj_2808[9]));
    defparam i6829_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6828_2_lut (.A(n133_adj_2811[8]), 
            .B(n10179), .Z(n167_adj_2808[8]));
    defparam i6828_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@4(487[8],487[32])" *) LUT4 LessThan_14_i4_4_lut (.A(NUM_DATA[0]), 
            .B(NUM_DATA[1]), .C(stm32_counter[1]), .D(stm32_counter[0]), 
            .Z(n4_adj_2630));
    defparam LessThan_14_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6827_2_lut (.A(n133_adj_2811[7]), 
            .B(n10179), .Z(n167_adj_2808[7]));
    defparam i6827_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6826_2_lut (.A(n133_adj_2811[6]), 
            .B(n10179), .Z(n167_adj_2808[6]));
    defparam i6826_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6825_2_lut (.A(n133_adj_2811[5]), 
            .B(n10179), .Z(n167_adj_2808[5]));
    defparam i6825_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6824_2_lut (.A(n133_adj_2811[4]), 
            .B(n10179), .Z(n167_adj_2808[4]));
    defparam i6824_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6823_2_lut (.A(n133_adj_2811[3]), 
            .B(n10179), .Z(n167_adj_2808[3]));
    defparam i6823_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6613_2_lut (.A(NUM_DATA[26]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[26]));
    defparam i6613_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6822_2_lut (.A(n133_adj_2811[2]), 
            .B(n10179), .Z(n167_adj_2808[2]));
    defparam i6822_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(610[22],610[31])" *) LUT4 i6821_2_lut (.A(n133_adj_2811[1]), 
            .B(n10179), .Z(n167_adj_2808[1]));
    defparam i6821_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6820_2_lut (.A(n133[31]), 
            .B(n10235), .Z(n167[31]));
    defparam i6820_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6819_2_lut (.A(n133[30]), 
            .B(n10235), .Z(n167[30]));
    defparam i6819_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6818_2_lut (.A(n133[29]), 
            .B(n10235), .Z(n167[29]));
    defparam i6818_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6817_2_lut (.A(n133[28]), 
            .B(n10235), .Z(n167[28]));
    defparam i6817_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6816_2_lut (.A(n133[27]), 
            .B(n10235), .Z(n167[27]));
    defparam i6816_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6815_2_lut (.A(n133[26]), 
            .B(n10235), .Z(n167[26]));
    defparam i6815_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6814_2_lut (.A(n133[25]), 
            .B(n10235), .Z(n167[25]));
    defparam i6814_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6813_2_lut (.A(n133[24]), 
            .B(n10235), .Z(n167[24]));
    defparam i6813_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6812_2_lut (.A(n133[23]), 
            .B(n10235), .Z(n167[23]));
    defparam i6812_2_lut.INIT = "0x8888";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+((D)+!C))))", lineinfo="@4(171[9],171[20])" *) LUT4 i7841_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[0]), .C(\stm32_state[3] ), .D(\stm32_state[2] ), 
            .Z(n41_adj_2611));
    defparam i7841_4_lut.INIT = "0x0810";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6811_2_lut (.A(n133[22]), 
            .B(n10235), .Z(n167[22]));
    defparam i6811_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6810_2_lut (.A(n133[21]), 
            .B(n10235), .Z(n167[21]));
    defparam i6810_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6809_2_lut (.A(n133[20]), 
            .B(n10235), .Z(n167[20]));
    defparam i6809_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6808_2_lut (.A(n133[19]), 
            .B(n10235), .Z(n167[19]));
    defparam i6808_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B)))" *) LUT4 i12148_2_lut (.A(n8_adj_2741), .B(n13763), 
            .Z(n13901));
    defparam i12148_2_lut.INIT = "0x1111";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6807_2_lut (.A(n133[18]), 
            .B(n10235), .Z(n167[18]));
    defparam i6807_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6806_2_lut (.A(n133[17]), 
            .B(n10235), .Z(n167[17]));
    defparam i6806_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6805_2_lut (.A(n133[16]), 
            .B(n10235), .Z(n167[16]));
    defparam i6805_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2748), .D(n13616), .Z(n10220));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(494[19],494[32])" *) LUT4 i12125_2_lut_3_lut_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2749), .D(n13616), .Z(n13892));
    defparam i12125_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6804_2_lut (.A(n133[15]), 
            .B(n10235), .Z(n167[15]));
    defparam i6804_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6803_2_lut (.A(n133[14]), 
            .B(n10235), .Z(n167[14]));
    defparam i6803_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B)))" *) LUT4 i12145_2_lut (.A(n8_adj_2741), .B(n13759), 
            .Z(n13900));
    defparam i12145_2_lut.INIT = "0x1111";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6802_2_lut (.A(n133[13]), 
            .B(n10235), .Z(n167[13]));
    defparam i6802_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6801_2_lut (.A(n133[12]), 
            .B(n10235), .Z(n167[12]));
    defparam i6801_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6800_2_lut (.A(n133[11]), 
            .B(n10235), .Z(n167[11]));
    defparam i6800_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6799_2_lut (.A(n133[10]), 
            .B(n10235), .Z(n167[10]));
    defparam i6799_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6798_2_lut (.A(n133[9]), 
            .B(n10235), .Z(n167[9]));
    defparam i6798_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(494[19],494[32])" *) LUT4 i12104_2_lut_3_lut_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2764), .D(n13616), .Z(n13888));
    defparam i12104_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_40 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2765), .D(n13616), .Z(n10198));
    defparam i1_2_lut_3_lut_4_lut_adj_40.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_41 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2766), .D(n13616), .Z(n10158));
    defparam i1_2_lut_3_lut_4_lut_adj_41.INIT = "0x0200";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6797_2_lut (.A(n133[8]), 
            .B(n10235), .Z(n167[8]));
    defparam i6797_2_lut.INIT = "0x8888";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[25]), .D0(n19039), .CI0(n19039), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[26]), .D1(n25968), 
            .CI1(n25968), .CO0(n25968), .CO1(n19041), .S0(n133[25]), 
            .S1(n133[26]));
    defparam full_cycle_count_1610_add_4_27.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B)))" *) LUT4 i12142_2_lut (.A(n8_adj_2741), .B(n13755), 
            .Z(n13899));
    defparam i12142_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_42 (.A(n13616), 
            .B(n8_adj_2765), .C(stm32_counter[1]), .D(stm32_counter[0]), 
            .Z(n10176));
    defparam i1_2_lut_3_lut_4_lut_adj_42.INIT = "0x0002";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6796_2_lut (.A(n133[7]), 
            .B(n10235), .Z(n167[7]));
    defparam i6796_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_43 (.A(n13616), 
            .B(n8_adj_2765), .C(stm32_counter[1]), .D(stm32_counter[0]), 
            .Z(n10204));
    defparam i1_2_lut_3_lut_4_lut_adj_43.INIT = "0x0020";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_44 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2748), .D(n13616), .Z(n10216));
    defparam i1_2_lut_3_lut_4_lut_adj_44.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_45 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2766), .D(n13616), .Z(n10152));
    defparam i1_2_lut_3_lut_4_lut_adj_45.INIT = "0x0100";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n19117), .CI0(n19117), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n26079), 
            .CI1(n26079), .CO0(n26079), .CO1(n19119), .S0(n133_adj_2810[29]), 
            .S1(n133_adj_2810[30]));
    defparam stm32_counter_1606_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6795_2_lut (.A(n133[6]), 
            .B(n10235), .Z(n167[6]));
    defparam i6795_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6794_2_lut (.A(n133[5]), 
            .B(n10235), .Z(n167[5]));
    defparam i6794_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@4(494[19],494[32])" *) LUT4 i12079_2_lut_3_lut_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2764), .D(n13616), .Z(n13887));
    defparam i12079_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@4(494[19],494[32])" *) LUT4 i12122_2_lut_3_lut_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2749), .D(n13616), .Z(n13891));
    defparam i12122_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6793_2_lut (.A(n133[4]), 
            .B(n10235), .Z(n167[4]));
    defparam i6793_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_46 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2748), .D(n13616), .Z(n10228));
    defparam i1_2_lut_3_lut_4_lut_adj_46.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@4(494[19],494[32])" *) LUT4 i12128_2_lut_3_lut_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2749), .D(n13616), .Z(n13893));
    defparam i12128_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@4(494[19],494[32])" *) LUT4 i12082_2_lut_3_lut_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2764), .D(n13616), .Z(n13889));
    defparam i12082_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_47 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2766), .D(n13616), .Z(n10166));
    defparam i1_2_lut_3_lut_4_lut_adj_47.INIT = "0x0400";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6792_2_lut (.A(n133[3]), 
            .B(n10235), .Z(n167[3]));
    defparam i6792_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C+(D))+!B !(C (D)))+!A ((C+(D))+!B)))", lineinfo="@4(171[9],171[20])" *) LUT4 i13_4_lut_adj_48 (.A(stm32_state[0]), 
            .B(\stm32_state[3] ), .C(\stm32_state[2] ), .D(stm32_state[1]), 
            .Z(n20796));
    defparam i13_4_lut_adj_48.INIT = "0x200c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6614_2_lut (.A(NUM_DATA[25]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[25]));
    defparam i6614_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (D)+!A (B (D)+!B !(C+!(D)))))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[0]), .D(n20242), .Z(n6_adj_2779));
    defparam i1_3_lut_4_lut.INIT = "0x10ff";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6791_2_lut (.A(n133[2]), 
            .B(n10235), .Z(n167[2]));
    defparam i6791_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(625[31],625[47])" *) LUT4 i6790_2_lut (.A(n133[1]), 
            .B(n10235), .Z(n167[1]));
    defparam i6790_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+(C (D)+!C !(D)))+!A (B+!(C))))", lineinfo="@4(171[9],171[20])" *) LUT4 i21_4_lut (.A(stm32_state[1]), 
            .B(\stm32_state[3] ), .C(\stm32_state[2] ), .D(stm32_state[0]), 
            .Z(n20802));
    defparam i21_4_lut.INIT = "0x1230";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@4(632[27],632[38])" *) LUT4 i15_2_lut (.A(alt_counter[0]), 
            .B(alt_counter[1]), .Z(n20822));
    defparam i15_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B+!(C)))", lineinfo="@4(494[19],494[32])" *) LUT4 equal_233_i8_2_lut_3_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[2]), .Z(n8_adj_2766));
    defparam equal_233_i8_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(494[19],494[32])" *) LUT4 equal_237_i8_2_lut_3_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[2]), .Z(n8_adj_2748));
    defparam equal_237_i8_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (C)))", lineinfo="@4(494[19],494[32])" *) LUT4 i6573_3_lut_4_lut (.A(n15993), 
            .B(n8_adj_2766), .C(n2920), .D(int_FIFO_Q[6]), .Z(n1919[6]));
    defparam i6573_3_lut_4_lut.INIT = "0x2f0f";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (C)))", lineinfo="@4(494[19],494[32])" *) LUT4 i6574_3_lut_4_lut (.A(n15993), 
            .B(n8_adj_2766), .C(n2920), .D(int_FIFO_Q[5]), .Z(n1919[5]));
    defparam i6574_3_lut_4_lut.INIT = "0x2f0f";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (C)))", lineinfo="@4(494[19],494[32])" *) LUT4 i6567_3_lut_4_lut (.A(n15993), 
            .B(n8_adj_2766), .C(n2920), .D(int_FIFO_Q[7]), .Z(n1919[7]));
    defparam i6567_3_lut_4_lut.INIT = "0x2f0f";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (C)))", lineinfo="@4(494[19],494[32])" *) LUT4 i6556_3_lut_4_lut (.A(n15993), 
            .B(n8_adj_2766), .C(n2920), .D(int_FIFO_Q[8]), .Z(n1919[8]));
    defparam i6556_3_lut_4_lut.INIT = "0x2f0f";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (C)))", lineinfo="@4(494[19],494[32])" *) LUT4 i6547_3_lut_4_lut (.A(n15993), 
            .B(n8_adj_2766), .C(n2920), .D(int_FIFO_Q[13]), .Z(n1919[13]));
    defparam i6547_3_lut_4_lut.INIT = "0x2f0f";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (C)))", lineinfo="@4(494[19],494[32])" *) LUT4 i6542_3_lut_4_lut (.A(n15993), 
            .B(n8_adj_2766), .C(n2920), .D(int_FIFO_Q[15]), .Z(n1919[15]));
    defparam i6542_3_lut_4_lut.INIT = "0x2f0f";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (C)))", lineinfo="@4(494[19],494[32])" *) LUT4 i6548_3_lut_4_lut (.A(n15993), 
            .B(n8_adj_2766), .C(n2920), .D(int_FIFO_Q[12]), .Z(n1919[12]));
    defparam i6548_3_lut_4_lut.INIT = "0x2f0f";
    (* lut_function="((B+!(C))+!A)", lineinfo="@4(494[19],494[32])" *) LUT4 equal_225_i8_2_lut_3_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[2]), .Z(n8_adj_2764));
    defparam equal_225_i8_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="((B+(C))+!A)", lineinfo="@4(494[19],494[32])" *) LUT4 equal_229_i8_2_lut_3_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[2]), .Z(n8_adj_2765));
    defparam equal_229_i8_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6615_2_lut (.A(NUM_DATA[24]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[24]));
    defparam i6615_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6616_2_lut (.A(NUM_DATA[23]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[23]));
    defparam i6616_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@4(494[19],494[32])" *) LUT4 i12131_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(n13755), .D(stm32_counter[2]), .Z(n13895));
    defparam i12131_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(A+((C)+!B))", lineinfo="@4(494[19],494[32])" *) LUT4 equal_221_i8_2_lut_3_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[2]), .Z(n8_adj_2749));
    defparam equal_221_i8_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@4(494[19],494[32])" *) LUT4 i12134_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(n13759), .D(stm32_counter[2]), .Z(n13896));
    defparam i12134_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@4(494[19],494[32])" *) LUT4 i12139_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(n4_adj_2784), .D(stm32_counter[2]), 
            .Z(n13898));
    defparam i12139_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6617_2_lut (.A(NUM_DATA[22]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[22]));
    defparam i6617_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+!(D))+!B)))", lineinfo="@4(494[19],494[32])" *) LUT4 i12137_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(n13763), .D(stm32_counter[2]), .Z(n13897));
    defparam i12137_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6618_2_lut (.A(NUM_DATA[21]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[21]));
    defparam i6618_2_lut.INIT = "0x2222";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n19115), .CI0(n19115), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n26076), 
            .CI1(n26076), .CO0(n26076), .CO1(n19117), .S0(n133_adj_2810[27]), 
            .S1(n133_adj_2810[28]));
    defparam stm32_counter_1606_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i2_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(n4_adj_2784), .D(stm32_counter[2]), 
            .Z(n10182));
    defparam i2_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i12086_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(n13763), .D(stm32_counter[2]), .Z(n13905));
    defparam i12086_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(431[3],536[11])" *) LUT4 i3_4_lut_adj_49 (.A(n6_adj_2779), 
            .B(n13694), .C(stm32_counter[1]), .D(stm32_counter[2]), .Z(n5));
    defparam i3_4_lut_adj_49.INIT = "0x8000";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 equal_213_i8_2_lut_3_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(stm32_counter[2]), .Z(n8_adj_2741));
    defparam equal_213_i8_2_lut_3_lut.INIT = "0xf7f7";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i12088_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(n13759), .D(stm32_counter[2]), .Z(n13904));
    defparam i12088_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i12152_2_lut_3_lut_4_lut (.A(stm32_counter[3]), 
            .B(stm32_counter[4]), .C(n13755), .D(stm32_counter[2]), .Z(n13903));
    defparam i12152_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(!((B)+!A))", lineinfo="@4(491[7],495[14])" *) LUT4 i6695_2_lut (.A(int_FIFO_Q[0]), 
            .B(n12742), .Z(n1919[0]));
    defparam i6695_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6619_2_lut (.A(NUM_DATA[20]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[20]));
    defparam i6619_2_lut.INIT = "0x2222";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i1_2_lut_3_lut (.A(\stm32_state[2] ), 
            .B(stm32_state[0]), .C(stm32_state[1]), .Z(n171_adj_2785));
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C)))", lineinfo="@4(431[3],536[11])" *) LUT4 i1_2_lut_3_lut_adj_50 (.A(\stm32_state[2] ), 
            .B(stm32_state[0]), .C(stm32_state[1]), .Z(n169));
    defparam i1_2_lut_3_lut_adj_50.INIT = "0x8080";
    (* lut_function="(A (C+!(D))+!A (B (C)))" *) LUT4 i48_4_lut_4_lut (.A(\stm32_state[3] ), 
            .B(n1221), .C(\stm32_state[2] ), .D(n115), .Z(n75));
    defparam i48_4_lut_4_lut.INIT = "0xe0ea";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(\stm32_state[3] ), 
            .B(n1221), .C(n171_adj_2785), .D(n17493), .Z(n10192));
    defparam i2_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6620_2_lut (.A(NUM_DATA[19]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[19]));
    defparam i6620_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A (D)))", lineinfo="@4(607[7],662[14])" *) LUT4 i1_3_lut_4_lut_adj_51 (.A(n4_adj_2614), 
            .B(n13700), .C(n17493), .D(int_RHD_SPI_MISO_N_2552), .Z(n13913));
    defparam i1_3_lut_4_lut_adj_51.INIT = "0x20ff";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6621_2_lut (.A(NUM_DATA[18]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[18]));
    defparam i6621_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i6501_2_lut (.A(stm32_counter[0]), .B(stm32_counter[1]), 
            .Z(n15993));
    defparam i6501_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6622_2_lut (.A(NUM_DATA[17]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[17]));
    defparam i6622_2_lut.INIT = "0x2222";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@4(542[3],675[10])" *) LUT4 i1_3_lut_4_lut_adj_52 (.A(int_RHD_TX_Ready), 
            .B(n4_adj_2614), .C(n10179), .D(n17493), .Z(n20858));
    defparam i1_3_lut_4_lut_adj_52.INIT = "0x0800";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n19113), .CI0(n19113), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n26073), 
            .CI1(n26073), .CO0(n26073), .CO1(n19115), .S0(n133_adj_2810[25]), 
            .S1(n133_adj_2810[26]));
    defparam stm32_counter_1606_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n19111), .CI0(n19111), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n26070), 
            .CI1(n26070), .CO0(n26070), .CO1(n19113), .S0(n133_adj_2810[23]), 
            .S1(n133_adj_2810[24]));
    defparam stm32_counter_1606_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[23]), .D0(n19037), .CI0(n19037), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[24]), .D1(n25965), 
            .CI1(n25965), .CO0(n25965), .CO1(n19039), .S0(n133[23]), 
            .S1(n133[24]));
    defparam full_cycle_count_1610_add_4_25.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[21]), .D0(n19035), .CI0(n19035), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[22]), .D1(n25962), 
            .CI1(n25962), .CO0(n25962), .CO1(n19037), .S0(n133[21]), 
            .S1(n133[22]));
    defparam full_cycle_count_1610_add_4_23.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6623_2_lut (.A(NUM_DATA[16]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[16]));
    defparam i6623_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B)))" *) LUT4 i12106_2_lut (.A(n8_adj_2748), .B(n4_adj_2784), 
            .Z(n13885));
    defparam i12106_2_lut.INIT = "0x4444";
    (* lut_function="(A (B (C)+!B (D))+!A (B+(D)))", lineinfo="@4(565[10],565[31])" *) LUT4 mux_257_Mux_11_i63_4_lut_4_lut (.A(rhd_done_config), 
            .B(\rhd_index[5]_2 ), .C(n22337), .D(n23653), .Z(n10125[11]));
    defparam mux_257_Mux_11_i63_4_lut_4_lut.INIT = "0xf7c4";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6624_2_lut (.A(NUM_DATA[15]), 
            .B(maxfan_replicated_net_1492), .Z(NUM_DATA[15]));
    defparam i6624_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C))))", lineinfo="@4(565[10],565[31])" *) LUT4 i11688_3_lut_3_lut (.A(rhd_done_config), 
            .B(n14204), .C(\channel_array[0][14] ), .Z(n22351));
    defparam i11688_3_lut_3_lut.INIT = "0x7575";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6625_2_lut (.A(NUM_DATA[14]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[14]));
    defparam i6625_2_lut.INIT = "0x2222";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n19109), .CI0(n19109), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n26067), 
            .CI1(n26067), .CO0(n26067), .CO1(n19111), .S0(n133_adj_2810[21]), 
            .S1(n133_adj_2810[22]));
    defparam stm32_counter_1606_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n19107), .CI0(n19107), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n26064), 
            .CI1(n26064), .CO0(n26064), .CO1(n19109), .S0(n133_adj_2810[19]), 
            .S1(n133_adj_2810[20]));
    defparam stm32_counter_1606_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[19]), .D0(n19033), .CI0(n19033), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[20]), .D1(n25959), 
            .CI1(n25959), .CO0(n25959), .CO1(n19035), .S0(n133[19]), 
            .S1(n133[20]));
    defparam full_cycle_count_1610_add_4_21.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[17]), .D0(n19031), .CI0(n19031), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[18]), .D1(n25956), 
            .CI1(n25956), .CO0(n25956), .CO1(n19033), .S0(n133[17]), 
            .S1(n133[18]));
    defparam full_cycle_count_1610_add_4_19.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C+(D))+!B)))", lineinfo="@4(565[10],565[31])" *) LUT4 i1_3_lut_4_lut_4_lut (.A(rhd_done_config), 
            .B(\channel_array[0][12] ), .C(\rhd_index[0] ), .D(\rhd_index[2]_2 ), 
            .Z(n38));
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x555d";
    (* lut_function="(A (B (C (D))+!B (D))+!A (B (C+!(D))+!B (D)))", lineinfo="@4(565[10],565[31])" *) LUT4 \rhd_index[3]_bdd_4_lut_4_lut  (.A(rhd_done_config), 
            .B(\rhd_index[4]_2 ), .C(n22306), .D(\rhd_index[3]_2 ), .Z(n23650));
    defparam \rhd_index[3]_bdd_4_lut_4_lut .INIT = "0xf344";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6626_2_lut (.A(NUM_DATA[13]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[13]));
    defparam i6626_2_lut.INIT = "0x2222";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n19105), .CI0(n19105), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n26061), 
            .CI1(n26061), .CO0(n26061), .CO1(n19107), .S0(n133_adj_2810[17]), 
            .S1(n133_adj_2810[18]));
    defparam stm32_counter_1606_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[3]), .C0(VCC_net), .D0(n18905), .CI0(n18905), 
            .A1(GND_net), .B1(NUM_DATA[4]), .C1(VCC_net), .D1(n25770), 
            .CI1(n25770), .CO0(n25770), .CO1(n18907), .S0(n167_adj_2807[3]), 
            .S1(n167_adj_2807[4]));
    defparam sub_560_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[15]), .D0(n19029), .CI0(n19029), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[16]), .D1(n25953), 
            .CI1(n25953), .CO0(n25953), .CO1(n19031), .S0(n133[15]), 
            .S1(n133[16]));
    defparam full_cycle_count_1610_add_4_17.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n19103), .CI0(n19103), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n26058), 
            .CI1(n26058), .CO0(n26058), .CO1(n19105), .S0(n133_adj_2810[15]), 
            .S1(n133_adj_2810[16]));
    defparam stm32_counter_1606_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (B+(D)))", lineinfo="@4(565[10],565[31])" *) LUT4 mux_257_Mux_13_i63_4_lut_4_lut (.A(rhd_done_config), 
            .B(\rhd_index[5]_2 ), .C(n22349), .D(n31_adj_2787), .Z(n10125[13]));
    defparam mux_257_Mux_13_i63_4_lut_4_lut.INIT = "0xf7c4";
    (* lut_function="(!(A (B+!(C))))", lineinfo="@4(565[10],565[31])" *) LUT4 i11698_3_lut_3_lut (.A(rhd_done_config), 
            .B(n14204), .C(\channel_array[0][11] ), .Z(n22315));
    defparam i11698_3_lut_3_lut.INIT = "0x7575";
    (* lut_function="(A (B (C)+!B (D))+!A (B+(D)))", lineinfo="@4(565[10],565[31])" *) LUT4 mux_257_Mux_14_i63_4_lut_4_lut (.A(rhd_done_config), 
            .B(\rhd_index[5]_2 ), .C(n22354), .D(n31), .Z(n10125[14]));
    defparam mux_257_Mux_14_i63_4_lut_4_lut.INIT = "0xf7c4";
    (* lut_function="(!(A (B+!(D))+!A !((C)+!B)))", lineinfo="@4(565[10],565[31])" *) LUT4 mux_257_Mux_12_i46_4_lut_4_lut (.A(rhd_done_config), 
            .B(\rhd_index[3]_2 ), .C(n13022), .D(n22343), .Z(n46));
    defparam mux_257_Mux_12_i46_4_lut_4_lut.INIT = "0x7351";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6627_2_lut (.A(NUM_DATA[12]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[12]));
    defparam i6627_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+(C+!(D)))+!A (C)))", lineinfo="@4(565[10],565[31])" *) LUT4 i11731_4_lut_4_lut (.A(rhd_done_config), 
            .B(n14204), .C(\rhd_index[3]_2 ), .D(\channel_array[0][13] ), 
            .Z(n22344));
    defparam i11731_4_lut_4_lut.INIT = "0x0705";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n19101), .CI0(n19101), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n26055), 
            .CI1(n26055), .CO0(n26055), .CO1(n19103), .S0(n133_adj_2810[13]), 
            .S1(n133_adj_2810[14]));
    defparam stm32_counter_1606_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[13]), .D0(n19027), .CI0(n19027), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[14]), .D1(n25950), 
            .CI1(n25950), .CO0(n25950), .CO1(n19029), .S0(n133[13]), 
            .S1(n133[14]));
    defparam full_cycle_count_1610_add_4_15.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n19099), .CI0(n19099), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n26052), 
            .CI1(n26052), .CO0(n26052), .CO1(n19101), .S0(n133_adj_2810[11]), 
            .S1(n133_adj_2810[12]));
    defparam stm32_counter_1606_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(D))+!A !(B (C)+!B (D))))", lineinfo="@4(565[10],565[31])" *) LUT4 mux_257_Mux_13_i31_4_lut_4_lut (.A(rhd_done_config), 
            .B(\rhd_index[4]_2 ), .C(n20844), .D(n22344), .Z(n31_adj_2787));
    defparam mux_257_Mux_13_i31_4_lut_4_lut.INIT = "0x7340";
    (* lut_function="(A (B (C)+!B (D))+!A (B+(D)))", lineinfo="@4(565[10],565[31])" *) LUT4 i4929_4_lut_4_lut (.A(rhd_done_config), 
            .B(\rhd_index[5]_2 ), .C(n22324), .D(n3), .Z(n14220));
    defparam i4929_4_lut_4_lut.INIT = "0xf7c4";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i4 (.D(n20867), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[4]));
    defparam int_RHD_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i5 (.D(n20856), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[5]));
    defparam int_RHD_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i8 (.D(n10133), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[8]));
    defparam int_RHD_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i9 (.D(n20580), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[9]));
    defparam int_RHD_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i10 (.D(n16204), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[10]));
    defparam int_RHD_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i11 (.D(n10125[11]), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[11]));
    defparam int_RHD_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i12 (.D(n24127), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[12]));
    defparam int_RHD_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i13 (.D(n10125[13]), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[13]));
    defparam int_RHD_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i14 (.D(n10125[14]), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[14]));
    defparam int_RHD_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ int_RHD_TX_Byte_i0_i15 (.D(n12), 
            .SP(n4_adj_2597), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[15]));
    defparam int_RHD_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_RHD_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(542[3],675[10])" *) FD1P3XZ rhd_state_i0_i1 (.D(n2), 
            .SP(n17493), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_state[1]));
    defparam rhd_state_i0_i1.REGSET = "RESET";
    defparam rhd_state_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6628_2_lut (.A(NUM_DATA[11]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[11]));
    defparam i6628_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n13732), 
            .SP(n13924), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n20802), 
            .SP(n13924), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\stm32_state[2] ));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ stm32_state_i0_i3 (.D(n20796), 
            .SP(n13924), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\stm32_state[3] ));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ init_FIFO_Read_c (.D(n14736), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(init_FIFO_Read));
    defparam init_FIFO_Read_c.REGSET = "RESET";
    defparam init_FIFO_Read_c.SRMODE = "ASYNC";
    (* lineinfo="@4(632[27],632[38])" *) FD1P3XZ alt_counter_1612__i1 (.D(n20822), 
            .SP(n5_adj_2601), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(alt_counter[1]));
    defparam alt_counter_1612__i1.REGSET = "RESET";
    defparam alt_counter_1612__i1.SRMODE = "ASYNC";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n19097), .CI0(n19097), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n26049), 
            .CI1(n26049), .CO0(n26049), .CO1(n19099), .S0(n133_adj_2810[9]), 
            .S1(n133_adj_2810[10]));
    defparam stm32_counter_1606_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(491[10],491[27])" *) LUT4 i22_4_lut_adj_53 (.A(stm32_counter[15]), 
            .B(stm32_counter[13]), .C(stm32_counter[29]), .D(stm32_counter[3]), 
            .Z(n52_adj_2791));
    defparam i22_4_lut_adj_53.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(491[10],491[27])" *) LUT4 i20_4_lut (.A(stm32_counter[7]), 
            .B(stm32_counter[19]), .C(stm32_counter[14]), .D(stm32_counter[22]), 
            .Z(n50_adj_2792));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(491[10],491[27])" *) LUT4 i21_4_lut_adj_54 (.A(stm32_counter[5]), 
            .B(stm32_counter[10]), .C(stm32_counter[6]), .D(stm32_counter[20]), 
            .Z(n51_adj_2793));
    defparam i21_4_lut_adj_54.INIT = "0xfffe";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n19095), .CI0(n19095), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n26046), 
            .CI1(n26046), .CO0(n26046), .CO1(n19097), .S0(n133_adj_2810[7]), 
            .S1(n133_adj_2810[8]));
    defparam stm32_counter_1606_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6629_2_lut (.A(NUM_DATA[10]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[10]));
    defparam i6629_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(491[10],491[27])" *) LUT4 i19_4_lut (.A(stm32_counter[24]), 
            .B(stm32_counter[31]), .C(stm32_counter[4]), .D(stm32_counter[30]), 
            .Z(n49_adj_2794));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@4(491[10],491[27])" *) LUT4 i16_4_lut_adj_55 (.A(stm32_counter[0]), 
            .B(stm32_counter[18]), .C(stm32_counter[28]), .D(stm32_counter[8]), 
            .Z(n46_adj_2795));
    defparam i16_4_lut_adj_55.INIT = "0xfffd";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(491[10],491[27])" *) LUT4 i18_4_lut_adj_56 (.A(stm32_counter[26]), 
            .B(stm32_counter[12]), .C(stm32_counter[9]), .D(stm32_counter[17]), 
            .Z(n48_adj_2796));
    defparam i18_4_lut_adj_56.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(491[10],491[27])" *) LUT4 i17_4_lut_adj_57 (.A(stm32_counter[16]), 
            .B(stm32_counter[21]), .C(stm32_counter[11]), .D(stm32_counter[25]), 
            .Z(n47_adj_2797));
    defparam i17_4_lut_adj_57.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(491[10],491[27])" *) LUT4 i28_4_lut (.A(n49_adj_2794), 
            .B(n51_adj_2793), .C(n50_adj_2792), .D(n52_adj_2791), .Z(n58_adj_2798));
    defparam i28_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))", lineinfo="@4(491[10],491[27])" *) LUT4 i23_3_lut (.A(stm32_counter[27]), 
            .B(n46_adj_2795), .C(stm32_counter[23]), .Z(n53_adj_2799));
    defparam i23_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(491[10],491[27])" *) LUT4 i29_4_lut_adj_58 (.A(n53_adj_2799), 
            .B(n58_adj_2798), .C(n47_adj_2797), .D(n48_adj_2796), .Z(n20242));
    defparam i29_4_lut_adj_58.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6630_2_lut (.A(NUM_DATA[9]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[9]));
    defparam i6630_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6631_2_lut (.A(NUM_DATA[8]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[8]));
    defparam i6631_2_lut.INIT = "0x2222";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_3_lut_3_lut (.A(n17493), 
            .B(n4_adj_2614), .C(n13700), .Z(n5_adj_2602));
    defparam i1_3_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_3_lut_3_lut_adj_59 (.A(n17493), 
            .B(n4_adj_2614), .C(n3065), .Z(n5_adj_2601));
    defparam i1_3_lut_3_lut_adj_59.INIT = "0x0808";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut_adj_60 (.A(stm32_counter[1]), 
            .B(n20242), .C(stm32_counter[2]), .Z(n2920));
    defparam i2_3_lut_adj_60.INIT = "0xdfdf";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6632_2_lut (.A(NUM_DATA[7]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[7]));
    defparam i6632_2_lut.INIT = "0x2222";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n19093), .CI0(n19093), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n26043), 
            .CI1(n26043), .CO0(n26043), .CO1(n19095), .S0(n133_adj_2810[5]), 
            .S1(n133_adj_2810[6]));
    defparam stm32_counter_1606_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n19091), .CI0(n19091), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[4]), .D1(n26040), 
            .CI1(n26040), .CO0(n26040), .CO1(n19093), .S0(n133_adj_2810[3]), 
            .S1(n133_adj_2810[4]));
    defparam stm32_counter_1606_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[11]), .D0(n19025), .CI0(n19025), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[12]), .D1(n25947), 
            .CI1(n25947), .CO0(n25947), .CO1(n19027), .S0(n133[11]), 
            .S1(n133[12]));
    defparam full_cycle_count_1610_add_4_13.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[9]), .D0(n19023), .CI0(n19023), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[10]), .D1(n25944), 
            .CI1(n25944), .CO0(n25944), .CO1(n19025), .S0(n133[9]), 
            .S1(n133[10]));
    defparam full_cycle_count_1610_add_4_11.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[17]), .C0(VCC_net), .D0(n18919), .CI0(n18919), 
            .A1(GND_net), .B1(NUM_DATA[18]), .C1(VCC_net), .D1(n25791), 
            .CI1(n25791), .CO0(n25791), .CO1(n18921), .S0(n35), .S1(n37));
    defparam sub_560_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n19089), .CI0(n19089), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n26037), 
            .CI1(n26037), .CO0(n26037), .CO1(n19091), .S0(n133_adj_2810[1]), 
            .S1(n133_adj_2810[2]));
    defparam stm32_counter_1606_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(498[23],498[36])" *) FA2 stm32_counter_1606_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n1221), .C1(stm32_counter[0]), 
            .D1(n25869), .CI1(n25869), .CO0(n25869), .CO1(n19089), .S1(n133_adj_2810[0]));
    defparam stm32_counter_1606_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_1606_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[7]), .D0(n19021), .CI0(n19021), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[8]), .D1(n25941), 
            .CI1(n25941), .CO0(n25941), .CO1(n19023), .S0(n133[7]), 
            .S1(n133[8]));
    defparam full_cycle_count_1610_add_4_9.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6633_2_lut (.A(NUM_DATA[6]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[6]));
    defparam i6633_2_lut.INIT = "0x2222";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[5]), .D0(n19019), .CI0(n19019), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[6]), .D1(n25938), 
            .CI1(n25938), .CO0(n25938), .CO1(n19021), .S0(n133[5]), 
            .S1(n133[6]));
    defparam full_cycle_count_1610_add_4_7.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[31]), .D0(n19086), .CI0(n19086), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n26034), .CI1(n26034), 
            .CO0(n26034), .S0(n133_adj_2811[31]));
    defparam rhd_index_1607_add_4_33.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[3]), .D0(n19017), .CI0(n19017), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[4]), .D1(n25935), 
            .CI1(n25935), .CO0(n25935), .CO1(n19019), .S0(n133[3]), 
            .S1(n133[4]));
    defparam full_cycle_count_1610_add_4_5.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[29]), .D0(n19084), .CI0(n19084), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[30]), .D1(n26031), 
            .CI1(n26031), .CO0(n26031), .CO1(n19086), .S0(n133_adj_2811[29]), 
            .S1(n133_adj_2811[30]));
    defparam rhd_index_1607_add_4_31.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i6983_2_lut (.A(n2920), .B(n13694), 
            .Z(n13616));
    defparam i6983_2_lut.INIT = "0x8888";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[27]), .D0(n19082), .CI0(n19082), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[28]), .D1(n26028), 
            .CI1(n26028), .CO0(n26028), .CO1(n19084), .S0(n133_adj_2811[27]), 
            .S1(n133_adj_2811[28]));
    defparam rhd_index_1607_add_4_29.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[1]), .D0(n19015), .CI0(n19015), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[2]), .D1(n25932), 
            .CI1(n25932), .CO0(n25932), .CO1(n19017), .S0(n133[1]), 
            .S1(n133[2]));
    defparam full_cycle_count_1610_add_4_3.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[25]), .D0(n19080), .CI0(n19080), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[26]), .D1(n26025), 
            .CI1(n26025), .CO0(n26025), .CO1(n19082), .S0(n133_adj_2811[25]), 
            .S1(n133_adj_2811[26]));
    defparam rhd_index_1607_add_4_27.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@4(431[3],536[11])" *) LUT4 i6634_2_lut (.A(NUM_DATA[5]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[5]));
    defparam i6634_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6635_2_lut (.A(NUM_DATA[4]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[4]));
    defparam i6635_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6636_2_lut (.A(NUM_DATA[3]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[3]));
    defparam i6636_2_lut.INIT = "0x2222";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[1]), .C0(VCC_net), .D0(n18903), .CI0(n18903), 
            .A1(GND_net), .B1(NUM_DATA[2]), .C1(VCC_net), .D1(n25767), 
            .CI1(n25767), .CO0(n25767), .CO1(n18905), .S0(n167_adj_2807[1]), 
            .S1(n167_adj_2807[2]));
    defparam sub_560_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[23]), .D0(n19078), .CI0(n19078), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[24]), .D1(n26022), 
            .CI1(n26022), .CO0(n26022), .CO1(n19080), .S0(n133_adj_2811[23]), 
            .S1(n133_adj_2811[24]));
    defparam rhd_index_1607_add_4_25.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[21]), .D0(n19076), .CI0(n19076), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[22]), .D1(n26019), 
            .CI1(n26019), .CO0(n26019), .CO1(n19078), .S0(n133_adj_2811[21]), 
            .S1(n133_adj_2811[22]));
    defparam rhd_index_1607_add_4_23.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[19]), .D0(n19074), .CI0(n19074), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[20]), .D1(n26016), 
            .CI1(n26016), .CO0(n26016), .CO1(n19076), .S0(n133_adj_2811[19]), 
            .S1(n133_adj_2811[20]));
    defparam rhd_index_1607_add_4_21.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[17]), .D0(n19072), .CI0(n19072), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[18]), .D1(n26013), 
            .CI1(n26013), .CO0(n26013), .CO1(n19074), .S0(n133_adj_2811[17]), 
            .S1(n133_adj_2811[18]));
    defparam rhd_index_1607_add_4_19.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(full_cycle_count[0]), .D1(n25860), .CI1(n25860), .CO0(n25860), 
            .CO1(n19015), .S1(n133[0]));
    defparam full_cycle_count_1610_add_4_1.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[15]), .C0(VCC_net), .D0(n18917), .CI0(n18917), 
            .A1(GND_net), .B1(NUM_DATA[16]), .C1(VCC_net), .D1(n25788), 
            .CI1(n25788), .CO0(n25788), .CO1(n18919), .S0(n31_c), .S1(n33));
    defparam sub_560_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[15]), .D0(n19070), .CI0(n19070), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[16]), .D1(n26010), 
            .CI1(n26010), .CO0(n26010), .CO1(n19072), .S0(n133_adj_2811[15]), 
            .S1(n133_adj_2811[16]));
    defparam rhd_index_1607_add_4_17.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[13]), .D0(n19068), .CI0(n19068), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[14]), .D1(n26007), 
            .CI1(n26007), .CO0(n26007), .CO1(n19070), .S0(n133_adj_2811[13]), 
            .S1(n133_adj_2811[14]));
    defparam rhd_index_1607_add_4_15.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[11]), .D0(n19066), .CI0(n19066), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[12]), .D1(n26004), 
            .CI1(n26004), .CO0(n26004), .CO1(n19068), .S0(n133_adj_2811[11]), 
            .S1(n133_adj_2811[12]));
    defparam rhd_index_1607_add_4_13.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[9]), .D0(n19064), .CI0(n19064), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[10]), .D1(n26001), 
            .CI1(n26001), .CO0(n26001), .CO1(n19066), .S0(n133_adj_2811[9]), 
            .S1(n133_adj_2811[10]));
    defparam rhd_index_1607_add_4_11.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[7]), .D0(n19062), .CI0(n19062), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[8]), .D1(n25998), 
            .CI1(n25998), .CO0(n25998), .CO1(n19064), .S0(n133_adj_2811[7]), 
            .S1(n133_adj_2811[8]));
    defparam rhd_index_1607_add_4_9.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(\rhd_index[5]_2 ), .D0(n19060), .CI0(n19060), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[6]), .D1(n25995), 
            .CI1(n25995), .CO0(n25995), .CO1(n19062), .S0(n133_adj_2811[5]), 
            .S1(n133_adj_2811[6]));
    defparam rhd_index_1607_add_4_7.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(\rhd_index[3]_2 ), .D0(n19058), .CI0(n19058), 
            .A1(GND_net), .B1(GND_net), .C1(\rhd_index[4]_2 ), .D1(n25992), 
            .CI1(n25992), .CO0(n25992), .CO1(n19060), .S0(n133_adj_2811[3]), 
            .S1(n133_adj_2811[4]));
    defparam rhd_index_1607_add_4_5.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(\rhd_index[1]_2 ), .D0(n19056), .CI0(n19056), 
            .A1(GND_net), .B1(GND_net), .C1(\rhd_index[2]_2 ), .D1(n25989), 
            .CI1(n25989), .CO0(n25989), .CO1(n19058), .S0(n133_adj_2811[1]), 
            .S1(n133_adj_2811[2]));
    defparam rhd_index_1607_add_4_3.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(610[22],610[31])" *) FA2 rhd_index_1607_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(\rhd_index[0] ), .D1(n25866), .CI1(n25866), .CO0(n25866), 
            .CO1(n19056), .S1(n133_adj_2811[0]));
    defparam rhd_index_1607_add_4_1.INIT0 = "0xc33c";
    defparam rhd_index_1607_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@4(618[36],618[57])" *) FA2 data_array_send_count_1608_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[5]), .D0(n19052), 
            .CI0(n19052), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[6]), 
            .D1(n25986), .CI1(n25986), .CO0(n25986), .S0(n33_2[5]), 
            .S1(n33_2[6]));
    defparam data_array_send_count_1608_add_4_7.INIT0 = "0xc33c";
    defparam data_array_send_count_1608_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@4(618[36],618[57])" *) FA2 data_array_send_count_1608_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[3]), .D0(n19050), 
            .CI0(n19050), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[4]), 
            .D1(n25983), .CI1(n25983), .CO0(n25983), .CO1(n19052), .S0(n33_2[3]), 
            .S1(n33_2[4]));
    defparam data_array_send_count_1608_add_4_5.INIT0 = "0xc33c";
    defparam data_array_send_count_1608_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(618[36],618[57])" *) FA2 data_array_send_count_1608_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[1]), .D0(n19048), 
            .CI0(n19048), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[2]), 
            .D1(n25980), .CI1(n25980), .CO0(n25980), .CO1(n19050), .S0(n33_2[1]), 
            .S1(n33_2[2]));
    defparam data_array_send_count_1608_add_4_3.INIT0 = "0xc33c";
    defparam data_array_send_count_1608_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[27]), .C0(VCC_net), .D0(n18929), .CI0(n18929), 
            .A1(GND_net), .B1(NUM_DATA[28]), .C1(VCC_net), .D1(n25806), 
            .CI1(n25806), .CO0(n25806), .CO1(n18931), .S0(n55), .S1(n57));
    defparam sub_560_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@4(618[36],618[57])" *) FA2 data_array_send_count_1608_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n16482), .C1(data_array_send_count[0]), 
            .D1(n25863), .CI1(n25863), .CO0(n25863), .CO1(n19048), .S1(n33_2[0]));
    defparam data_array_send_count_1608_add_4_1.INIT0 = "0xc33c";
    defparam data_array_send_count_1608_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[13]), .C0(VCC_net), .D0(n18915), .CI0(n18915), 
            .A1(GND_net), .B1(NUM_DATA[14]), .C1(VCC_net), .D1(n25785), 
            .CI1(n25785), .CO0(n25785), .CO1(n18917), .S0(n27), .S1(n29));
    defparam sub_560_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6637_2_lut (.A(NUM_DATA[2]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[2]));
    defparam i6637_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6429_2_lut (.A(NUM_DATA[0]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[0]));
    defparam i6429_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(431[3],536[11])" *) LUT4 i6638_2_lut (.A(NUM_DATA[1]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[1]));
    defparam i6638_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i11686_2_lut_3_lut_4_lut (.A(\stm32_state[3] ), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(\stm32_state[2] ), 
            .Z(n22304));
    defparam i11686_2_lut_3_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i12150_2_lut_3_lut_4_lut (.A(n8_adj_2741), 
            .B(n2920), .C(n13694), .D(n15993), .Z(n13902));
    defparam i12150_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i12084_2_lut_3_lut_4_lut (.A(n8_adj_2749), 
            .B(n2920), .C(n13694), .D(n15993), .Z(n13894));
    defparam i12084_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i12101_2_lut_3_lut_4_lut (.A(n8_adj_2764), 
            .B(n2920), .C(n13694), .D(n15993), .Z(n13890));
    defparam i12101_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i12090_2_lut_3_lut_4_lut (.A(n8_adj_2765), 
            .B(n2920), .C(n13694), .D(n15993), .Z(n13886));
    defparam i12090_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[31]), .D0(n19045), .CI0(n19045), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n25977), .CI1(n25977), 
            .CO0(n25977), .S0(n133[31]));
    defparam full_cycle_count_1610_add_4_33.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A+!(B+(C)))", lineinfo="@4(431[3],536[11])" *) LUT4 i6753_2_lut_3_lut (.A(init_FIFO_Read), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n14736));
    defparam i6753_2_lut_3_lut.INIT = "0xabab";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[29]), .D0(n19043), .CI0(n19043), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[30]), .D1(n25974), 
            .CI1(n25974), .CO0(n25974), .CO1(n19045), .S0(n133[29]), 
            .S1(n133[30]));
    defparam full_cycle_count_1610_add_4_31.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[11]), .C0(VCC_net), .D0(n18913), .CI0(n18913), 
            .A1(GND_net), .B1(NUM_DATA[12]), .C1(VCC_net), .D1(n25782), 
            .CI1(n25782), .CO0(n25782), .CO1(n18915), .S0(n23), .S1(n25));
    defparam sub_560_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_13.INIT1 = "0xc33c";
    (* lineinfo="@4(625[31],625[47])" *) FA2 full_cycle_count_1610_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[27]), .D0(n19041), .CI0(n19041), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[28]), .D1(n25971), 
            .CI1(n25971), .CO0(n25971), .CO1(n19043), .S0(n133[27]), 
            .S1(n133[28]));
    defparam full_cycle_count_1610_add_4_29.INIT0 = "0xc33c";
    defparam full_cycle_count_1610_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@4(431[3],536[11])" *) LUT4 i2_3_lut_4_lut_adj_61 (.A(\stm32_state[3] ), 
            .B(n1221), .C(n171_adj_2785), .D(n17493), .Z(n13694));
    defparam i2_3_lut_4_lut_adj_61.INIT = "0x4000";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i1 (.D(n167[1]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_cycle_count[1]));
    defparam full_cycle_count_1610__i1.REGSET = "RESET";
    defparam full_cycle_count_1610__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i2 (.D(n167[2]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_cycle_count[2]));
    defparam full_cycle_count_1610__i2.REGSET = "RESET";
    defparam full_cycle_count_1610__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i3 (.D(n167[3]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[3]));
    defparam full_cycle_count_1610__i3.REGSET = "RESET";
    defparam full_cycle_count_1610__i3.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+((D)+!C))+!A (((D)+!C)+!B)))" *) LUT4 i2_3_lut_4_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(int_RHD_TX_Ready), .D(rhd_state[0]), 
            .Z(n20168));
    defparam i2_3_lut_4_lut_4_lut.INIT = "0x0060";
    (* lut_function="(!(A (B+(C+(D)))+!A !(B)))" *) LUT4 i12155_4_lut_4_lut_4_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n10235), .D(n5_adj_2806), .Z(n16093));
    defparam i12155_4_lut_4_lut_4_lut.INIT = "0x4446";
    (* lut_function="(!(A+!(B+(C))))", lineinfo="@4(565[10],565[31])" *) LUT4 i11725_2_lut_2_lut_3_lut (.A(rhd_done_config), 
            .B(\rhd_index[0] ), .C(\rhd_index[1]_2 ), .Z(n22340));
    defparam i11725_2_lut_2_lut_3_lut.INIT = "0x5454";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@4(565[10],565[31])" *) LUT4 i6957_2_lut_2_lut_4_lut (.A(rhd_done_config), 
            .B(\rhd_index[2]_2 ), .C(\rhd_index[1]_2 ), .D(\rhd_index[3]_2 ), 
            .Z(n16450));
    defparam i6957_2_lut_2_lut_4_lut.INIT = "0x4000";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i4 (.D(n167[4]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[4]));
    defparam full_cycle_count_1610__i4.REGSET = "RESET";
    defparam full_cycle_count_1610__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i5 (.D(n167[5]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[5]));
    defparam full_cycle_count_1610__i5.REGSET = "RESET";
    defparam full_cycle_count_1610__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i6 (.D(n167[6]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[6]));
    defparam full_cycle_count_1610__i6.REGSET = "RESET";
    defparam full_cycle_count_1610__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i7 (.D(n167[7]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[7]));
    defparam full_cycle_count_1610__i7.REGSET = "RESET";
    defparam full_cycle_count_1610__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i8 (.D(n167[8]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[8]));
    defparam full_cycle_count_1610__i8.REGSET = "RESET";
    defparam full_cycle_count_1610__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i9 (.D(n167[9]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[9]));
    defparam full_cycle_count_1610__i9.REGSET = "RESET";
    defparam full_cycle_count_1610__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i10 (.D(n167[10]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[10]));
    defparam full_cycle_count_1610__i10.REGSET = "RESET";
    defparam full_cycle_count_1610__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i11 (.D(n167[11]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[11]));
    defparam full_cycle_count_1610__i11.REGSET = "RESET";
    defparam full_cycle_count_1610__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i12 (.D(n167[12]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[12]));
    defparam full_cycle_count_1610__i12.REGSET = "RESET";
    defparam full_cycle_count_1610__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i13 (.D(n167[13]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[13]));
    defparam full_cycle_count_1610__i13.REGSET = "RESET";
    defparam full_cycle_count_1610__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i14 (.D(n167[14]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[14]));
    defparam full_cycle_count_1610__i14.REGSET = "RESET";
    defparam full_cycle_count_1610__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i15 (.D(n167[15]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[15]));
    defparam full_cycle_count_1610__i15.REGSET = "RESET";
    defparam full_cycle_count_1610__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i16 (.D(n167[16]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[16]));
    defparam full_cycle_count_1610__i16.REGSET = "RESET";
    defparam full_cycle_count_1610__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i17 (.D(n167[17]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[17]));
    defparam full_cycle_count_1610__i17.REGSET = "RESET";
    defparam full_cycle_count_1610__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i18 (.D(n167[18]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[18]));
    defparam full_cycle_count_1610__i18.REGSET = "RESET";
    defparam full_cycle_count_1610__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i19 (.D(n167[19]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_cycle_count[19]));
    defparam full_cycle_count_1610__i19.REGSET = "RESET";
    defparam full_cycle_count_1610__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i20 (.D(n167[20]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_cycle_count[20]));
    defparam full_cycle_count_1610__i20.REGSET = "RESET";
    defparam full_cycle_count_1610__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i21 (.D(n167[21]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_cycle_count[21]));
    defparam full_cycle_count_1610__i21.REGSET = "RESET";
    defparam full_cycle_count_1610__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i22 (.D(n167[22]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_cycle_count[22]));
    defparam full_cycle_count_1610__i22.REGSET = "RESET";
    defparam full_cycle_count_1610__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i23 (.D(n167[23]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_cycle_count[23]));
    defparam full_cycle_count_1610__i23.REGSET = "RESET";
    defparam full_cycle_count_1610__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i24 (.D(n167[24]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[24]));
    defparam full_cycle_count_1610__i24.REGSET = "RESET";
    defparam full_cycle_count_1610__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i25 (.D(n167[25]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[25]));
    defparam full_cycle_count_1610__i25.REGSET = "RESET";
    defparam full_cycle_count_1610__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i26 (.D(n167[26]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[26]));
    defparam full_cycle_count_1610__i26.REGSET = "RESET";
    defparam full_cycle_count_1610__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i27 (.D(n167[27]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[27]));
    defparam full_cycle_count_1610__i27.REGSET = "RESET";
    defparam full_cycle_count_1610__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i28 (.D(n167[28]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[28]));
    defparam full_cycle_count_1610__i28.REGSET = "RESET";
    defparam full_cycle_count_1610__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i29 (.D(n167[29]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[29]));
    defparam full_cycle_count_1610__i29.REGSET = "RESET";
    defparam full_cycle_count_1610__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i30 (.D(n167[30]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[30]));
    defparam full_cycle_count_1610__i30.REGSET = "RESET";
    defparam full_cycle_count_1610__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(625[31],625[47])" *) FD1P3XZ full_cycle_count_1610__i31 (.D(n167[31]), 
            .SP(n5_adj_2602), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(full_cycle_count[31]));
    defparam full_cycle_count_1610__i31.REGSET = "RESET";
    defparam full_cycle_count_1610__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(618[36],618[57])" *) FD1P3XZ data_array_send_count_1608__i1 (.D(n33_2[1]), 
            .SP(n10214), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(data_array_send_count[1]));
    defparam data_array_send_count_1608__i1.REGSET = "RESET";
    defparam data_array_send_count_1608__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(618[36],618[57])" *) FD1P3XZ data_array_send_count_1608__i2 (.D(n33_2[2]), 
            .SP(n10214), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(data_array_send_count[2]));
    defparam data_array_send_count_1608__i2.REGSET = "RESET";
    defparam data_array_send_count_1608__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(618[36],618[57])" *) FD1P3XZ data_array_send_count_1608__i3 (.D(n33_2[3]), 
            .SP(n10214), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(data_array_send_count[3]));
    defparam data_array_send_count_1608__i3.REGSET = "RESET";
    defparam data_array_send_count_1608__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_4_lut (.A(n2920), .B(n13694), 
            .C(stm32_counter[0]), .D(stm32_counter[1]), .Z(n4_adj_2784));
    defparam i1_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@4(542[3],675[10])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_62 (.A(int_RHD_TX_Ready), 
            .B(rhd_state[1]), .C(rhd_state[0]), .D(n17493), .Z(n4_adj_2604));
    defparam i1_2_lut_3_lut_4_lut_adj_62.INIT = "0x0800";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@4(607[7],662[14])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_63 (.A(rhd_state[1]), 
            .B(rhd_state[0]), .C(n13700), .D(alt_counter[1]), .Z(n5_adj_2806));
    defparam i1_2_lut_3_lut_4_lut_adj_63.INIT = "0xfffd";
    (* syn_use_carry_chain=1, lineinfo="@4(618[36],618[57])" *) FD1P3XZ data_array_send_count_1608__i4 (.D(n33_2[4]), 
            .SP(n10214), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(data_array_send_count[4]));
    defparam data_array_send_count_1608__i4.REGSET = "RESET";
    defparam data_array_send_count_1608__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(618[36],618[57])" *) FD1P3XZ data_array_send_count_1608__i5 (.D(n33_2[5]), 
            .SP(n10214), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(data_array_send_count[5]));
    defparam data_array_send_count_1608__i5.REGSET = "RESET";
    defparam data_array_send_count_1608__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(618[36],618[57])" *) FD1P3XZ data_array_send_count_1608__i6 (.D(n33_2[6]), 
            .SP(n10214), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(data_array_send_count[6]));
    defparam data_array_send_count_1608__i6.REGSET = "RESET";
    defparam data_array_send_count_1608__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i1 (.D(n167_adj_2808[1]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\rhd_index[1]_2 ));
    defparam rhd_index_1607__i1.REGSET = "RESET";
    defparam rhd_index_1607__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i2 (.D(n167_adj_2808[2]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\rhd_index[2]_2 ));
    defparam rhd_index_1607__i2.REGSET = "RESET";
    defparam rhd_index_1607__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i3 (.D(n167_adj_2808[3]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\rhd_index[3]_2 ));
    defparam rhd_index_1607__i3.REGSET = "RESET";
    defparam rhd_index_1607__i3.SRMODE = "ASYNC";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[9]), .C0(VCC_net), .D0(n18911), .CI0(n18911), 
            .A1(GND_net), .B1(NUM_DATA[10]), .C1(VCC_net), .D1(n25779), 
            .CI1(n25779), .CO0(n25779), .CO1(n18913), .S0(n19_adj_2608), 
            .S1(n21));
    defparam sub_560_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+((D)+!C))+!A (B (C)+!B ((D)+!C))))" *) LUT4 i1_4_lut_adj_64 (.A(n75), 
            .B(stm32_state[0]), .C(stm32_state[1]), .D(\stm32_state[3] ), 
            .Z(n13732));
    defparam i1_4_lut_adj_64.INIT = "0x0434";
    (* lut_function="(((C+!(D))+!B)+!A)", lineinfo="@4(494[19],494[32])" *) LUT4 i3574_2_lut_3_lut_4_lut (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n8_adj_2766), .D(n2920), .Z(n12742));
    defparam i3574_2_lut_3_lut_4_lut.INIT = "0xf7ff";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i4 (.D(n167_adj_2808[4]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\rhd_index[4]_2 ));
    defparam rhd_index_1607__i4.REGSET = "RESET";
    defparam rhd_index_1607__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i5 (.D(n167_adj_2808[5]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\rhd_index[5]_2 ));
    defparam rhd_index_1607__i5.REGSET = "RESET";
    defparam rhd_index_1607__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i6 (.D(n167_adj_2808[6]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rhd_index[6]));
    defparam rhd_index_1607__i6.REGSET = "RESET";
    defparam rhd_index_1607__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i7 (.D(n167_adj_2808[7]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rhd_index[7]));
    defparam rhd_index_1607__i7.REGSET = "RESET";
    defparam rhd_index_1607__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i8 (.D(n167_adj_2808[8]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rhd_index[8]));
    defparam rhd_index_1607__i8.REGSET = "RESET";
    defparam rhd_index_1607__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i9 (.D(n167_adj_2808[9]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rhd_index[9]));
    defparam rhd_index_1607__i9.REGSET = "RESET";
    defparam rhd_index_1607__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i10 (.D(n167_adj_2808[10]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rhd_index[10]));
    defparam rhd_index_1607__i10.REGSET = "RESET";
    defparam rhd_index_1607__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i11 (.D(n167_adj_2808[11]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rhd_index[11]));
    defparam rhd_index_1607__i11.REGSET = "RESET";
    defparam rhd_index_1607__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i12 (.D(n167_adj_2808[12]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[12]));
    defparam rhd_index_1607__i12.REGSET = "RESET";
    defparam rhd_index_1607__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i13 (.D(n167_adj_2808[13]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[13]));
    defparam rhd_index_1607__i13.REGSET = "RESET";
    defparam rhd_index_1607__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i14 (.D(n167_adj_2808[14]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[14]));
    defparam rhd_index_1607__i14.REGSET = "RESET";
    defparam rhd_index_1607__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i15 (.D(n167_adj_2808[15]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[15]));
    defparam rhd_index_1607__i15.REGSET = "RESET";
    defparam rhd_index_1607__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i16 (.D(n167_adj_2808[16]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[16]));
    defparam rhd_index_1607__i16.REGSET = "RESET";
    defparam rhd_index_1607__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i17 (.D(n167_adj_2808[17]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[17]));
    defparam rhd_index_1607__i17.REGSET = "RESET";
    defparam rhd_index_1607__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i18 (.D(n167_adj_2808[18]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[18]));
    defparam rhd_index_1607__i18.REGSET = "RESET";
    defparam rhd_index_1607__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i19 (.D(n167_adj_2808[19]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[19]));
    defparam rhd_index_1607__i19.REGSET = "RESET";
    defparam rhd_index_1607__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i20 (.D(n167_adj_2808[20]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[20]));
    defparam rhd_index_1607__i20.REGSET = "RESET";
    defparam rhd_index_1607__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i21 (.D(n167_adj_2808[21]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[21]));
    defparam rhd_index_1607__i21.REGSET = "RESET";
    defparam rhd_index_1607__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i22 (.D(n167_adj_2808[22]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[22]));
    defparam rhd_index_1607__i22.REGSET = "RESET";
    defparam rhd_index_1607__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i23 (.D(n167_adj_2808[23]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[23]));
    defparam rhd_index_1607__i23.REGSET = "RESET";
    defparam rhd_index_1607__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i24 (.D(n167_adj_2808[24]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[24]));
    defparam rhd_index_1607__i24.REGSET = "RESET";
    defparam rhd_index_1607__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i25 (.D(n167_adj_2808[25]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[25]));
    defparam rhd_index_1607__i25.REGSET = "RESET";
    defparam rhd_index_1607__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i26 (.D(n167_adj_2808[26]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[26]));
    defparam rhd_index_1607__i26.REGSET = "RESET";
    defparam rhd_index_1607__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i27 (.D(n167_adj_2808[27]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[27]));
    defparam rhd_index_1607__i27.REGSET = "RESET";
    defparam rhd_index_1607__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i28 (.D(n167_adj_2808[28]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[28]));
    defparam rhd_index_1607__i28.REGSET = "RESET";
    defparam rhd_index_1607__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i29 (.D(n167_adj_2808[29]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[29]));
    defparam rhd_index_1607__i29.REGSET = "RESET";
    defparam rhd_index_1607__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i30 (.D(n167_adj_2808[30]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[30]));
    defparam rhd_index_1607__i30.REGSET = "RESET";
    defparam rhd_index_1607__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(610[22],610[31])" *) FD1P3XZ rhd_index_1607__i31 (.D(n167_adj_2808[31]), 
            .SP(n4_adj_2604), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(rhd_index[31]));
    defparam rhd_index_1607__i31.REGSET = "RESET";
    defparam rhd_index_1607__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i1 (.D(n167_adj_2809[1]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[1]));
    defparam stm32_counter_1606__i1.REGSET = "RESET";
    defparam stm32_counter_1606__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i2 (.D(n167_adj_2809[2]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(stm32_counter[2]));
    defparam stm32_counter_1606__i2.REGSET = "RESET";
    defparam stm32_counter_1606__i2.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_65 (.A(int_RHD_TX_Ready), 
            .B(rhd_state[1]), .C(rhd_state[0]), .Z(n2));
    defparam i1_3_lut_adj_65.INIT = "0x1414";
    (* lut_function="(A+!(B (C (D))))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_66 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n2920), .D(n13694), .Z(n13763));
    defparam i1_2_lut_3_lut_4_lut_adj_66.INIT = "0xbfff";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[25]), .C0(VCC_net), .D0(n18927), .CI0(n18927), 
            .A1(GND_net), .B1(NUM_DATA[26]), .C1(VCC_net), .D1(n25803), 
            .CI1(n25803), .CO0(n25803), .CO1(n18929), .S0(n51), .S1(n53));
    defparam sub_560_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_27.INIT1 = "0xc33c";
    (* lut_function="(A+(B+!(C (D))))", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_67 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n2920), .D(n13694), .Z(n13755));
    defparam i1_2_lut_3_lut_4_lut_adj_67.INIT = "0xefff";
    (* lut_function="((B+!(C (D)))+!A)", lineinfo="@4(494[19],494[32])" *) LUT4 i1_2_lut_3_lut_4_lut_adj_68 (.A(stm32_counter[0]), 
            .B(stm32_counter[1]), .C(n2920), .D(n13694), .Z(n13759));
    defparam i1_2_lut_3_lut_4_lut_adj_68.INIT = "0xdfff";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i3 (.D(n167_adj_2809[3]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[3]));
    defparam stm32_counter_1606__i3.REGSET = "RESET";
    defparam stm32_counter_1606__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i4 (.D(n167_adj_2809[4]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[4]));
    defparam stm32_counter_1606__i4.REGSET = "RESET";
    defparam stm32_counter_1606__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i5 (.D(n167_adj_2809[5]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_1606__i5.REGSET = "RESET";
    defparam stm32_counter_1606__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i6 (.D(n167_adj_2809[6]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_1606__i6.REGSET = "RESET";
    defparam stm32_counter_1606__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i7 (.D(n167_adj_2809[7]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_1606__i7.REGSET = "RESET";
    defparam stm32_counter_1606__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i8 (.D(n167_adj_2809[8]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[8]));
    defparam stm32_counter_1606__i8.REGSET = "RESET";
    defparam stm32_counter_1606__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i9 (.D(n167_adj_2809[9]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_1606__i9.REGSET = "RESET";
    defparam stm32_counter_1606__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i10 (.D(n167_adj_2809[10]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_1606__i10.REGSET = "RESET";
    defparam stm32_counter_1606__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i11 (.D(n167_adj_2809[11]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_1606__i11.REGSET = "RESET";
    defparam stm32_counter_1606__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i12 (.D(n167_adj_2809[12]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[12]));
    defparam stm32_counter_1606__i12.REGSET = "RESET";
    defparam stm32_counter_1606__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i13 (.D(n167_adj_2809[13]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[13]));
    defparam stm32_counter_1606__i13.REGSET = "RESET";
    defparam stm32_counter_1606__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i14 (.D(n167_adj_2809[14]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[14]));
    defparam stm32_counter_1606__i14.REGSET = "RESET";
    defparam stm32_counter_1606__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i15 (.D(n167_adj_2809[15]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[15]));
    defparam stm32_counter_1606__i15.REGSET = "RESET";
    defparam stm32_counter_1606__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i16 (.D(n167_adj_2809[16]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[16]));
    defparam stm32_counter_1606__i16.REGSET = "RESET";
    defparam stm32_counter_1606__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i17 (.D(n167_adj_2809[17]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[17]));
    defparam stm32_counter_1606__i17.REGSET = "RESET";
    defparam stm32_counter_1606__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i18 (.D(n167_adj_2809[18]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[18]));
    defparam stm32_counter_1606__i18.REGSET = "RESET";
    defparam stm32_counter_1606__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i19 (.D(n167_adj_2809[19]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[19]));
    defparam stm32_counter_1606__i19.REGSET = "RESET";
    defparam stm32_counter_1606__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i20 (.D(n167_adj_2809[20]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[20]));
    defparam stm32_counter_1606__i20.REGSET = "RESET";
    defparam stm32_counter_1606__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i21 (.D(n167_adj_2809[21]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[21]));
    defparam stm32_counter_1606__i21.REGSET = "RESET";
    defparam stm32_counter_1606__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i22 (.D(n167_adj_2809[22]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[22]));
    defparam stm32_counter_1606__i22.REGSET = "RESET";
    defparam stm32_counter_1606__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i23 (.D(n167_adj_2809[23]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[23]));
    defparam stm32_counter_1606__i23.REGSET = "RESET";
    defparam stm32_counter_1606__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i24 (.D(n167_adj_2809[24]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[24]));
    defparam stm32_counter_1606__i24.REGSET = "RESET";
    defparam stm32_counter_1606__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i25 (.D(n167_adj_2809[25]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[25]));
    defparam stm32_counter_1606__i25.REGSET = "RESET";
    defparam stm32_counter_1606__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i26 (.D(n167_adj_2809[26]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[26]));
    defparam stm32_counter_1606__i26.REGSET = "RESET";
    defparam stm32_counter_1606__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i27 (.D(n167_adj_2809[27]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[27]));
    defparam stm32_counter_1606__i27.REGSET = "RESET";
    defparam stm32_counter_1606__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i28 (.D(n167_adj_2809[28]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[28]));
    defparam stm32_counter_1606__i28.REGSET = "RESET";
    defparam stm32_counter_1606__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i29 (.D(n167_adj_2809[29]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[29]));
    defparam stm32_counter_1606__i29.REGSET = "RESET";
    defparam stm32_counter_1606__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i30 (.D(n167_adj_2809[30]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[30]));
    defparam stm32_counter_1606__i30.REGSET = "RESET";
    defparam stm32_counter_1606__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(498[23],498[36])" *) FD1P3XZ stm32_counter_1606__i31 (.D(n167_adj_2809[31]), 
            .SP(n4_adj_2606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[31]));
    defparam stm32_counter_1606__i31.REGSET = "RESET";
    defparam stm32_counter_1606__i31.SRMODE = "ASYNC";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[0]), 
            .C1(VCC_net), .D1(n25764), .CI1(n25764), .CO0(n25764), .CO1(n18903), 
            .S1(n167_adj_2807[0]));
    defparam sub_560_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))", lineinfo="@4(431[3],536[11])" *) LUT4 i1_2_lut_4_lut_adj_69 (.A(n17488), 
            .B(\stm32_state[2] ), .C(stm32_state[0]), .D(stm32_state[1]), 
            .Z(n10218));
    defparam i1_2_lut_4_lut_adj_69.INIT = "0x8000";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_70 (.A(\stm32_state[3] ), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n17488));
    defparam i1_2_lut_3_lut_adj_70.INIT = "0x0404";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@4(462[8],462[32])" *) LUT4 i2_2_lut_3_lut (.A(o_RHD_RX_DV), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .Z(n3074));
    defparam i2_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A !(B (D)+!B !(C+!(D))))" *) LUT4 i12175_3_lut_4_lut (.A(RGB0_OUT_c), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(n10235), 
            .Z(n16402));
    defparam i12175_3_lut_4_lut.INIT = "0xba75";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i11711_3_lut_4_lut (.A(\stm32_state[3] ), 
            .B(\stm32_state[2] ), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(n22303));
    defparam i11711_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_4_lut_adj_71 (.A(\rhd_index[0] ), 
            .B(\rhd_index[2]_2 ), .C(\rhd_index[1]_2 ), .D(\rhd_index[3]_2 ), 
            .Z(n20844));
    defparam i1_2_lut_4_lut_adj_71.INIT = "0x8000";
    (* lineinfo="@4(465[9],465[17])" *) FA2 sub_560_add_2_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[29]), .C0(VCC_net), .D0(n18931), .CI0(n18931), 
            .A1(GND_net), .B1(NUM_DATA[30]), .C1(VCC_net), .D1(n25809), 
            .CI1(n25809), .CO0(n25809), .CO1(n18933), .S0(n59), .S1(n61));
    defparam sub_560_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_560_add_2_add_5_31.INIT1 = "0xc33c";
    (* lut_function="(!(A (C+(D))+!A (B (C+(D))+!B !((D)+!C))))", lineinfo="@4(431[3],536[11])" *) LUT4 i3281_3_lut_4_lut (.A(stm32_state[1]), 
            .B(\stm32_state[2] ), .C(init_FIFO_Read), .D(n45), .Z(n16400));
    defparam i3281_3_lut_4_lut.INIT = "0x110f";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_3_lut_4_lut_adj_72 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(rhd_state[1]), .D(rhd_state[0]), 
            .Z(n4_adj_2597));
    defparam i1_3_lut_4_lut_adj_72.INIT = "0x0002";
    (* lut_function="(A (B+!(C))+!A !(B))" *) LUT4 i12119_3_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(rhd_state[1]), .Z(n21425));
    defparam i12119_3_lut_3_lut.INIT = "0x9b9b";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A !(B (D)+!B (C+(D))))", lineinfo="@4(542[3],675[10])" *) LUT4 i6561_3_lut_4_lut (.A(RGB2_OUT_c), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(alt_counter[0]), 
            .Z(n14704));
    defparam i6561_3_lut_4_lut.INIT = "0x8a45";
    (* lineinfo="@4(401[27],401[52])" *) \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=64) SPI_Master_CS_STM32_1 (n1563, 
            pll_clk_int, maxfan_replicated_net_1492, int_STM32_TX_DV, 
            int_STM32_SPI_CS_n, n18, n2606[0], maxfan_replicated_net_999, 
            o_reset_c, n13663, GND_net, VCC_net, {int_STM32_TX_Byte}, 
            int_STM32_SPI_MOSI, n19_adj_2599, int_STM32_SPI_Clk);
    (* lineinfo="@4(368[27],368[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) Controller_RHD_FIFO_1 (n3074, 
            pll_clk_int, o_reset_c, o_RHD_RX_DV, n17493, maxfan_replicated_net_999, 
            int_RHD_TX_DV, int_RHD_SPI_CS_n, maxfan_replicated_net_1492, 
            int_RHD_TX_Ready, GND_net, VCC_net, int_RHD_SPI_MISO, {int_RHD_TX_Byte}, 
            int_RHD_SPI_Clk, int_RHD_SPI_MOSI, int_FIFO_RE, int_FIFO_Q[0], 
            {int_FIFO_COUNT}, int_FIFO_Q[1], int_FIFO_Q[2], int_FIFO_Q[3], 
            int_FIFO_Q[4], int_FIFO_Q[5], int_FIFO_Q[6], int_FIFO_Q[7], 
            int_FIFO_Q[8], int_FIFO_Q[9], int_FIFO_Q[10], int_FIFO_Q[11], 
            int_FIFO_Q[12], int_FIFO_Q[13], int_FIFO_Q[14], int_FIFO_Q[15]);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=133, LSE_RLINE=133, lineinfo="@4(431[3],536[11])" *) FD1P3XZ \temp_array[1]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n10220), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [0]));
    defparam \temp_array[1]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i0 .SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=64) 
//

module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=512,cs_inactive_clks=64) (output n1563, 
            input pll_clk_int, input maxfan_replicated_net_1492, input int_STM32_TX_DV, 
            output int_STM32_SPI_CS_n, output n18, output n2610, input maxfan_replicated_net_999, 
            input o_reset_c, output n13663, input GND_net, input VCC_net, 
            input [511:0]int_STM32_TX_Byte, output int_STM32_SPI_MOSI, input n19, 
            output int_STM32_SPI_Clk);
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    wire w_Master_Ready, n3076, n1547;
    wire [3:0]n2606;
    
    wire n13966;
    wire [6:0]r_CS_Inactive_Count_6__N_1798;
    
    wire n13953;
    (* lineinfo="@7(81[10],81[29])" *) wire [6:0]r_CS_Inactive_Count;
    
    wire n12602, n2671, n12589;
    wire [7:0]n47;
    
    wire n12605, n21514, n21516, n21522;
    wire [9:0]n57;
    (* lineinfo="@7(82[10],82[20])" *) wire [9:0]r_TX_Count;
    
    wire n12, n13, n16, n17, n18994, n25851, n18992, n25848, 
        n18990, n25845, n25740, int_STM32_TX_Ready_N_2563, n12603, 
        n12601, n19011, n25929;
    wire [9:0]n45;
    
    wire n19009, n25926, n19007, n25923, n19005, n25920, n25857, 
        VCC_net_2;
    
    (* lut_function="(A (B))", lineinfo="@7(164[11],174[18])" *) LUT4 i616_2_lut (.A(n1563), 
            .B(w_Master_Ready), .Z(n3076));
    defparam i616_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@7(147[5],186[12])" *) LUT4 i12177_4_lut (.A(n1547), 
            .B(n2606[2]), .C(n3076), .D(n2606[1]), .Z(n13966));
    defparam i12177_4_lut.INIT = "0x3022";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n12605), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n2610));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(A ((C)+!B))", lineinfo="@7(154[7],185[16])" *) LUT4 i3434_3_lut (.A(n2606[1]), 
            .B(w_Master_Ready), .C(n1563), .Z(n12602));
    defparam i3434_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i6531_3_lut (.A(int_STM32_TX_DV), 
            .B(n2606[1]), .C(int_STM32_SPI_CS_n), .Z(n2671));
    defparam i6531_3_lut.INIT = "0xdcdc";
    (* lut_function="(!(A+!(B)))", lineinfo="@7(208[5],208[19])" *) LUT4 i1_2_lut (.A(int_STM32_TX_DV), 
            .B(n18), .Z(n12589));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6746_2_lut (.A(n47[2]), 
            .B(n2606[2]), .Z(r_CS_Inactive_Count_6__N_1798[1]));
    defparam i6746_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6747_2_lut (.A(n47[3]), 
            .B(n2606[2]), .Z(r_CS_Inactive_Count_6__N_1798[2]));
    defparam i6747_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6748_2_lut (.A(n47[4]), 
            .B(n2606[2]), .Z(r_CS_Inactive_Count_6__N_1798[3]));
    defparam i6748_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6749_2_lut (.A(n47[5]), 
            .B(n2606[2]), .Z(r_CS_Inactive_Count_6__N_1798[4]));
    defparam i6749_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6750_2_lut (.A(n47[6]), 
            .B(n2606[2]), .Z(r_CS_Inactive_Count_6__N_1798[5]));
    defparam i6750_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6751_2_lut (.A(n47[7]), 
            .B(n2606[2]), .Z(r_CS_Inactive_Count_6__N_1798[6]));
    defparam i6751_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=401, LSE_RLINE=401, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i6 (.D(r_CS_Inactive_Count_6__N_1798[6]), 
            .SP(n13953), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[6]));
    defparam r_CS_Inactive_Count_i6.REGSET = "SET";
    defparam r_CS_Inactive_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=401, LSE_RLINE=401, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_6__N_1798[5]), 
            .SP(n13953), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=401, LSE_RLINE=401, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_6__N_1798[4]), 
            .SP(n13953), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=401, LSE_RLINE=401, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_6__N_1798[3]), 
            .SP(n13953), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=401, LSE_RLINE=401, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_6__N_1798[2]), 
            .SP(n13953), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=401, LSE_RLINE=401, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_6__N_1798[1]), 
            .SP(n13953), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=401, LSE_RLINE=401, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n2671), 
            .SP(n21522), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@7(156[14],156[44])" *) LUT4 i5_2_lut (.A(int_STM32_SPI_CS_n), 
            .B(int_STM32_TX_DV), .Z(n1547));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11009_4_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[1]), .C(r_CS_Inactive_Count[2]), .D(r_CS_Inactive_Count[5]), 
            .Z(n21514));
    defparam i11009_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11011_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(n21514), .C(r_CS_Inactive_Count[0]), .D(r_CS_Inactive_Count[6]), 
            .Z(n21516));
    defparam i11011_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@7(154[7],185[16])" *) LUT4 i3437_4_lut (.A(n2610), 
            .B(n2606[2]), .C(n1547), .D(n21516), .Z(n12605));
    defparam i3437_4_lut.INIT = "0x0ace";
    (* lut_function="(A (B))", lineinfo="@7(208[48],208[110])" *) LUT4 i1_2_lut_adj_22 (.A(n2606[1]), 
            .B(w_Master_Ready), .Z(n13663));
    defparam i1_2_lut_adj_22.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i0 (.D(n57[0]), 
            .SP(n13966), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1614__i0.REGSET = "RESET";
    defparam r_TX_Count_1614__i0.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n12603), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(n2606[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[5]), .C(r_CS_Inactive_Count[4]), .D(r_CS_Inactive_Count[3]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i12117_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n12), .C(r_CS_Inactive_Count[6]), .D(r_CS_Inactive_Count[1]), 
            .Z(n13));
    defparam i12117_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[7]), 
            .B(r_TX_Count[3]), .C(r_TX_Count[4]), .D(r_TX_Count[6]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[8]), .C(r_TX_Count[9]), .D(r_TX_Count[2]), .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(r_TX_Count[5]), 
            .C(n16), .D(r_TX_Count[1]), .Z(n1563));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i1_4_lut (.A(n2606[1]), 
            .B(n2606[2]), .C(w_Master_Ready), .D(n1563), .Z(n13953));
    defparam i1_4_lut.INIT = "0xccec";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6530_2_lut (.A(n47[1]), 
            .B(n2606[2]), .Z(r_CS_Inactive_Count_6__N_1798[0]));
    defparam i6530_2_lut.INIT = "0x8888";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_2357_8 (.A0(GND_net), .B0(r_CS_Inactive_Count[6]), 
            .C0(VCC_net), .D0(n18994), .CI0(n18994), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n25851), .CI1(n25851), .CO0(n25851), .S0(n47[7]));
    defparam add_2357_8.INIT0 = "0xc33c";
    defparam add_2357_8.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_2357_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n18992), .CI0(n18992), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n25848), .CI1(n25848), .CO0(n25848), .CO1(n18994), 
            .S0(n47[5]), .S1(n47[6]));
    defparam add_2357_6.INIT0 = "0xc33c";
    defparam add_2357_6.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_2357_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n18990), .CI0(n18990), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n25845), .CI1(n25845), .CO0(n25845), .CO1(n18992), 
            .S0(n47[3]), .S1(n47[4]));
    defparam add_2357_4.INIT0 = "0xc33c";
    defparam add_2357_4.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_2357_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n13), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n25740), .CI1(n25740), .CO0(n25740), .CO1(n18990), 
            .S0(n47[1]), .S1(n47[2]));
    defparam add_2357_2.INIT0 = "0xc33c";
    defparam add_2357_2.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@7(208[5],208[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_2563));
    defparam i37_1_lut.INIT = "0x5555";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n12601), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(n2606[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i1 (.D(n57[1]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1614__i1.REGSET = "RESET";
    defparam r_TX_Count_1614__i1.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1614_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n19011), .CI0(n19011), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n25929), 
            .CI1(n25929), .CO0(n25929), .S0(n45[8]), .S1(n45[9]));
    defparam r_TX_Count_1614_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_1614_add_4_10.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1614_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n19009), .CI0(n19009), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n25926), 
            .CI1(n25926), .CO0(n25926), .CO1(n19011), .S0(n45[6]), .S1(n45[7]));
    defparam r_TX_Count_1614_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_1614_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1614_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n19007), .CI0(n19007), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n25923), 
            .CI1(n25923), .CO0(n25923), .CO1(n19009), .S0(n45[4]), .S1(n45[5]));
    defparam r_TX_Count_1614_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_1614_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1614_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n19005), .CI0(n19005), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n25920), 
            .CI1(n25920), .CO0(n25920), .CO1(n19007), .S0(n45[2]), .S1(n45[3]));
    defparam r_TX_Count_1614_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_1614_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1614_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_2563), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n25857), 
            .CI1(n25857), .CO0(n25857), .CO1(n19005), .S0(n45[0]), .S1(n45[1]));
    defparam r_TX_Count_1614_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_1614_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6593_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[0]), .Z(n57[0]));
    defparam i6593_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6780_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[1]), .Z(n57[1]));
    defparam i6780_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6781_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[2]), .Z(n57[2]));
    defparam i6781_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6782_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[3]), .Z(n57[3]));
    defparam i6782_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6783_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[4]), .Z(n57[4]));
    defparam i6783_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i2 (.D(n57[2]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1614__i2.REGSET = "RESET";
    defparam r_TX_Count_1614__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i3 (.D(n57[3]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1614__i3.REGSET = "RESET";
    defparam r_TX_Count_1614__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6784_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[5]), .Z(n57[5]));
    defparam i6784_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6785_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[6]), .Z(n57[6]));
    defparam i6785_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i4 (.D(n57[4]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1614__i4.REGSET = "RESET";
    defparam r_TX_Count_1614__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i5 (.D(n57[5]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_1614__i5.REGSET = "RESET";
    defparam r_TX_Count_1614__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i6 (.D(n57[6]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_1614__i6.REGSET = "RESET";
    defparam r_TX_Count_1614__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i7 (.D(n57[7]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_1614__i7.REGSET = "RESET";
    defparam r_TX_Count_1614__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i8 (.D(n57[8]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_1614__i8.REGSET = "RESET";
    defparam r_TX_Count_1614__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1614__i9 (.D(n57[9]), 
            .SP(n13966), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_1614__i9.REGSET = "RESET";
    defparam r_TX_Count_1614__i9.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6786_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[7]), .Z(n57[7]));
    defparam i6786_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6787_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[8]), .Z(n57[8]));
    defparam i6787_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6788_2_lut_3_lut_4_lut (.A(n2606[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[9]), .Z(n57[9]));
    defparam i6788_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i3433_4_lut (.A(n2606[2]), 
            .B(n1563), .C(n13), .D(n13663), .Z(n12601));
    defparam i3433_4_lut.INIT = "0x3b0a";
    (* lut_function="(A+(B (C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i3435_3_lut (.A(n12602), 
            .B(n1547), .C(n2610), .Z(n12603));
    defparam i3435_3_lut.INIT = "0xeaea";
    (* lut_function="(!(A ((C+(D))+!B)+!A (D)))" *) LUT4 i12180_2_lut_4_lut (.A(n2606[1]), 
            .B(w_Master_Ready), .C(n1563), .D(n2606[2]), .Z(n21522));
    defparam i12180_2_lut_4_lut.INIT = "0x005d";
    (* lineinfo="@7(120[18],120[40])" *) \SPI_Master(num_of_bits_per_packet=512) SPI_Master_1 (pll_clk_int, 
            maxfan_replicated_net_999, int_STM32_TX_DV, maxfan_replicated_net_1492, 
            {int_STM32_TX_Byte}, o_reset_c, int_STM32_SPI_MOSI, n19, 
            w_Master_Ready, n12589, VCC_net, int_STM32_SPI_Clk, n18, 
            GND_net);
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=401, LSE_RLINE=401, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_6__N_1798[0]), 
            .SP(n13953), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(num_of_bits_per_packet=512) 
//

module \SPI_Master(num_of_bits_per_packet=512) (input pll_clk_int, input maxfan_replicated_net_999, 
            input int_STM32_TX_DV, input maxfan_replicated_net_1492, input [511:0]int_STM32_TX_Byte, 
            input o_reset_c, output int_STM32_SPI_MOSI, input n19, output w_Master_Ready, 
            input n12589, input VCC_net, output int_STM32_SPI_Clk, output n18, 
            input GND_net);
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    wire n14716, n15358;
    (* lineinfo="@6(45[10],45[25])" *) wire [10:0]r_SPI_Clk_Edges;
    (* lineinfo="@6(52[10],52[24])" *) wire [8:0]r_TX_Bit_Count;
    (* lineinfo="@6(49[10],49[19])" *) wire [511:0]r_TX_Byte;
    
    wire n23806, n23809, r_TX_DV, n14726, n23800, n14724, n39, 
        n40, n43;
    (* lineinfo="@6(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire r_SPI_Clk, n15371, n14722, n42, n32, n33, n36;
    wire [10:0]n62;
    
    wire n14710, n35, n23803, n23, n24, n27, n14714, n26, n23794, 
        n23947, n24253, n22158, n24145, n22136, n16, n17, n20, 
        n14712, n19_c, n23797, n14720, n14718, n68, n67;
    wire [8:0]r_TX_Bit_Count_8__N_2352;
    
    wire n20872, n499, n500, n502, n23983, n24211, n22179, n23887, 
        n24307, n22128, n23713, n24475, n22038, n23677, n22094, 
        n23821, n22095, n23845, n24349, n22107, n79, n1210, n13958, 
        n80, n83, n82, n1, n2, n5, n4, n23785, n24409, n22074, 
        n24025, n24163, n22203, n23941, n24259, n22155, n23911, 
        n24289, n22140, n23929, n24271, n22149, n23995, n24193, 
        n22188, n23977, n24217, n22176, n20169, r_Trailing_Edge, 
        n8, n14, n15, n9, n20179, n23689, n206;
    wire [1:0]r_SPI_Clk_Count_1__N_1827;
    
    wire n207;
    wire [8:0]n52;
    
    wire n12, n11, n210, n209, n71, n72, n383, n384, n75, 
        n74, n387, n386, n24061, n24115, n22218, n393, n394, 
        n24490, n24043, n23857, n22046, n391, n390, n24493, n23731, 
        n22047, n23701, n22205, n24031, n22206, n24484, n22034, 
        n23971, n24223, n22173, n23989, n24205, n22182, n24478, 
        n22288, n24472, n24466, n22040, n24007, n24181, n22194, 
        n24001, n24187, n22191, n14700, n24460, n22043, n24454, 
        n22049, n24448, n22052, n24442, n22055, n24436, n22058;
    wire [10:0]r_SPI_Clk_Edges_10__N_1829;
    
    wire n24430, n22061, n24424, n22064, n24418, n22067, n24412, 
        n22070, n24406, n24400, n22076, n24394, n22079, n23719, 
        n24388, n23707, n22082, n24382, n22085, n24376, n22088, 
        n24370, n22091, n24364, n22097, n23761, n24358, n23749, 
        n22100, n24352, n22103, n24073, n24085, n24346, n24169, 
        n24019, n24121, n24109, n24340, n23635, n23659, n22110, 
        n24334, n22112, n24328, n22115, n24322, n22118, n23722, 
        n23725, n18_c, n16_adj_2592, n20_adj_2593, n23788, n24316, 
        n23791, n22121, n24310, n22124, n23716, n23827, n24304, 
        n23815, n24298, n23782, n22130, n23710, n23776, n23779, 
        n23704, n23770, n23773, n23698, n23764, n23767, n23758, 
        n23686, n24292, n22185, n22170, n23752, n23680, n23638, 
        n23683, n22133, n22263, n23674, n24286, n23632, n23755, 
        n13982, n23668, n23671, n23662, n23623, n23626, n22296, 
        n22293, n23665, n23746, n22260, n23629, n23656, n24280, 
        n23620, n22142, n24274, n22145, n24268, n24262, n22151, 
        n24256, n24250, n24244, n22160, n24238, n22163, n23899, 
        n24232, n23881, n22166, n24226, n24220, n24214, n23869, 
        n24208, n23839, n372, n24202, n373, n24196, n376, n375, 
        n24190, n24184, n24178, n23959, n24172, n23953, n22196, 
        n24166, n24160, n24154, n22208, n24148, n22211, n24142, 
        n24130, n22214, n23644, n24118, n23905, n24112, n23875, 
        n24106, n24100, n22289, n24094, n22220, n24088, n24082, 
        n24076, n23740, n24070, n23743, n24064, n22219, n23833, 
        n24058, n22081, n24052, n22213, n24046, n22210, n368, 
        n369, n24040, n366, n365, n24034, n22207, n24013, n24028, 
        n23965, n24022, n23734, n24016, n23737, n23923, n24010, 
        n23917, n23728, n65, n64, n24004, n23998, n23992, n23986, 
        n23980, n23974, n23968, n23863, n23962, n23851, n23956, 
        n23950, n23944, n23938, n23932, n22150, n23926, n23920, 
        n23914, n23908, n23902, n23896, n23890, n18970, n25887, 
        n18968, n25884, n22129, n18966, n25881, n18964, n25878, 
        n25815, n23884, n23878, n23872, n23866, n23860, n18951, 
        n25761, n18949, n25758, n18947, n25755, n18945, n25749, 
        n23854, n23848, n23842, n23836, n18943, n25746, n25743, 
        n23830, n23824, n23818, n23812, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n23806));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23806_bdd_4_lut (.A(n23806), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n23809));
    defparam n23806_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n14726), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n14724), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n23800));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n14722), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i39_3_lut (.A(r_TX_Byte[40]), 
            .B(r_TX_Byte[41]), .C(r_TX_Bit_Count[0]), .Z(n39));
    defparam Mux_50_i39_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i40_3_lut (.A(r_TX_Byte[42]), 
            .B(r_TX_Byte[43]), .C(r_TX_Bit_Count[0]), .Z(n40));
    defparam Mux_50_i40_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i43_3_lut (.A(r_TX_Byte[46]), 
            .B(r_TX_Byte[47]), .C(r_TX_Bit_Count[0]), .Z(n43));
    defparam Mux_50_i43_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(44[10],44[19])" *) LUT4 i17_2_lut (.A(r_SPI_Clk_Count[0]), 
            .B(r_SPI_Clk), .Z(n15371));
    defparam i17_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i42_3_lut (.A(r_TX_Byte[44]), 
            .B(r_TX_Byte[45]), .C(r_TX_Bit_Count[0]), .Z(n42));
    defparam Mux_50_i42_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n14714), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i32_3_lut (.A(r_TX_Byte[32]), 
            .B(r_TX_Byte[33]), .C(r_TX_Bit_Count[0]), .Z(n32));
    defparam Mux_50_i32_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i33_3_lut (.A(r_TX_Byte[34]), 
            .B(r_TX_Byte[35]), .C(r_TX_Bit_Count[0]), .Z(n33));
    defparam Mux_50_i33_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i36_3_lut (.A(r_TX_Byte[38]), 
            .B(r_TX_Byte[39]), .C(r_TX_Bit_Count[0]), .Z(n36));
    defparam Mux_50_i36_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6646_2_lut (.A(n62[1]), 
            .B(int_STM32_TX_DV), .Z(n14710));
    defparam i6646_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i35_3_lut (.A(r_TX_Byte[36]), 
            .B(r_TX_Byte[37]), .C(r_TX_Bit_Count[0]), .Z(n35));
    defparam Mux_50_i35_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23800_bdd_4_lut (.A(n23800), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n23803));
    defparam n23800_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i23_3_lut (.A(r_TX_Byte[24]), 
            .B(r_TX_Byte[25]), .C(r_TX_Bit_Count[0]), .Z(n23));
    defparam Mux_50_i23_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i24_3_lut (.A(r_TX_Byte[26]), 
            .B(r_TX_Byte[27]), .C(r_TX_Bit_Count[0]), .Z(n24));
    defparam Mux_50_i24_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i27_3_lut (.A(r_TX_Byte[30]), 
            .B(r_TX_Byte[31]), .C(r_TX_Bit_Count[0]), .Z(n27));
    defparam Mux_50_i27_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n14712), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i26_3_lut (.A(r_TX_Byte[28]), 
            .B(r_TX_Byte[29]), .C(r_TX_Bit_Count[0]), .Z(n26));
    defparam Mux_50_i26_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n23794));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11489_3_lut (.A(n23947), 
            .B(n24253), .C(r_TX_Bit_Count[2]), .Z(n22158));
    defparam i11489_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11467_3_lut (.A(n22158), 
            .B(n24145), .C(r_TX_Bit_Count[3]), .Z(n22136));
    defparam i11467_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i16_3_lut (.A(r_TX_Byte[16]), 
            .B(r_TX_Byte[17]), .C(r_TX_Bit_Count[0]), .Z(n16));
    defparam Mux_50_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i17_3_lut (.A(r_TX_Byte[18]), 
            .B(r_TX_Byte[19]), .C(r_TX_Bit_Count[0]), .Z(n17));
    defparam Mux_50_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i20_3_lut (.A(r_TX_Byte[22]), 
            .B(r_TX_Byte[23]), .C(r_TX_Bit_Count[0]), .Z(n20));
    defparam Mux_50_i20_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n14720), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i19_3_lut (.A(r_TX_Byte[20]), 
            .B(r_TX_Byte[21]), .C(r_TX_Bit_Count[0]), .Z(n19_c));
    defparam Mux_50_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23794_bdd_4_lut (.A(n23794), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n23797));
    defparam n23794_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n14718), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_8__N_2352[0]), 
            .SP(n20872), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i68_3_lut (.A(r_TX_Byte[70]), 
            .B(r_TX_Byte[71]), .C(r_TX_Bit_Count[0]), .Z(n68));
    defparam Mux_50_i68_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i67_3_lut (.A(r_TX_Byte[68]), 
            .B(r_TX_Byte[69]), .C(r_TX_Bit_Count[0]), .Z(n67));
    defparam Mux_50_i67_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n1210), 
            .SP(n13958), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i499_3_lut (.A(r_TX_Byte[504]), 
            .B(r_TX_Byte[505]), .C(r_TX_Bit_Count[0]), .Z(n499));
    defparam Mux_50_i499_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i500_3_lut (.A(r_TX_Byte[506]), 
            .B(r_TX_Byte[507]), .C(r_TX_Bit_Count[0]), .Z(n500));
    defparam Mux_50_i500_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_50_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11510_3_lut (.A(n23983), 
            .B(n24211), .C(r_TX_Bit_Count[4]), .Z(n22179));
    defparam i11510_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11459_3_lut (.A(n23887), 
            .B(n24307), .C(r_TX_Bit_Count[4]), .Z(n22128));
    defparam i11459_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11369_3_lut (.A(n23713), 
            .B(n24475), .C(r_TX_Bit_Count[2]), .Z(n22038));
    defparam i11369_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11425_3_lut (.A(n23677), 
            .B(n22038), .C(r_TX_Bit_Count[3]), .Z(n22094));
    defparam i11425_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11426_3_lut (.A(n23821), 
            .B(n22094), .C(r_TX_Bit_Count[4]), .Z(n22095));
    defparam i11426_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11438_3_lut (.A(n23845), 
            .B(n24349), .C(r_TX_Bit_Count[4]), .Z(n22107));
    defparam i11438_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i79_3_lut (.A(r_TX_Byte[80]), 
            .B(r_TX_Byte[81]), .C(r_TX_Bit_Count[0]), .Z(n79));
    defparam Mux_50_i79_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(n20169), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i80_3_lut (.A(r_TX_Byte[82]), 
            .B(r_TX_Byte[83]), .C(r_TX_Bit_Count[0]), .Z(n80));
    defparam Mux_50_i80_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i83_3_lut (.A(r_TX_Byte[86]), 
            .B(r_TX_Byte[87]), .C(r_TX_Bit_Count[0]), .Z(n83));
    defparam Mux_50_i83_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i82_3_lut (.A(r_TX_Byte[84]), 
            .B(r_TX_Byte[85]), .C(r_TX_Bit_Count[0]), .Z(n82));
    defparam Mux_50_i82_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i1_3_lut (.A(r_TX_Byte[0]), 
            .B(r_TX_Byte[1]), .C(r_TX_Bit_Count[0]), .Z(n1));
    defparam Mux_50_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i2_3_lut (.A(r_TX_Byte[2]), 
            .B(r_TX_Byte[3]), .C(r_TX_Bit_Count[0]), .Z(n2));
    defparam Mux_50_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i5_3_lut (.A(r_TX_Byte[6]), 
            .B(r_TX_Byte[7]), .C(r_TX_Bit_Count[0]), .Z(n5));
    defparam Mux_50_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i4_3_lut (.A(r_TX_Byte[4]), 
            .B(r_TX_Byte[5]), .C(r_TX_Bit_Count[0]), .Z(n4));
    defparam Mux_50_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11405_3_lut (.A(n23785), 
            .B(n24409), .C(r_TX_Bit_Count[2]), .Z(n22074));
    defparam i11405_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11534_3_lut (.A(n24025), 
            .B(n24163), .C(r_TX_Bit_Count[2]), .Z(n22203));
    defparam i11534_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11486_3_lut (.A(n23941), 
            .B(n24259), .C(r_TX_Bit_Count[2]), .Z(n22155));
    defparam i11486_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11471_3_lut (.A(n23911), 
            .B(n24289), .C(r_TX_Bit_Count[2]), .Z(n22140));
    defparam i11471_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11480_3_lut (.A(n23929), 
            .B(n24271), .C(r_TX_Bit_Count[2]), .Z(n22149));
    defparam i11480_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11519_3_lut (.A(n23995), 
            .B(n24193), .C(r_TX_Bit_Count[2]), .Z(n22188));
    defparam i11519_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11507_3_lut (.A(n23977), 
            .B(n24217), .C(r_TX_Bit_Count[2]), .Z(n22176));
    defparam i11507_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n19), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_50_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[8]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[7]), 
            .B(r_TX_Bit_Count[5]), .C(r_TX_Bit_Count[6]), .D(r_TX_Bit_Count[4]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lineinfo="@6(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1617__i0 (.D(r_SPI_Clk_Count_1__N_1827[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1617__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1617__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i9_3_lut (.A(r_TX_Byte[10]), 
            .B(r_TX_Byte[11]), .C(r_TX_Bit_Count[0]), .Z(n9));
    defparam Mux_50_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i8_4_lut (.A(n15), 
            .B(r_TX_Bit_Count[3]), .C(n14), .D(r_TX_Bit_Count[2]), .Z(n20179));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i56_4_lut (.A(n23689), 
            .B(r_TX_Byte[511]), .C(n20179), .D(r_TX_DV), .Z(n1210));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i206_3_lut (.A(r_TX_Byte[208]), 
            .B(r_TX_Byte[209]), .C(r_TX_Bit_Count[0]), .Z(n206));
    defparam Mux_50_i206_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n14710), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i207_3_lut (.A(r_TX_Byte[210]), 
            .B(r_TX_Byte[211]), .C(r_TX_Bit_Count[0]), .Z(n207));
    defparam Mux_50_i207_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n15371), 
            .SP(n12589), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@6(135[7],145[14])" *) LUT4 i6449_3_lut (.A(n52[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_8__N_2352[0]));
    defparam i6449_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i12_3_lut (.A(r_TX_Byte[14]), 
            .B(r_TX_Byte[15]), .C(r_TX_Bit_Count[0]), .Z(n12));
    defparam Mux_50_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i11_3_lut (.A(r_TX_Byte[12]), 
            .B(r_TX_Byte[13]), .C(r_TX_Bit_Count[0]), .Z(n11));
    defparam Mux_50_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i210_3_lut (.A(r_TX_Byte[214]), 
            .B(r_TX_Byte[215]), .C(r_TX_Bit_Count[0]), .Z(n210));
    defparam Mux_50_i210_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6700_2_lut (.A(n62[5]), 
            .B(int_STM32_TX_DV), .Z(n14718));
    defparam i6700_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n14700), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i209_3_lut (.A(r_TX_Byte[212]), 
            .B(r_TX_Byte[213]), .C(r_TX_Bit_Count[0]), .Z(n209));
    defparam Mux_50_i209_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6701_2_lut (.A(n62[6]), 
            .B(int_STM32_TX_DV), .Z(n14720));
    defparam i6701_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i71_3_lut (.A(r_TX_Byte[72]), 
            .B(r_TX_Byte[73]), .C(r_TX_Bit_Count[0]), .Z(n71));
    defparam Mux_50_i71_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6697_2_lut (.A(n62[2]), 
            .B(int_STM32_TX_DV), .Z(n14712));
    defparam i6697_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i72_3_lut (.A(r_TX_Byte[74]), 
            .B(r_TX_Byte[75]), .C(r_TX_Bit_Count[0]), .Z(n72));
    defparam Mux_50_i72_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6698_2_lut (.A(n62[3]), 
            .B(int_STM32_TX_DV), .Z(n14714));
    defparam i6698_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i383_3_lut (.A(r_TX_Byte[384]), 
            .B(r_TX_Byte[385]), .C(r_TX_Bit_Count[0]), .Z(n383));
    defparam Mux_50_i383_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i384_3_lut (.A(r_TX_Byte[386]), 
            .B(r_TX_Byte[387]), .C(r_TX_Bit_Count[0]), .Z(n384));
    defparam Mux_50_i384_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i75_3_lut (.A(r_TX_Byte[78]), 
            .B(r_TX_Byte[79]), .C(r_TX_Bit_Count[0]), .Z(n75));
    defparam Mux_50_i75_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6702_2_lut (.A(n62[7]), 
            .B(int_STM32_TX_DV), .Z(n14722));
    defparam i6702_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i74_3_lut (.A(r_TX_Byte[76]), 
            .B(r_TX_Byte[77]), .C(r_TX_Bit_Count[0]), .Z(n74));
    defparam Mux_50_i74_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i387_3_lut (.A(r_TX_Byte[390]), 
            .B(r_TX_Byte[391]), .C(r_TX_Bit_Count[0]), .Z(n387));
    defparam Mux_50_i387_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i386_3_lut (.A(r_TX_Byte[388]), 
            .B(r_TX_Byte[389]), .C(r_TX_Bit_Count[0]), .Z(n386));
    defparam Mux_50_i386_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6703_2_lut (.A(n62[8]), 
            .B(int_STM32_TX_DV), .Z(n14724));
    defparam i6703_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11549_3_lut (.A(n24061), 
            .B(n24115), .C(r_TX_Bit_Count[6]), .Z(n22218));
    defparam i11549_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n393), .C(n394), .D(r_TX_Bit_Count[2]), .Z(n24490));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11377_3_lut (.A(n24043), 
            .B(n23857), .C(r_TX_Bit_Count[3]), .Z(n22046));
    defparam i11377_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24490_bdd_4_lut (.A(n24490), 
            .B(n391), .C(n390), .D(r_TX_Bit_Count[2]), .Z(n24493));
    defparam n24490_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11378_3_lut (.A(n23731), 
            .B(n22046), .C(r_TX_Bit_Count[4]), .Z(n22047));
    defparam i11378_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11536_3_lut (.A(n23701), 
            .B(n22047), .C(r_TX_Bit_Count[5]), .Z(n22205));
    defparam i11536_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11537_3_lut (.A(n24031), 
            .B(n22205), .C(r_TX_Bit_Count[6]), .Z(n22206));
    defparam i11537_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n24484));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24484_bdd_4_lut (.A(n24484), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n22034));
    defparam n24484_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11504_3_lut (.A(n23971), 
            .B(n24223), .C(r_TX_Bit_Count[2]), .Z(n22173));
    defparam i11504_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11513_3_lut (.A(n23989), 
            .B(n24205), .C(r_TX_Bit_Count[2]), .Z(n22182));
    defparam i11513_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_98  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[490]), .C(r_TX_Byte[491]), .D(r_TX_Bit_Count[1]), 
            .Z(n24478));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_98 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24478_bdd_4_lut (.A(n24478), 
            .B(r_TX_Byte[489]), .C(r_TX_Byte[488]), .D(r_TX_Bit_Count[1]), 
            .Z(n22288));
    defparam n24478_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_97  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n24472));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_97 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24472_bdd_4_lut (.A(n24472), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n24475));
    defparam n24472_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_96  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n24466));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_96 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24466_bdd_4_lut (.A(n24466), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n22040));
    defparam n24466_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11525_3_lut (.A(n24007), 
            .B(n24181), .C(r_TX_Bit_Count[2]), .Z(n22194));
    defparam i11525_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11522_3_lut (.A(n24001), 
            .B(n24187), .C(r_TX_Bit_Count[2]), .Z(n22191));
    defparam i11522_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_STM32_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n24460));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24460_bdd_4_lut (.A(n24460), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n22043));
    defparam n24460_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(r_SPI_Clk_Edges_10__N_1829[10]), 
            .SP(n15358), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n24454));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24454_bdd_4_lut (.A(n24454), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n22049));
    defparam n24454_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n24448));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24448_bdd_4_lut (.A(n24448), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n22052));
    defparam n24448_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n24442));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24442_bdd_4_lut (.A(n24442), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n22055));
    defparam n24442_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n24436));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24436_bdd_4_lut (.A(n24436), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n22058));
    defparam n24436_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i6696_2_lut (.A(n62[10]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_10__N_1829[10]));
    defparam i6696_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n24430));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24430_bdd_4_lut (.A(n24430), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n22061));
    defparam n24430_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n24424));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24424_bdd_4_lut (.A(n24424), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n22064));
    defparam n24424_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n24418));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24418_bdd_4_lut (.A(n24418), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n22067));
    defparam n24418_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n24412));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24412_bdd_4_lut (.A(n24412), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n22070));
    defparam n24412_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[94]), .C(r_TX_Byte[95]), .D(r_TX_Bit_Count[1]), 
            .Z(n24406));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24406_bdd_4_lut (.A(n24406), 
            .B(r_TX_Byte[93]), .C(r_TX_Byte[92]), .D(r_TX_Bit_Count[1]), 
            .Z(n24409));
    defparam n24406_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n24400));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24400_bdd_4_lut (.A(n24400), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n22076));
    defparam n24400_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n24394));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24394_bdd_4_lut (.A(n24394), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n22079));
    defparam n24394_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n23719), .C(n22040), .D(r_TX_Bit_Count[3]), .Z(n24388));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24388_bdd_4_lut (.A(n24388), 
            .B(n22034), .C(n23707), .D(r_TX_Bit_Count[3]), .Z(n22082));
    defparam n24388_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6704_2_lut (.A(n62[9]), 
            .B(int_STM32_TX_DV), .Z(n14726));
    defparam i6704_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n24382));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24382_bdd_4_lut (.A(n24382), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n22085));
    defparam n24382_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n24376));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24376_bdd_4_lut (.A(n24376), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n22088));
    defparam n24376_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n24370));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24370_bdd_4_lut (.A(n24370), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n22091));
    defparam n24370_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6444_2_lut (.A(n62[0]), 
            .B(int_STM32_TX_DV), .Z(n14700));
    defparam i6444_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n24364));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24364_bdd_4_lut (.A(n24364), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n22097));
    defparam n24364_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_18  (.A(r_TX_Bit_Count[2]), 
            .B(n23761), .C(n22061), .D(r_TX_Bit_Count[3]), .Z(n24358));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24358_bdd_4_lut (.A(n24358), 
            .B(n22055), .C(n23749), .D(r_TX_Bit_Count[3]), .Z(n22100));
    defparam n24358_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[150]), .C(r_TX_Byte[151]), .D(r_TX_Bit_Count[1]), 
            .Z(n24352));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24352_bdd_4_lut (.A(n24352), 
            .B(r_TX_Byte[149]), .C(r_TX_Byte[148]), .D(r_TX_Bit_Count[1]), 
            .Z(n22103));
    defparam n24352_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n24073), .C(n24085), .D(r_TX_Bit_Count[3]), .Z(n24346));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24346_bdd_4_lut (.A(n24346), 
            .B(n24169), .C(n24019), .D(r_TX_Bit_Count[3]), .Z(n24349));
    defparam n24346_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n24121), .C(n24109), .D(r_TX_Bit_Count[4]), .Z(n24340));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24340_bdd_4_lut (.A(n24340), 
            .B(n23635), .C(n23659), .D(r_TX_Bit_Count[4]), .Z(n22110));
    defparam n24340_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i390_3_lut (.A(r_TX_Byte[392]), 
            .B(r_TX_Byte[393]), .C(r_TX_Bit_Count[0]), .Z(n390));
    defparam Mux_50_i390_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i391_3_lut (.A(r_TX_Byte[394]), 
            .B(r_TX_Byte[395]), .C(r_TX_Bit_Count[0]), .Z(n391));
    defparam Mux_50_i391_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i394_3_lut (.A(r_TX_Byte[398]), 
            .B(r_TX_Byte[399]), .C(r_TX_Bit_Count[0]), .Z(n394));
    defparam Mux_50_i394_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n24334));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i393_3_lut (.A(r_TX_Byte[396]), 
            .B(r_TX_Byte[397]), .C(r_TX_Bit_Count[0]), .Z(n393));
    defparam Mux_50_i393_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24334_bdd_4_lut (.A(n24334), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n22112));
    defparam n24334_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n24328));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24328_bdd_4_lut (.A(n24328), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n22115));
    defparam n24328_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n24322));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24322_bdd_4_lut (.A(n24322), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n22118));
    defparam n24322_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n23722));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23722_bdd_4_lut (.A(n23722), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n23725));
    defparam n23722_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(45[10],45[25])" *) LUT4 i7_4_lut (.A(r_SPI_Clk_Edges[4]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[10]), .D(r_SPI_Clk_Edges[0]), 
            .Z(n18_c));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))", lineinfo="@6(45[10],45[25])" *) LUT4 i5_2_lut (.A(r_SPI_Clk_Edges[6]), 
            .B(r_SPI_Clk_Edges[1]), .Z(n16_adj_2592));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(45[10],45[25])" *) LUT4 i9_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n18_c), .C(r_SPI_Clk_Edges[8]), .D(r_SPI_Clk_Edges[7]), 
            .Z(n20_adj_2593));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(45[10],45[25])" *) LUT4 i10_4_lut (.A(r_SPI_Clk_Edges[9]), 
            .B(n20_adj_2593), .C(n16_adj_2592), .D(r_SPI_Clk_Edges[2]), 
            .Z(n18));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n23788));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n23803), .C(n22085), .D(r_TX_Bit_Count[3]), .Z(n24316));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6699_2_lut (.A(n62[4]), 
            .B(int_STM32_TX_DV), .Z(n14716));
    defparam i6699_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23788_bdd_4_lut (.A(n23788), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n23791));
    defparam n23788_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24316_bdd_4_lut (.A(n24316), 
            .B(n22079), .C(n23797), .D(r_TX_Bit_Count[3]), .Z(n22121));
    defparam n24316_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n24310));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24310_bdd_4_lut (.A(n24310), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n22124));
    defparam n24310_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n23716));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n23827), .C(n22097), .D(r_TX_Bit_Count[3]), .Z(n24304));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24304_bdd_4_lut (.A(n24304), 
            .B(n22091), .C(n23815), .D(r_TX_Bit_Count[3]), .Z(n24307));
    defparam n24304_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[102]), .C(r_TX_Byte[103]), .D(r_TX_Bit_Count[1]), 
            .Z(n24298));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[90]), .C(r_TX_Byte[91]), .D(r_TX_Bit_Count[1]), 
            .Z(n23782));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23716_bdd_4_lut (.A(n23716), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n23719));
    defparam n23716_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23782_bdd_4_lut (.A(n23782), 
            .B(r_TX_Byte[89]), .C(r_TX_Byte[88]), .D(r_TX_Bit_Count[1]), 
            .Z(n23785));
    defparam n23782_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24298_bdd_4_lut (.A(n24298), 
            .B(r_TX_Byte[101]), .C(r_TX_Byte[100]), .D(r_TX_Bit_Count[1]), 
            .Z(n22130));
    defparam n24298_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n23710));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n23776));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23710_bdd_4_lut (.A(n23710), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n23713));
    defparam n23710_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23776_bdd_4_lut (.A(n23776), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n23779));
    defparam n23776_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n23704));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n23770));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23704_bdd_4_lut (.A(n23704), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n23707));
    defparam n23704_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23770_bdd_4_lut (.A(n23770), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n23773));
    defparam n23770_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_5  (.A(r_TX_Bit_Count[3]), 
            .B(n22191), .C(n22194), .D(r_TX_Bit_Count[4]), .Z(n23698));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n23764));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23698_bdd_4_lut (.A(n23698), 
            .B(n22182), .C(n22173), .D(r_TX_Bit_Count[4]), .Z(n23701));
    defparam n23698_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23764_bdd_4_lut (.A(n23764), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n23767));
    defparam n23764_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n23758));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23758_bdd_4_lut (.A(n23758), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n23761));
    defparam n23758_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[7]_bdd_4_lut  (.A(r_TX_Bit_Count[7]), 
            .B(n22206), .C(n22218), .D(r_TX_Bit_Count[8]), .Z(n23686));
    defparam \r_TX_Bit_Count[7]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n24292));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23686_bdd_4_lut (.A(n23686), 
            .B(n22185), .C(n22170), .D(r_TX_Bit_Count[8]), .Z(n23689));
    defparam n23686_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n23752));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_8  (.A(r_TX_Bit_Count[1]), 
            .B(n386), .C(n387), .D(r_TX_Bit_Count[2]), .Z(n23680));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_4  (.A(r_TX_Bit_Count[1]), 
            .B(n74), .C(n75), .D(r_TX_Bit_Count[2]), .Z(n23638));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23680_bdd_4_lut (.A(n23680), 
            .B(n384), .C(n383), .D(r_TX_Bit_Count[2]), .Z(n23683));
    defparam n23680_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24292_bdd_4_lut (.A(n24292), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n22133));
    defparam n24292_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23638_bdd_4_lut (.A(n23638), 
            .B(n72), .C(n71), .D(r_TX_Bit_Count[2]), .Z(n22263));
    defparam n23638_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6473_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[8]), .Z(r_TX_Bit_Count_8__N_2352[8]));
    defparam i6473_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6472_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[7]), .Z(r_TX_Bit_Count_8__N_2352[7]));
    defparam i6472_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6471_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[6]), .Z(r_TX_Bit_Count_8__N_2352[6]));
    defparam i6471_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6469_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[4]), .Z(r_TX_Bit_Count_8__N_2352[4]));
    defparam i6469_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6470_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[5]), .Z(r_TX_Bit_Count_8__N_2352[5]));
    defparam i6470_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_7  (.A(r_TX_Bit_Count[1]), 
            .B(n209), .C(n210), .D(r_TX_Bit_Count[2]), .Z(n23674));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[166]), .C(r_TX_Byte[167]), .D(r_TX_Bit_Count[1]), 
            .Z(n24286));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n11), .C(n12), .D(r_TX_Bit_Count[2]), .Z(n23632));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23752_bdd_4_lut (.A(n23752), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n23755));
    defparam n23752_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23674_bdd_4_lut (.A(n23674), 
            .B(n207), .C(n206), .D(r_TX_Bit_Count[2]), .Z(n23677));
    defparam n23674_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23632_bdd_4_lut (.A(n23632), 
            .B(n9), .C(n8), .D(r_TX_Bit_Count[2]), .Z(n23635));
    defparam n23632_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i1_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n13982));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6467_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[2]), .Z(r_TX_Bit_Count_8__N_2352[2]));
    defparam i6467_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6468_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[3]), .Z(r_TX_Bit_Count_8__N_2352[3]));
    defparam i6468_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6466_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[1]), .Z(r_TX_Bit_Count_8__N_2352[1]));
    defparam i6466_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_4  (.A(r_TX_Bit_Count[3]), 
            .B(n22176), .C(n22188), .D(r_TX_Bit_Count[4]), .Z(n23668));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23668_bdd_4_lut (.A(n23668), 
            .B(n22149), .C(n22140), .D(r_TX_Bit_Count[4]), .Z(n23671));
    defparam n23668_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_3  (.A(r_TX_Bit_Count[3]), 
            .B(n22155), .C(n22203), .D(r_TX_Bit_Count[4]), .Z(n23662));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n23623), .C(n22074), .D(r_TX_Bit_Count[4]), .Z(n23626));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24286_bdd_4_lut (.A(n24286), 
            .B(r_TX_Byte[165]), .C(r_TX_Byte[164]), .D(r_TX_Bit_Count[1]), 
            .Z(n24289));
    defparam n24286_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23662_bdd_4_lut (.A(n23662), 
            .B(n22296), .C(n22293), .D(r_TX_Bit_Count[4]), .Z(n23665));
    defparam n23662_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n23746));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23626_bdd_4_lut (.A(n23626), 
            .B(n22263), .C(n22260), .D(r_TX_Bit_Count[4]), .Z(n23629));
    defparam n23626_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_6  (.A(r_TX_Bit_Count[1]), 
            .B(n4), .C(n5), .D(r_TX_Bit_Count[2]), .Z(n23656));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[294]), .C(r_TX_Byte[295]), .D(r_TX_Bit_Count[1]), 
            .Z(n24280));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23746_bdd_4_lut (.A(n23746), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n23749));
    defparam n23746_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23656_bdd_4_lut (.A(n23656), 
            .B(n2), .C(n1), .D(r_TX_Bit_Count[2]), .Z(n23659));
    defparam n23656_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n82), .C(n83), .D(r_TX_Bit_Count[2]), .Z(n23620));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24280_bdd_4_lut (.A(n24280), 
            .B(r_TX_Byte[293]), .C(r_TX_Byte[292]), .D(r_TX_Bit_Count[1]), 
            .Z(n22142));
    defparam n24280_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23620_bdd_4_lut (.A(n23620), 
            .B(n80), .C(n79), .D(r_TX_Bit_Count[2]), .Z(n23623));
    defparam n23620_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[302]), .C(r_TX_Byte[303]), .D(r_TX_Bit_Count[1]), 
            .Z(n24274));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24274_bdd_4_lut (.A(n24274), 
            .B(r_TX_Byte[301]), .C(r_TX_Byte[300]), .D(r_TX_Bit_Count[1]), 
            .Z(n22145));
    defparam n24274_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[174]), .C(r_TX_Byte[175]), .D(r_TX_Bit_Count[1]), 
            .Z(n24268));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24268_bdd_4_lut (.A(n24268), 
            .B(r_TX_Byte[173]), .C(r_TX_Byte[172]), .D(r_TX_Bit_Count[1]), 
            .Z(n24271));
    defparam n24268_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[110]), .C(r_TX_Byte[111]), .D(r_TX_Bit_Count[1]), 
            .Z(n24262));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24262_bdd_4_lut (.A(n24262), 
            .B(r_TX_Byte[109]), .C(r_TX_Byte[108]), .D(r_TX_Bit_Count[1]), 
            .Z(n22151));
    defparam n24262_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n24256));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24256_bdd_4_lut (.A(n24256), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n24259));
    defparam n24256_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[502]), .C(r_TX_Byte[503]), .D(r_TX_Bit_Count[1]), 
            .Z(n24250));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24250_bdd_4_lut (.A(n24250), 
            .B(r_TX_Byte[501]), .C(r_TX_Byte[500]), .D(r_TX_Bit_Count[1]), 
            .Z(n24253));
    defparam n24250_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[310]), .C(r_TX_Byte[311]), .D(r_TX_Bit_Count[1]), 
            .Z(n24244));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24244_bdd_4_lut (.A(n24244), 
            .B(r_TX_Byte[309]), .C(r_TX_Byte[308]), .D(r_TX_Bit_Count[1]), 
            .Z(n22160));
    defparam n24244_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[318]), .C(r_TX_Byte[319]), .D(r_TX_Bit_Count[1]), 
            .Z(n24238));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24238_bdd_4_lut (.A(n24238), 
            .B(r_TX_Byte[317]), .C(r_TX_Byte[316]), .D(r_TX_Bit_Count[1]), 
            .Z(n22163));
    defparam n24238_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n23899), .C(n22133), .D(r_TX_Bit_Count[3]), .Z(n24232));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24232_bdd_4_lut (.A(n24232), 
            .B(n22124), .C(n23881), .D(r_TX_Bit_Count[3]), .Z(n22166));
    defparam n24232_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut  (.A(r_TX_Bit_Count[5]), 
            .B(n23629), .C(n22107), .D(r_TX_Bit_Count[6]), .Z(n24226));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24226_bdd_4_lut (.A(n24226), 
            .B(n23665), .C(n22110), .D(r_TX_Bit_Count[6]), .Z(n22170));
    defparam n24226_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[326]), .C(r_TX_Byte[327]), .D(r_TX_Bit_Count[1]), 
            .Z(n24220));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24220_bdd_4_lut (.A(n24220), 
            .B(r_TX_Byte[325]), .C(r_TX_Byte[324]), .D(r_TX_Bit_Count[1]), 
            .Z(n24223));
    defparam n24220_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[182]), .C(r_TX_Byte[183]), .D(r_TX_Bit_Count[1]), 
            .Z(n24214));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24214_bdd_4_lut (.A(n24214), 
            .B(r_TX_Byte[181]), .C(r_TX_Byte[180]), .D(r_TX_Bit_Count[1]), 
            .Z(n24217));
    defparam n24214_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n23869), .C(n22118), .D(r_TX_Bit_Count[3]), .Z(n24208));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24208_bdd_4_lut (.A(n24208), 
            .B(n22103), .C(n23839), .D(r_TX_Bit_Count[3]), .Z(n24211));
    defparam n24208_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i372_3_lut (.A(r_TX_Byte[376]), 
            .B(r_TX_Byte[377]), .C(r_TX_Bit_Count[0]), .Z(n372));
    defparam Mux_50_i372_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[334]), .C(r_TX_Byte[335]), .D(r_TX_Bit_Count[1]), 
            .Z(n24202));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i373_3_lut (.A(r_TX_Byte[378]), 
            .B(r_TX_Byte[379]), .C(r_TX_Bit_Count[0]), .Z(n373));
    defparam Mux_50_i373_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24202_bdd_4_lut (.A(n24202), 
            .B(r_TX_Byte[333]), .C(r_TX_Byte[332]), .D(r_TX_Bit_Count[1]), 
            .Z(n24205));
    defparam n24202_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_2  (.A(r_TX_Bit_Count[5]), 
            .B(n22095), .C(n22128), .D(r_TX_Bit_Count[6]), .Z(n24196));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24196_bdd_4_lut (.A(n24196), 
            .B(n23671), .C(n22179), .D(r_TX_Bit_Count[6]), .Z(n22185));
    defparam n24196_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i376_3_lut (.A(r_TX_Byte[382]), 
            .B(r_TX_Byte[383]), .C(r_TX_Bit_Count[0]), .Z(n376));
    defparam Mux_50_i376_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i375_3_lut (.A(r_TX_Byte[380]), 
            .B(r_TX_Byte[381]), .C(r_TX_Bit_Count[0]), .Z(n375));
    defparam Mux_50_i375_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[190]), .C(r_TX_Byte[191]), .D(r_TX_Bit_Count[1]), 
            .Z(n24190));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24190_bdd_4_lut (.A(n24190), 
            .B(r_TX_Byte[189]), .C(r_TX_Byte[188]), .D(r_TX_Bit_Count[1]), 
            .Z(n24193));
    defparam n24190_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[342]), .C(r_TX_Byte[343]), .D(r_TX_Bit_Count[1]), 
            .Z(n24184));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24184_bdd_4_lut (.A(n24184), 
            .B(r_TX_Byte[341]), .C(r_TX_Byte[340]), .D(r_TX_Bit_Count[1]), 
            .Z(n24187));
    defparam n24184_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[350]), .C(r_TX_Byte[351]), .D(r_TX_Bit_Count[1]), 
            .Z(n24178));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24178_bdd_4_lut (.A(n24178), 
            .B(r_TX_Byte[349]), .C(r_TX_Byte[348]), .D(r_TX_Bit_Count[1]), 
            .Z(n24181));
    defparam n24178_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n23959), .C(n22163), .D(r_TX_Bit_Count[3]), .Z(n24172));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24172_bdd_4_lut (.A(n24172), 
            .B(n22160), .C(n23953), .D(r_TX_Bit_Count[3]), .Z(n22196));
    defparam n24172_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n24166));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24166_bdd_4_lut (.A(n24166), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n24169));
    defparam n24166_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n24160));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24160_bdd_4_lut (.A(n24160), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n24163));
    defparam n24160_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[358]), .C(r_TX_Byte[359]), .D(r_TX_Bit_Count[1]), 
            .Z(n24154));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24154_bdd_4_lut (.A(n24154), 
            .B(r_TX_Byte[357]), .C(r_TX_Byte[356]), .D(r_TX_Bit_Count[1]), 
            .Z(n22208));
    defparam n24154_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n24148));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24148_bdd_4_lut (.A(n24148), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n22211));
    defparam n24148_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_15  (.A(r_TX_Bit_Count[1]), 
            .B(n502), .C(r_TX_Byte[510]), .D(r_TX_Bit_Count[2]), .Z(n24142));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24142_bdd_4_lut (.A(n24142), 
            .B(n500), .C(n499), .D(r_TX_Bit_Count[2]), .Z(n24145));
    defparam n24142_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[366]), .C(r_TX_Byte[367]), .D(r_TX_Bit_Count[1]), 
            .Z(n24130));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24130_bdd_4_lut (.A(n24130), 
            .B(r_TX_Byte[365]), .C(r_TX_Byte[364]), .D(r_TX_Bit_Count[1]), 
            .Z(n22214));
    defparam n24130_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_5  (.A(r_TX_Bit_Count[1]), 
            .B(n67), .C(n68), .D(r_TX_Bit_Count[2]), .Z(n23644));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_14  (.A(r_TX_Bit_Count[1]), 
            .B(n19_c), .C(n20), .D(r_TX_Bit_Count[2]), .Z(n24118));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(C))+!A (C))", lineinfo="@6(45[10],45[25])" *) LUT4 i1_2_lut_3_lut_adj_19 (.A(n18), 
            .B(r_SPI_Clk_Count[0]), .C(int_STM32_TX_DV), .Z(n15358));
    defparam i1_2_lut_3_lut_adj_19.INIT = "0xf8f8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24118_bdd_4_lut (.A(n24118), 
            .B(n17), .C(n16), .D(r_TX_Bit_Count[2]), .Z(n24121));
    defparam n24118_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@6(45[10],45[25])" *) LUT4 i2_3_lut_4_lut (.A(n18), 
            .B(r_SPI_Clk_Count[0]), .C(int_STM32_TX_DV), .D(r_SPI_Clk_Count[1]), 
            .Z(n20169));
    defparam i2_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut  (.A(r_TX_Bit_Count[4]), 
            .B(n23905), .C(n22136), .D(r_TX_Bit_Count[5]), .Z(n24112));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24112_bdd_4_lut (.A(n24112), 
            .B(n22121), .C(n23875), .D(r_TX_Bit_Count[5]), .Z(n24115));
    defparam n24112_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_13  (.A(r_TX_Bit_Count[1]), 
            .B(n26), .C(n27), .D(r_TX_Bit_Count[2]), .Z(n24106));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24106_bdd_4_lut (.A(n24106), 
            .B(n24), .C(n23), .D(r_TX_Bit_Count[2]), .Z(n24109));
    defparam n24106_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[494]), .C(r_TX_Byte[495]), .D(r_TX_Bit_Count[1]), 
            .Z(n24100));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24100_bdd_4_lut (.A(n24100), 
            .B(r_TX_Byte[493]), .C(r_TX_Byte[492]), .D(r_TX_Bit_Count[1]), 
            .Z(n22289));
    defparam n24100_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n24094));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24094_bdd_4_lut (.A(n24094), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n22220));
    defparam n24094_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_20 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n13958));
    defparam i1_2_lut_3_lut_adj_20.INIT = "0x0e0e";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_21 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n20872));
    defparam i1_2_lut_3_lut_adj_21.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_12  (.A(r_TX_Bit_Count[1]), 
            .B(n35), .C(n36), .D(r_TX_Bit_Count[2]), .Z(n24088));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24088_bdd_4_lut (.A(n24088), 
            .B(n33), .C(n32), .D(r_TX_Bit_Count[2]), .Z(n22293));
    defparam n24088_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n24082));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24082_bdd_4_lut (.A(n24082), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n24085));
    defparam n24082_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_11  (.A(r_TX_Bit_Count[1]), 
            .B(n42), .C(n43), .D(r_TX_Bit_Count[2]), .Z(n24076));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n23740));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24076_bdd_4_lut (.A(n24076), 
            .B(n40), .C(n39), .D(r_TX_Bit_Count[2]), .Z(n22296));
    defparam n24076_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n24070));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24070_bdd_4_lut (.A(n24070), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n24073));
    defparam n24070_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23740_bdd_4_lut (.A(n23740), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n23743));
    defparam n23740_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n24064));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24064_bdd_4_lut (.A(n24064), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n22219));
    defparam n24064_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_3  (.A(r_TX_Bit_Count[4]), 
            .B(n23833), .C(n22100), .D(r_TX_Bit_Count[5]), .Z(n24058));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24058_bdd_4_lut (.A(n24058), 
            .B(n22082), .C(n22081), .D(r_TX_Bit_Count[5]), .Z(n24061));
    defparam n24058_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_8__N_2352[1]), 
            .SP(n13982), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_8__N_2352[2]), 
            .SP(n13982), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_8__N_2352[3]), 
            .SP(n13982), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_8__N_2352[4]), 
            .SP(n13982), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_8__N_2352[5]), 
            .SP(n13982), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_8__N_2352[6]), 
            .SP(n13982), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_8__N_2352[7]), 
            .SP(n13982), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_8__N_2352[8]), 
            .SP(n13982), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* lineinfo="@6(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1617__i1 (.D(r_SPI_Clk_Count_1__N_1827[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1617__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1617__i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[362]), .C(r_TX_Byte[363]), .D(r_TX_Bit_Count[1]), 
            .Z(n24052));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24052_bdd_4_lut (.A(n24052), 
            .B(r_TX_Byte[361]), .C(r_TX_Byte[360]), .D(r_TX_Bit_Count[1]), 
            .Z(n22213));
    defparam n24052_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n24046));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24046_bdd_4_lut (.A(n24046), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n22210));
    defparam n24046_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_10  (.A(r_TX_Bit_Count[1]), 
            .B(n368), .C(n369), .D(r_TX_Bit_Count[2]), .Z(n24040));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24040_bdd_4_lut (.A(n24040), 
            .B(n366), .C(n365), .D(r_TX_Bit_Count[2]), .Z(n24043));
    defparam n24040_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[354]), .C(r_TX_Byte[355]), .D(r_TX_Bit_Count[1]), 
            .Z(n24034));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24034_bdd_4_lut (.A(n24034), 
            .B(r_TX_Byte[353]), .C(r_TX_Byte[352]), .D(r_TX_Bit_Count[1]), 
            .Z(n22207));
    defparam n24034_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_2  (.A(r_TX_Bit_Count[4]), 
            .B(n24013), .C(n22196), .D(r_TX_Bit_Count[5]), .Z(n24028));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24028_bdd_4_lut (.A(n24028), 
            .B(n22166), .C(n23965), .D(r_TX_Bit_Count[5]), .Z(n24031));
    defparam n24028_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n24022));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24022_bdd_4_lut (.A(n24022), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n24025));
    defparam n24022_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n23734));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n24016));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24016_bdd_4_lut (.A(n24016), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n24019));
    defparam n24016_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23734_bdd_4_lut (.A(n23734), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n23737));
    defparam n23734_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n23923), .C(n22145), .D(r_TX_Bit_Count[3]), .Z(n24010));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24010_bdd_4_lut (.A(n24010), 
            .B(n22142), .C(n23917), .D(r_TX_Bit_Count[3]), .Z(n24013));
    defparam n24010_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n22213), .C(n22214), .D(r_TX_Bit_Count[3]), .Z(n23728));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23644_bdd_4_lut (.A(n23644), 
            .B(n65), .C(n64), .D(r_TX_Bit_Count[2]), .Z(n22260));
    defparam n23644_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23728_bdd_4_lut (.A(n23728), 
            .B(n22208), .C(n22207), .D(r_TX_Bit_Count[3]), .Z(n23731));
    defparam n23728_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[346]), .C(r_TX_Byte[347]), .D(r_TX_Bit_Count[1]), 
            .Z(n24004));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24004_bdd_4_lut (.A(n24004), 
            .B(r_TX_Byte[345]), .C(r_TX_Byte[344]), .D(r_TX_Bit_Count[1]), 
            .Z(n24007));
    defparam n24004_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[338]), .C(r_TX_Byte[339]), .D(r_TX_Bit_Count[1]), 
            .Z(n23998));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23998_bdd_4_lut (.A(n23998), 
            .B(r_TX_Byte[337]), .C(r_TX_Byte[336]), .D(r_TX_Bit_Count[1]), 
            .Z(n24001));
    defparam n23998_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[186]), .C(r_TX_Byte[187]), .D(r_TX_Bit_Count[1]), 
            .Z(n23992));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23992_bdd_4_lut (.A(n23992), 
            .B(r_TX_Byte[185]), .C(r_TX_Byte[184]), .D(r_TX_Bit_Count[1]), 
            .Z(n23995));
    defparam n23992_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[330]), .C(r_TX_Byte[331]), .D(r_TX_Bit_Count[1]), 
            .Z(n23986));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23986_bdd_4_lut (.A(n23986), 
            .B(r_TX_Byte[329]), .C(r_TX_Byte[328]), .D(r_TX_Bit_Count[1]), 
            .Z(n23989));
    defparam n23986_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n23779), .C(n22070), .D(r_TX_Bit_Count[3]), .Z(n23980));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23980_bdd_4_lut (.A(n23980), 
            .B(n22049), .C(n23737), .D(r_TX_Bit_Count[3]), .Z(n23983));
    defparam n23980_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[178]), .C(r_TX_Byte[179]), .D(r_TX_Bit_Count[1]), 
            .Z(n23974));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23974_bdd_4_lut (.A(n23974), 
            .B(r_TX_Byte[177]), .C(r_TX_Byte[176]), .D(r_TX_Bit_Count[1]), 
            .Z(n23977));
    defparam n23974_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[322]), .C(r_TX_Byte[323]), .D(r_TX_Bit_Count[1]), 
            .Z(n23968));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23968_bdd_4_lut (.A(n23968), 
            .B(r_TX_Byte[321]), .C(r_TX_Byte[320]), .D(r_TX_Bit_Count[1]), 
            .Z(n23971));
    defparam n23968_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n23863), .C(n22115), .D(r_TX_Bit_Count[3]), .Z(n23962));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23962_bdd_4_lut (.A(n23962), 
            .B(n22112), .C(n23851), .D(r_TX_Bit_Count[3]), .Z(n23965));
    defparam n23962_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[314]), .C(r_TX_Byte[315]), .D(r_TX_Bit_Count[1]), 
            .Z(n23956));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23956_bdd_4_lut (.A(n23956), 
            .B(r_TX_Byte[313]), .C(r_TX_Byte[312]), .D(r_TX_Bit_Count[1]), 
            .Z(n23959));
    defparam n23956_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[306]), .C(r_TX_Byte[307]), .D(r_TX_Bit_Count[1]), 
            .Z(n23950));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23950_bdd_4_lut (.A(n23950), 
            .B(r_TX_Byte[305]), .C(r_TX_Byte[304]), .D(r_TX_Bit_Count[1]), 
            .Z(n23953));
    defparam n23950_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[498]), .C(r_TX_Byte[499]), .D(r_TX_Bit_Count[1]), 
            .Z(n23944));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i64_3_lut (.A(r_TX_Byte[64]), 
            .B(r_TX_Byte[65]), .C(r_TX_Bit_Count[0]), .Z(n64));
    defparam Mux_50_i64_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23944_bdd_4_lut (.A(n23944), 
            .B(r_TX_Byte[497]), .C(r_TX_Byte[496]), .D(r_TX_Bit_Count[1]), 
            .Z(n23947));
    defparam n23944_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n23938));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23938_bdd_4_lut (.A(n23938), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n23941));
    defparam n23938_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[106]), .C(r_TX_Byte[107]), .D(r_TX_Bit_Count[1]), 
            .Z(n23932));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23932_bdd_4_lut (.A(n23932), 
            .B(r_TX_Byte[105]), .C(r_TX_Byte[104]), .D(r_TX_Bit_Count[1]), 
            .Z(n22150));
    defparam n23932_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i65_3_lut (.A(r_TX_Byte[66]), 
            .B(r_TX_Byte[67]), .C(r_TX_Bit_Count[0]), .Z(n65));
    defparam Mux_50_i65_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[170]), .C(r_TX_Byte[171]), .D(r_TX_Bit_Count[1]), 
            .Z(n23926));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23926_bdd_4_lut (.A(n23926), 
            .B(r_TX_Byte[169]), .C(r_TX_Byte[168]), .D(r_TX_Bit_Count[1]), 
            .Z(n23929));
    defparam n23926_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[298]), .C(r_TX_Byte[299]), .D(r_TX_Bit_Count[1]), 
            .Z(n23920));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23920_bdd_4_lut (.A(n23920), 
            .B(r_TX_Byte[297]), .C(r_TX_Byte[296]), .D(r_TX_Bit_Count[1]), 
            .Z(n23923));
    defparam n23920_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i365_3_lut (.A(r_TX_Byte[368]), 
            .B(r_TX_Byte[369]), .C(r_TX_Bit_Count[0]), .Z(n365));
    defparam Mux_50_i365_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[290]), .C(r_TX_Byte[291]), .D(r_TX_Bit_Count[1]), 
            .Z(n23914));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23914_bdd_4_lut (.A(n23914), 
            .B(r_TX_Byte[289]), .C(r_TX_Byte[288]), .D(r_TX_Bit_Count[1]), 
            .Z(n23917));
    defparam n23914_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[162]), .C(r_TX_Byte[163]), .D(r_TX_Bit_Count[1]), 
            .Z(n23908));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23908_bdd_4_lut (.A(n23908), 
            .B(r_TX_Byte[161]), .C(r_TX_Byte[160]), .D(r_TX_Bit_Count[1]), 
            .Z(n23911));
    defparam n23908_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n22288), .C(n22289), .D(r_TX_Bit_Count[3]), .Z(n23902));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23902_bdd_4_lut (.A(n23902), 
            .B(n22088), .C(n23809), .D(r_TX_Bit_Count[3]), .Z(n23905));
    defparam n23902_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i366_3_lut (.A(r_TX_Byte[370]), 
            .B(r_TX_Byte[371]), .C(r_TX_Bit_Count[0]), .Z(n366));
    defparam Mux_50_i366_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n23896));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23896_bdd_4_lut (.A(n23896), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n23899));
    defparam n23896_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i369_3_lut (.A(r_TX_Byte[374]), 
            .B(r_TX_Byte[375]), .C(r_TX_Bit_Count[0]), .Z(n369));
    defparam Mux_50_i369_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i368_3_lut (.A(r_TX_Byte[372]), 
            .B(r_TX_Byte[373]), .C(r_TX_Bit_Count[0]), .Z(n368));
    defparam Mux_50_i368_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[98]), .C(r_TX_Byte[99]), .D(r_TX_Bit_Count[1]), 
            .Z(n23890));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    FA2 sub_1124_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n18970), .CI0(n18970), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n25887), .CI1(n25887), .CO0(n25887), .S0(n52[7]), 
        .S1(n52[8]));
    defparam sub_1124_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_9.INIT1 = "0xc33c";
    FA2 sub_1124_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n18968), .CI0(n18968), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n25884), .CI1(n25884), .CO0(n25884), .CO1(n18970), 
        .S0(n52[5]), .S1(n52[6]));
    defparam sub_1124_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23890_bdd_4_lut (.A(n23890), 
            .B(r_TX_Byte[97]), .C(r_TX_Byte[96]), .D(r_TX_Bit_Count[1]), 
            .Z(n22129));
    defparam n23890_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1124_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n18966), .CI0(n18966), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n25881), .CI1(n25881), .CO0(n25881), .CO1(n18968), 
        .S0(n52[3]), .S1(n52[4]));
    defparam sub_1124_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_1124_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n18964), .CI0(n18964), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n25878), .CI1(n25878), .CO0(n25878), .CO1(n18966), 
        .S0(n52[1]), .S1(n52[2]));
    defparam sub_1124_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_3.INIT1 = "0xc33c";
    FA2 sub_1124_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n25815), 
        .CI1(n25815), .CO0(n25815), .CO1(n18964), .S1(n52[0]));
    defparam sub_1124_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n23773), .C(n22067), .D(r_TX_Bit_Count[3]), .Z(n23884));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23884_bdd_4_lut (.A(n23884), 
            .B(n22058), .C(n23755), .D(r_TX_Bit_Count[3]), .Z(n23887));
    defparam n23884_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n23878));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23878_bdd_4_lut (.A(n23878), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n23881));
    defparam n23878_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n23791), .C(n22076), .D(r_TX_Bit_Count[3]), .Z(n23872));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23872_bdd_4_lut (.A(n23872), 
            .B(n22064), .C(n23767), .D(r_TX_Bit_Count[3]), .Z(n23875));
    defparam n23872_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n23866));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23866_bdd_4_lut (.A(n23866), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n23869));
    defparam n23866_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n23860));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23860_bdd_4_lut (.A(n23860), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n23863));
    defparam n23860_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n18951), .CI0(n18951), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n25761), 
            .CI1(n25761), .CO0(n25761), .S0(n62[9]), .S1(n62[10]));
    defparam sub_1123_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_11.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n18949), .CI0(n18949), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n25758), 
            .CI1(n25758), .CO0(n25758), .CO1(n18951), .S0(n62[7]), .S1(n62[8]));
    defparam sub_1123_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n18947), .CI0(n18947), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n25755), 
            .CI1(n25755), .CO0(n25755), .CO1(n18949), .S0(n62[5]), .S1(n62[6]));
    defparam sub_1123_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n18945), .CI0(n18945), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n25749), 
            .CI1(n25749), .CO0(n25749), .CO1(n18947), .S0(n62[3]), .S1(n62[4]));
    defparam sub_1123_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_9  (.A(r_TX_Bit_Count[1]), 
            .B(n375), .C(n376), .D(r_TX_Bit_Count[2]), .Z(n23854));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23854_bdd_4_lut (.A(n23854), 
            .B(n373), .C(n372), .D(r_TX_Bit_Count[2]), .Z(n23857));
    defparam n23854_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n23848));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C (D)))+!A !(B+!(C (D))))", lineinfo="@6(98[30],98[45])" *) LUT4 i9077_3_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(int_STM32_TX_DV), .C(n18), .D(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_1827[1]));
    defparam i9077_3_lut_4_lut.INIT = "0x9aaa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23848_bdd_4_lut (.A(n23848), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n23851));
    defparam n23848_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n22150), .C(n22151), .D(r_TX_Bit_Count[3]), .Z(n23842));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23842_bdd_4_lut (.A(n23842), 
            .B(n22130), .C(n22129), .D(r_TX_Bit_Count[3]), .Z(n23845));
    defparam n23842_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[146]), .C(r_TX_Byte[147]), .D(r_TX_Bit_Count[1]), 
            .Z(n23836));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23836_bdd_4_lut (.A(n23836), 
            .B(r_TX_Byte[145]), .C(r_TX_Byte[144]), .D(r_TX_Bit_Count[1]), 
            .Z(n23839));
    defparam n23836_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n18943), .CI0(n18943), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n25746), 
            .CI1(n25746), .CO0(n25746), .CO1(n18945), .S0(n62[1]), .S1(n62[2]));
    defparam sub_1123_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1123_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n25743), .CI1(n25743), .CO0(n25743), .CO1(n18943), 
            .S1(n62[0]));
    defparam sub_1123_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1123_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11412_3_lut (.A(n23683), 
            .B(n24493), .C(r_TX_Bit_Count[3]), .Z(n22081));
    defparam i11412_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n23743), .C(n22052), .D(r_TX_Bit_Count[3]), .Z(n23830));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23830_bdd_4_lut (.A(n23830), 
            .B(n22043), .C(n23725), .D(r_TX_Bit_Count[3]), .Z(n23833));
    defparam n23830_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n23824));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23824_bdd_4_lut (.A(n23824), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n23827));
    defparam n23824_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n22219), .C(n22220), .D(r_TX_Bit_Count[3]), .Z(n23818));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23818_bdd_4_lut (.A(n23818), 
            .B(n22211), .C(n22210), .D(r_TX_Bit_Count[3]), .Z(n23821));
    defparam n23818_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n23812));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))", lineinfo="@6(98[30],98[45])" *) LUT4 i9069_2_lut_3_lut (.A(int_STM32_TX_DV), 
            .B(n18), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_1827[0]));
    defparam i9069_2_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23812_bdd_4_lut (.A(n23812), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n23815));
    defparam n23812_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n14716), 
            .SP(n15358), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=2,cs_inactive_clks=64) (input n3074, 
            input pll_clk_int, input o_reset_c, output o_RHD_RX_DV, input n17493, 
            input maxfan_replicated_net_999, input int_RHD_TX_DV, output int_RHD_SPI_CS_n, 
            input maxfan_replicated_net_1492, output int_RHD_TX_Ready, input GND_net, 
            input VCC_net, input int_RHD_SPI_MISO, input [15:0]int_RHD_TX_Byte, 
            output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI, input int_FIFO_RE, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    (* lineinfo="@4(72[5],72[26])" *) wire [15:0]o_RHD_RX_Byte_Falling;
    (* lineinfo="@4(48[5],48[16])" *) wire [31:0]o_FIFO_Data;
    
    wire o_FIFO_WE;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_WE (.D(o_RHD_RX_DV), 
            .SP(n17493), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(o_RHD_RX_Byte_Falling[15]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(o_RHD_RX_Byte_Falling[14]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(o_RHD_RX_Byte_Falling[13]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(o_RHD_RX_Byte_Falling[12]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(o_RHD_RX_Byte_Falling[11]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(o_RHD_RX_Byte_Falling[10]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(o_RHD_RX_Byte_Falling[9]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(o_RHD_RX_Byte_Falling[8]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(o_RHD_RX_Byte_Falling[7]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(o_RHD_RX_Byte_Falling[6]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(o_RHD_RX_Byte_Falling[5]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(o_RHD_RX_Byte_Falling[4]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(o_RHD_RX_Byte_Falling[3]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(o_RHD_RX_Byte_Falling[2]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(o_RHD_RX_Byte_Falling[1]), 
            .SP(n3074), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* lineinfo="@3(128[21],128[34])" *) \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) SPI_Master_CS_1 (int_RHD_TX_DV, 
            pll_clk_int, o_reset_c, int_RHD_SPI_CS_n, maxfan_replicated_net_999, 
            maxfan_replicated_net_1492, int_RHD_TX_Ready, GND_net, VCC_net, 
            int_RHD_SPI_MISO, {o_RHD_RX_Byte_Falling}, {int_RHD_TX_Byte}, 
            o_RHD_RX_DV, int_RHD_SPI_Clk, int_RHD_SPI_MOSI);
    (* lineinfo="@3(151[12],151[32])" *) FIFO_MEM FIFO_1 (int_FIFO_RE, o_FIFO_WE, 
            pll_clk_int, o_reset_c, maxfan_replicated_net_1492, maxfan_replicated_net_999, 
            \int_FIFO_Q[0] , {int_FIFO_COUNT}, o_FIFO_Data[0], o_FIFO_Data[1], 
            o_FIFO_Data[2], o_FIFO_Data[3], o_FIFO_Data[4], o_FIFO_Data[5], 
            o_FIFO_Data[6], o_FIFO_Data[7], o_FIFO_Data[8], o_FIFO_Data[9], 
            o_FIFO_Data[10], o_FIFO_Data[11], o_FIFO_Data[12], o_FIFO_Data[13], 
            o_FIFO_Data[14], o_FIFO_Data[15], VCC_net, GND_net, \int_FIFO_Q[1] , 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=368, LSE_RLINE=368, lineinfo="@3(169[5],207[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(o_RHD_RX_Byte_Falling[0]), 
            .SP(n3074), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) 
//

module \SPI_Master_CS(clks_per_half_bit=2,num_of_bits_per_packet=16,cs_inactive_clks=64) (input int_RHD_TX_DV, 
            input pll_clk_int, input o_reset_c, output int_RHD_SPI_CS_n, 
            input maxfan_replicated_net_999, input maxfan_replicated_net_1492, 
            output int_RHD_TX_Ready, input GND_net, input VCC_net, input int_RHD_SPI_MISO, 
            output [15:0]o_RHD_RX_Byte_Falling, input [15:0]int_RHD_TX_Byte, 
            output o_RHD_RX_DV, output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI);
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    wire n70, w_Master_Ready, n3080, n59;
    wire [3:0]n2726;
    
    wire n13965, n3097;
    (* lineinfo="@7(82[10],82[20])" *) wire [4:0]r_TX_Count;
    wire [4:0]n32;
    wire [6:0]r_CS_Inactive_Count_6__N_1815;
    
    wire n13928;
    (* lineinfo="@7(81[10],81[29])" *) wire [6:0]r_CS_Inactive_Count;
    
    wire n12593, n2786, n12, n13, n12596;
    wire [7:0]n47;
    
    wire n21524, n13_adj_2589, n21526, n13669, n6, n18987, n25842, 
        n18985, n25839, n18868, n2, n18983, n25836, n25752, n12594, 
        n12592, VCC_net_2;
    
    (* lut_function="(A (B))", lineinfo="@7(164[11],174[18])" *) LUT4 i620_2_lut (.A(n70), 
            .B(w_Master_Ready), .Z(n3080));
    defparam i620_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@7(147[5],186[12])" *) LUT4 i12182_4_lut (.A(n59), 
            .B(n2726[2]), .C(n3080), .D(n2726[1]), .Z(n13965));
    defparam i12182_4_lut.INIT = "0x3022";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))", lineinfo="@7(167[31],167[41])" *) LUT4 i6591_3_lut (.A(int_RHD_TX_DV), 
            .B(n3097), .C(r_TX_Count[0]), .Z(n32[0]));
    defparam i6591_3_lut.INIT = "0x4848";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n12596), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n2726[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i3425_3_lut (.A(n2726[1]), 
            .B(n70), .C(w_Master_Ready), .Z(n12593));
    defparam i3425_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i6528_3_lut (.A(int_RHD_TX_DV), 
            .B(n2726[1]), .C(int_RHD_SPI_CS_n), .Z(n2786));
    defparam i6528_3_lut.INIT = "0xdcdc";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(r_CS_Inactive_Count[5]), .C(r_CS_Inactive_Count[4]), .D(r_CS_Inactive_Count[3]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i12110_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(n12), .C(r_CS_Inactive_Count[6]), .D(r_CS_Inactive_Count[1]), 
            .Z(n13));
    defparam i12110_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i6 (.D(r_CS_Inactive_Count_6__N_1815[6]), 
            .SP(n13928), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_CS_Inactive_Count[6]));
    defparam r_CS_Inactive_Count_i6.REGSET = "SET";
    defparam r_CS_Inactive_Count_i6.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6740_2_lut (.A(n47[2]), 
            .B(n2726[2]), .Z(r_CS_Inactive_Count_6__N_1815[1]));
    defparam i6740_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6741_2_lut (.A(n47[3]), 
            .B(n2726[2]), .Z(r_CS_Inactive_Count_6__N_1815[2]));
    defparam i6741_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6742_2_lut (.A(n47[4]), 
            .B(n2726[2]), .Z(r_CS_Inactive_Count_6__N_1815[3]));
    defparam i6742_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6743_2_lut (.A(n47[5]), 
            .B(n2726[2]), .Z(r_CS_Inactive_Count_6__N_1815[4]));
    defparam i6743_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6744_2_lut (.A(n47[6]), 
            .B(n2726[2]), .Z(r_CS_Inactive_Count_6__N_1815[5]));
    defparam i6744_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6745_2_lut (.A(n47[7]), 
            .B(n2726[2]), .Z(r_CS_Inactive_Count_6__N_1815[6]));
    defparam i6745_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_6__N_1815[5]), 
            .SP(n13928), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_6__N_1815[4]), 
            .SP(n13928), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_6__N_1815[3]), 
            .SP(n13928), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_6__N_1815[2]), 
            .SP(n13928), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_6__N_1815[1]), 
            .SP(n13928), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n2786), 
            .SP(n21526), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@7(156[14],156[44])" *) LUT4 i5_2_lut (.A(int_RHD_SPI_CS_n), 
            .B(int_RHD_TX_DV), .Z(n59));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11019_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(r_CS_Inactive_Count[5]), .C(r_CS_Inactive_Count[1]), .D(r_CS_Inactive_Count[4]), 
            .Z(n21524));
    defparam i11019_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i5_4_lut_adj_17 (.A(n2726[2]), 
            .B(r_CS_Inactive_Count[6]), .C(r_CS_Inactive_Count[0]), .D(r_CS_Inactive_Count[3]), 
            .Z(n13_adj_2589));
    defparam i5_4_lut_adj_17.INIT = "0x0002";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@7(154[7],185[16])" *) LUT4 i3428_4_lut (.A(n2726[0]), 
            .B(n13_adj_2589), .C(n59), .D(n21524), .Z(n12596));
    defparam i3428_4_lut.INIT = "0x0ace";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1616__i0 (.D(n32[0]), 
            .SP(n13965), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1616__i0.REGSET = "RESET";
    defparam r_TX_Count_1616__i0.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n12594), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n2726[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@7(208[48],208[110])" *) LUT4 i1_2_lut (.A(w_Master_Ready), 
            .B(n2726[1]), .Z(n13669));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B+(C (D)))))", lineinfo="@7(208[5],208[112])" *) LUT4 int_RHD_TX_Ready_I_0_4_lut (.A(int_RHD_TX_DV), 
            .B(n2726[0]), .C(n70), .D(n13669), .Z(int_RHD_TX_Ready));
    defparam int_RHD_TX_Ready_I_0_4_lut.INIT = "0x5444";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_18 (.A(r_TX_Count[3]), 
            .B(r_TX_Count[1]), .Z(n6));
    defparam i1_2_lut_adj_18.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_TX_Count[2]), 
            .B(r_TX_Count[4]), .C(r_TX_Count[0]), .D(n6), .Z(n70));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!((D)+!C))+!A (B))" *) LUT4 i1_4_lut (.A(n2726[1]), 
            .B(n2726[2]), .C(w_Master_Ready), .D(n70), .Z(n13928));
    defparam i1_4_lut.INIT = "0xccec";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6524_2_lut (.A(n47[1]), 
            .B(n2726[2]), .Z(r_CS_Inactive_Count_6__N_1815[0]));
    defparam i6524_2_lut.INIT = "0x8888";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_2358_8 (.A0(GND_net), .B0(r_CS_Inactive_Count[6]), 
            .C0(VCC_net), .D0(n18987), .CI0(n18987), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n25842), .CI1(n25842), .CO0(n25842), .S0(n47[7]));
    defparam add_2358_8.INIT0 = "0xc33c";
    defparam add_2358_8.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_2358_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n18985), .CI0(n18985), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n25839), .CI1(n25839), .CO0(n25839), .CO1(n18987), 
            .S0(n47[5]), .S1(n47[6]));
    defparam add_2358_6.INIT0 = "0xc33c";
    defparam add_2358_6.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D)))+!A !((C+(D))+!B))", lineinfo="@7(167[31],167[41])" *) LUT4 i6779_4_lut (.A(r_TX_Count[4]), 
            .B(n3097), .C(r_TX_Count[3]), .D(n18868), .Z(n32[4]));
    defparam i6779_4_lut.INIT = "0x8884";
    (* lut_function="(A (B (C))+!A !((C)+!B))", lineinfo="@7(167[31],167[41])" *) LUT4 i6778_3_lut (.A(r_TX_Count[3]), 
            .B(n3097), .C(n18868), .Z(n32[3]));
    defparam i6778_3_lut.INIT = "0x8484";
    (* lut_function="((B)+!A)", lineinfo="@7(167[31],167[41])" *) LUT4 i9089_2_lut (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2));
    defparam i9089_2_lut.INIT = "0xdddd";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !((D)+!C)))", lineinfo="@7(167[31],167[41])" *) LUT4 i6777_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2), .C(n3097), .D(r_TX_Count[2]), .Z(n32[2]));
    defparam i6777_3_lut_4_lut.INIT = "0xe010";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_2358_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n18983), .CI0(n18983), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n25836), .CI1(n25836), .CO0(n25836), .CO1(n18985), 
            .S0(n47[3]), .S1(n47[4]));
    defparam add_2358_4.INIT0 = "0xc33c";
    defparam add_2358_4.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_2358_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n13), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n25752), .CI1(n25752), .CO0(n25752), .CO1(n18983), 
            .S0(n47[1]), .S1(n47[2]));
    defparam add_2358_2.INIT0 = "0xc33c";
    defparam add_2358_2.INIT1 = "0xc33c";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n12592), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(n2726[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1616__i1 (.D(n32[1]), 
            .SP(n13965), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1616__i1.REGSET = "RESET";
    defparam r_TX_Count_1616__i1.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1616__i2 (.D(n32[2]), 
            .SP(n13965), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1616__i2.REGSET = "RESET";
    defparam r_TX_Count_1616__i2.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1616__i3 (.D(n32[3]), 
            .SP(n13965), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1616__i3.REGSET = "RESET";
    defparam r_TX_Count_1616__i3.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1616__i4 (.D(n32[4]), 
            .SP(n13965), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1616__i4.REGSET = "RESET";
    defparam r_TX_Count_1616__i4.SRMODE = "ASYNC";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@7(167[31],167[41])" *) LUT4 i9104_2_lut_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), .Z(n18868));
    defparam i9104_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i3424_4_lut (.A(n2726[2]), 
            .B(n70), .C(n13), .D(n13669), .Z(n12592));
    defparam i3424_4_lut.INIT = "0x3b0a";
    (* lut_function="(A+(B (C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i3426_3_lut (.A(n12593), 
            .B(n59), .C(n2726[0]), .Z(n12594));
    defparam i3426_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B ((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@7(167[31],167[41])" *) LUT4 i6776_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n3097), .C(int_RHD_TX_DV), .D(r_TX_Count[0]), .Z(n32[1]));
    defparam i6776_3_lut_4_lut.INIT = "0x8848";
    (* lut_function="(!(A (B+((D)+!C))+!A (D)))" *) LUT4 i12113_2_lut_4_lut (.A(n2726[1]), 
            .B(n70), .C(w_Master_Ready), .D(n2726[2]), .Z(n21526));
    defparam i12113_2_lut_4_lut.INIT = "0x0075";
    (* lut_function="(A (B (C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i637_2_lut_3_lut (.A(n2726[1]), 
            .B(n70), .C(w_Master_Ready), .Z(n3097));
    defparam i637_2_lut_3_lut.INIT = "0x8080";
    (* lineinfo="@7(120[18],120[40])" *) SPI_Master SPI_Master_1 (int_RHD_SPI_MISO, 
            {o_RHD_RX_Byte_Falling}, pll_clk_int, o_reset_c, {int_RHD_TX_Byte}, 
            int_RHD_TX_DV, maxfan_replicated_net_999, w_Master_Ready, 
            o_RHD_RX_DV, maxfan_replicated_net_1492, int_RHD_SPI_Clk, 
            int_RHD_SPI_MOSI, GND_net, VCC_net);
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=128, LSE_RLINE=128, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_6__N_1815[0]), 
            .SP(n13928), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module SPI_Master
//

module SPI_Master (input int_RHD_SPI_MISO, output [15:0]o_RHD_RX_Byte_Falling, 
            input pll_clk_int, input o_reset_c, input [15:0]int_RHD_TX_Byte, 
            input int_RHD_TX_DV, input maxfan_replicated_net_999, output w_Master_Ready, 
            output o_RHD_RX_DV, input maxfan_replicated_net_1492, output int_RHD_SPI_Clk, 
            output int_RHD_SPI_MOSI, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    wire n6, n13719, n14751, n14753, n14752;
    (* lineinfo="@6(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    wire [1:0]r_SPI_Clk_Count_1__N_2361;
    (* lineinfo="@6(43[10],43[25])" *) wire [1:0]r_SPI_Clk_Count;
    
    wire n3, n16258;
    (* lineinfo="@6(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n7, n6_adj_2583, n15931, n20212, o_RHD_RX_DV_N_2557, n24988;
    (* lineinfo="@6(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire n1, n2, n5, n4, r_SPI_Clk, n22410, n14750, r_Trailing_Edge, 
        r_TX_DV, n13933, n20152, n12618;
    wire [3:0]r_TX_Bit_Count_3__N_2390;
    
    wire n24139, n23695, n146, n163, r_Leading_Edge, n16069, n12606, 
        n13714, r_Trailing_Edge_N_2573;
    (* lineinfo="@6(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n10, n18938, n25893, n18940;
    wire [5:0]n37;
    
    wire n8, n9, n11, n14702, n14729, n14749, n14748, n5_adj_2584, 
        n5_adj_2585, n14728, n14730, n16180, n14754, n6_adj_2586, 
        n14755, n14732, n13734, n14756, n14734, n13738, n14757, 
        n14758, n16067, n14759, n14760, n14761, n14762, n23692, 
        n12893, n6_adj_2587, n24136, n14738;
    wire [5:0]r_SPI_Clk_Edges_5__N_2363;
    
    wire n12891, n14007, n12895, n12897, n14011, n12872, n4_adj_2588, 
        n18936, n25890, n25896, n25875, VCC_net_2;
    
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5320_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[4]), .C(n6), .D(n13719), .Z(n14751));
    defparam i5320_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n14752), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n14751), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_RHD_TX_Byte[0]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lineinfo="@6(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1618__i0 (.D(r_SPI_Clk_Count_1__N_2361[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count[0]));
    defparam r_SPI_Clk_Count_1618__i0.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1618__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n14750), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i12212_2_lut (.A(n3), .B(int_RHD_TX_DV), 
            .Z(n16258));
    defparam i12212_2_lut.INIT = "0x1111";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(n7), .C(n6_adj_2583), .D(n15931), .Z(n20212));
    defparam i3_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A+!((C)+!B)))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_3_lut (.A(w_Master_Ready), 
            .B(n20212), .C(o_RHD_RX_DV), .Z(o_RHD_RX_DV_N_2557));
    defparam i1_3_lut.INIT = "0x5151";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut_adj_10 (.A(r_SPI_Clk_Count[0]), 
            .B(int_RHD_TX_DV), .C(n3), .D(r_SPI_Clk_Count[1]), .Z(n24988));
    defparam i3_4_lut_adj_10.INIT = "0x0020";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i1_3_lut (.A(r_TX_Byte[0]), 
            .B(r_TX_Byte[1]), .C(r_TX_Bit_Count[0]), .Z(n1));
    defparam Mux_50_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i2_3_lut (.A(r_TX_Byte[2]), 
            .B(r_TX_Byte[3]), .C(r_TX_Bit_Count[0]), .Z(n2));
    defparam Mux_50_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i5_3_lut (.A(r_TX_Byte[6]), 
            .B(r_TX_Byte[7]), .C(r_TX_Bit_Count[0]), .Z(n5));
    defparam Mux_50_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i4_3_lut (.A(r_TX_Byte[4]), 
            .B(r_TX_Byte[5]), .C(r_TX_Bit_Count[0]), .Z(n4));
    defparam Mux_50_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(90[9],102[16])" *) LUT4 i11741_2_lut (.A(r_SPI_Clk), 
            .B(r_SPI_Clk_Count[0]), .Z(n22410));
    defparam i11741_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut_adj_11 (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n13933));
    defparam i1_3_lut_adj_11.INIT = "0x3232";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n12618), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i3_4_lut_adj_12 (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Bit_Count[2]), .C(r_TX_Bit_Count[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n20152));
    defparam i3_4_lut_adj_12.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_2390[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_RHD_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i70757_i1_3_lut (.A(n24139), 
            .B(n23695), .C(r_TX_Bit_Count[3]), .Z(n146));
    defparam i70757_i1_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n163), 
            .SP(n13933), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i56_4_lut (.A(n146), 
            .B(r_TX_Byte[15]), .C(n20152), .D(r_TX_DV), .Z(n163));
    defparam i56_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6539_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_2390[0]));
    defparam i6539_4_lut.INIT = "0xcdce";
    (* lut_function="(A+(B))" *) LUT4 i6439_2_lut (.A(r_Leading_Edge), .B(r_Trailing_Edge), 
            .Z(n15931));
    defparam i6439_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(n22410), 
            .SP(n12606), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@6(166[10],166[56])" *) LUT4 equal_78_i7_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2583));
    defparam equal_78_i7_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i6577_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n16069));
    defparam i6577_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(n24988), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5319_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[3]), .C(n16069), .D(n13714), .Z(n14750));
    defparam i5319_4_lut.INIT = "0xccac";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2573), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD_RX_DV_N_2557), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(n16258), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n14702), 
            .SP(n14729), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Edges[2]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[1]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .Z(n3));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i3438_2_lut (.A(n3), 
            .B(int_RHD_TX_DV), .Z(n12606));
    defparam i3438_2_lut.INIT = "0x2222";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_131_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n18938), .CI0(n18938), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n25893), 
            .CI1(n25893), .CO0(n25893), .CO1(n18940), .S0(n37[3]), .S1(n37[4]));
    defparam sub_131_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@6(159[5],175[12])" *) LUT4 i2_2_lut (.A(r_RX_Bit_Count[2]), 
            .B(r_RX_Bit_Count[1]), .Z(n7));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_50_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i9_3_lut (.A(r_TX_Byte[10]), 
            .B(r_TX_Byte[11]), .C(r_TX_Bit_Count[0]), .Z(n9));
    defparam Mux_50_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_50_i11_3_lut (.A(r_TX_Byte[12]), 
            .B(r_TX_Byte[13]), .C(r_TX_Bit_Count[0]), .Z(n11));
    defparam Mux_50_i11_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n14749), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n14748), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_RHD_TX_Byte[1]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5317_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[1]), .C(n5_adj_2584), .D(n13714), 
            .Z(n14748));
    defparam i5317_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5318_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[2]), .C(n5_adj_2585), .D(n13714), 
            .Z(n14749));
    defparam i5318_4_lut.INIT = "0xccca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6752_2_lut (.A(n37[1]), 
            .B(int_RHD_TX_DV), .Z(n14728));
    defparam i6752_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6755_2_lut (.A(n37[2]), 
            .B(int_RHD_TX_DV), .Z(n14730));
    defparam i6755_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5323_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[7]), .C(n6), .D(n16180), .Z(n14754));
    defparam i5323_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5324_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[8]), .C(n6_adj_2586), .D(n13719), 
            .Z(n14755));
    defparam i5324_4_lut.INIT = "0xccca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6756_2_lut (.A(n37[3]), 
            .B(int_RHD_TX_DV), .Z(n14732));
    defparam i6756_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5325_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[9]), .C(n6_adj_2586), .D(n13734), 
            .Z(n14756));
    defparam i5325_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B (C)))", lineinfo="@6(71[5],106[12])" *) LUT4 i5298_3_lut (.A(int_RHD_TX_DV), 
            .B(r_SPI_Clk_Count[0]), .C(n3), .Z(n14729));
    defparam i5298_3_lut.INIT = "0xeaea";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6534_2_lut (.A(n37[0]), 
            .B(int_RHD_TX_DV), .Z(n14702));
    defparam i6534_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6757_2_lut (.A(n37[4]), 
            .B(int_RHD_TX_DV), .Z(n14734));
    defparam i6757_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5326_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[10]), .C(n6_adj_2586), .D(n13738), 
            .Z(n14757));
    defparam i5326_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_245_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2586));
    defparam equal_245_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5327_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[11]), .C(n6_adj_2586), .D(n16180), 
            .Z(n14758));
    defparam i5327_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5328_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[12]), .C(n16067), .D(n13719), .Z(n14759));
    defparam i5328_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5329_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[13]), .C(n16067), .D(n13734), .Z(n14760));
    defparam i5329_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5330_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[14]), .C(n16067), .D(n13738), .Z(n14761));
    defparam i5330_4_lut.INIT = "0xccac";
    (* lut_function="((B)+!A)", lineinfo="@6(164[24],164[62])" *) LUT4 equal_243_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2584));
    defparam equal_243_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5321_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[5]), .C(n6), .D(n13734), .Z(n14752));
    defparam i5321_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_242_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2585));
    defparam equal_242_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="((B)+!A)", lineinfo="@6(164[24],164[62])" *) LUT4 equal_249_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6));
    defparam equal_249_i6_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5322_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[6]), .C(n6), .D(n13738), .Z(n14753));
    defparam i5322_4_lut.INIT = "0xccca";
    (* lut_function="(A (B))" *) LUT4 i6575_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n16067));
    defparam i6575_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5331_4_lut (.A(o_RHD_RX_Byte_Falling[15]), 
            .B(int_RHD_SPI_MISO), .C(n16067), .D(n16180), .Z(n14762));
    defparam i5331_4_lut.INIT = "0xcaaa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n11), .C(r_TX_Byte[14]), .D(r_TX_Bit_Count[2]), .Z(n23692));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n23692_bdd_4_lut (.A(n23692), 
            .B(n9), .C(n8), .D(r_TX_Bit_Count[2]), .Z(n23695));
    defparam n23692_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i6486_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n12893));
    defparam i6486_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1960_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_2587));
    defparam i1960_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n4), .C(n5), .D(r_TX_Bit_Count[2]), .Z(n24136));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n24136_bdd_4_lut (.A(n24136), 
            .B(n2), .C(n1), .D(r_TX_Bit_Count[2]), .Z(n24139));
    defparam n24136_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@6(159[5],175[12])" *) LUT4 i6688_2_lut_4_lut (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n16069), .Z(n16180));
    defparam i6688_2_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@6(159[5],175[12])" *) LUT4 i1_2_lut_4_lut (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n6_adj_2583), 
            .Z(n13714));
    defparam i1_2_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@6(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_13 (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n7), .Z(n13719));
    defparam i1_2_lut_4_lut_adj_13.INIT = "0xffef";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@6(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_14 (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n5_adj_2584), 
            .Z(n13734));
    defparam i1_2_lut_4_lut_adj_14.INIT = "0xffef";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@6(159[5],175[12])" *) LUT4 i1_2_lut_4_lut_adj_15 (.A(w_Master_Ready), 
            .B(r_Leading_Edge), .C(r_Trailing_Edge), .D(n5_adj_2585), 
            .Z(n13738));
    defparam i1_2_lut_4_lut_adj_15.INIT = "0xffef";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_RHD_TX_Byte[2]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_RHD_TX_Byte[3]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_RHD_TX_Byte[4]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_RHD_TX_Byte[5]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_RHD_TX_Byte[6]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_RHD_TX_Byte[7]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_RHD_TX_Byte[8]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_RHD_TX_Byte[9]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_RHD_TX_Byte[10]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_RHD_TX_Byte[11]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_RHD_TX_Byte[12]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_RHD_TX_Byte[13]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_RHD_TX_Byte[14]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_RHD_TX_Byte[15]), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* lineinfo="@6(98[30],98[45])" *) FD1P3XZ r_SPI_Clk_Count_1618__i1 (.D(r_SPI_Clk_Count_1__N_2361[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count[1]));
    defparam r_SPI_Clk_Count_1618__i1.REGSET = "RESET";
    defparam r_SPI_Clk_Count_1618__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(n14738), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_2363[5]), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n12891), 
            .SP(n14007), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n12893), 
            .SP(n14007), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n12895), 
            .SP(n14007), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n12897), 
            .SP(n14007), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_2390[1]), 
            .SP(n14011), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_2390[2]), 
            .SP(n14011), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_2390[3]), 
            .SP(n14011), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n14762), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6482_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n12872), .C(r_TX_Bit_Count[2]), .D(n4_adj_2588), .Z(r_TX_Bit_Count_3__N_2390[3]));
    defparam i6482_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))" *) LUT4 i1920_2_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .Z(n4_adj_2588));
    defparam i1920_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@6(135[7],145[14])" *) LUT4 i3704_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n12872));
    defparam i3704_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i6492_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_2587), 
            .Z(n12897));
    defparam i6492_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i6487_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_2587), .Z(n12895));
    defparam i6487_3_lut.INIT = "0xeded";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_131_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n18936), .CI0(n18936), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n25890), 
            .CI1(n25890), .CO0(n25890), .CO1(n18938), .S0(n37[1]), .S1(n37[2]));
    defparam sub_131_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i6485_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n12891));
    defparam i6485_3_lut.INIT = "0xeded";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i6754_2_lut (.A(n37[5]), 
            .B(int_RHD_TX_DV), .Z(r_SPI_Clk_Edges_5__N_2363[5]));
    defparam i6754_2_lut.INIT = "0xeeee";
    (* lut_function="(A ((C+!(D))+!B)+!A !((C+!(D))+!B))", lineinfo="@6(98[30],98[45])" *) LUT4 i9063_3_lut_4_lut (.A(r_SPI_Clk_Count[1]), 
            .B(n3), .C(int_RHD_TX_DV), .D(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_2361[1]));
    defparam i9063_3_lut_4_lut.INIT = "0xa6aa";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(r_Leading_Edge), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n14007));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6476_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_2390[1]));
    defparam i6476_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_16 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n14011));
    defparam i1_2_lut_3_lut_adj_16.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6479_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n4_adj_2588), .Z(r_TX_Bit_Count_3__N_2390[2]));
    defparam i6479_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5307_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[0]), .C(n7), .D(n13714), .Z(n14738));
    defparam i5307_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n14761), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_131_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n18940), .CI0(n18940), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n25896), .CI1(n25896), 
            .CO0(n25896), .S0(n37[5]));
    defparam sub_131_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n14760), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n14759), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n14758), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n14757), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n14734), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n14756), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n14732), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n14755), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_131_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n25875), .CI1(n25875), .CO0(n25875), .CO1(n18936), 
            .S1(n37[0]));
    defparam sub_131_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_131_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n14754), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(o_RHD_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@6(98[30],98[45])" *) LUT4 i9055_2_lut_3_lut (.A(n3), 
            .B(int_RHD_TX_DV), .C(r_SPI_Clk_Count[0]), .Z(r_SPI_Clk_Count_1__N_2361[0]));
    defparam i9055_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i6658_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Leading_Edge), .D(r_Trailing_Edge), 
            .Z(n12618));
    defparam i6658_3_lut_4_lut.INIT = "0xddde";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6690_3_lut_4_lut (.A(r_SPI_Clk_Count[0]), 
            .B(n3), .C(int_RHD_TX_DV), .D(r_SPI_Clk_Count[1]), .Z(r_Trailing_Edge_N_2573));
    defparam i6690_3_lut_4_lut.INIT = "0x0800";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n14730), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n14728), 
            .SP(n14729), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n14753), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_RHD_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input int_FIFO_RE, input o_FIFO_WE, input pll_clk_int, 
            input o_reset_c, input maxfan_replicated_net_1492, input maxfan_replicated_net_999, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input \o_FIFO_Data[0] , 
            input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , 
            input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , 
            input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , 
            input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , 
            input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , 
            input VCC_net, input GND_net, output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1492, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1492, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1492, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1492, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1492, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1492, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(103[9],103[20])" *) wire pll_clk_int;
    
    wire empty_mem_r, rd_fifo_en_w, full_mem_r, wr_fifo_en_w;
    (* lineinfo="@1(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire wr_addr_nxt_w_0__N_2401;
    (* lineinfo="@1(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    
    wire full_nxt_w, full_r;
    (* lineinfo="@1(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    
    wire n21442, n21528, n21430, empty_nxt_w, empty_r;
    (* lineinfo="@1(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@1(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@1(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@1(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@1(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@1(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    (* lineinfo="@1(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire rd_addr_nxt_w_0__N_2409;
    (* lineinfo="@1(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@1(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    (* lineinfo="@1(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    (* lineinfo="@1(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    (* lineinfo="@1(2649[54],2649[61])" *) wire [6:0]raddr_r;
    (* lineinfo="@1(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@1(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    (* lineinfo="@1(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@1(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire \MISC.full_flag_r , \MISC.empty_flag_r , \mem_EBR.data_raw_r[0] , 
        n21532, n21432, n20839, n20194, n5, n10, n8, n12, n21468, 
        n21480, n12_adj_2582, n21510, n15, n20155;
    (* lineinfo="@1(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire \mem_EBR.data_raw_r[1] , \mem_EBR.data_raw_r[2] , \mem_EBR.data_raw_r[3] , 
        \mem_EBR.data_raw_r[4] , \mem_EBR.data_raw_r[5] , \mem_EBR.data_raw_r[6] , 
        \mem_EBR.data_raw_r[7] , \mem_EBR.data_raw_r[8] , \mem_EBR.data_raw_r[9] , 
        \mem_EBR.data_raw_r[10] , \mem_EBR.data_raw_r[11] , \mem_EBR.data_raw_r[12] , 
        \mem_EBR.data_raw_r[13] , \mem_EBR.data_raw_r[14] , \mem_EBR.data_raw_r[15] , 
        n8034, n12031, n12876;
    wire [7:0]\MISC.diff_w_7__N_2410 ;
    
    wire n12016, n12027, n12029, n18997, n25911, n18999, n25854, 
        n12023, n12025, n12019, n12021, n18980, n25908, n18978, 
        n25905, n18976, n25902, n18974, n25899, n25833, n19001, 
        n25917, n25914, n18961, n25830, n18959, n25827, n18957, 
        n25824, n18955, n25821, n25818, VCC_net_2, GND_net_2;
    
    (* lut_function="(!((B)+!A))", lineinfo="@1(3008[25],3008[51])" *) LUT4 int_FIFO_RE_I_6_2_lut (.A(int_FIFO_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RE_I_6_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3007[25],3007[50])" *) LUT4 o_FIFO_WE_I_0_2_lut (.A(o_FIFO_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_I_0_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10937_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n21442));
    defparam i10937_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i11023_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n21442), .C(wr_addr_r[0]), .Z(n21528));
    defparam i11023_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10925_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n21430));
    defparam i10925_4_lut.INIT = "0x7bde";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_2409), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[0] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[0] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_FIFO_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i11027_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n21528), .C(wr_addr_nxt_w_0__N_2401), .D(wr_addr_r[6]), 
            .Z(n21532));
    defparam i11027_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10927_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n21432));
    defparam i10927_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_2409), 
            .B(n21432), .C(n21532), .D(n21430), .Z(n20839));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@1(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n20839), 
            .B(empty_r), .C(o_FIFO_WE), .D(n20194), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_7 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_7.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n20194));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_2409));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10963_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n21468));
    defparam i10963_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10975_4_lut (.A(wr_cmpaddr_p1_r[1]), 
            .B(wr_cmpaddr_p1_r[4]), .C(rd_cmpaddr_r[1]), .D(rd_cmpaddr_r[4]), 
            .Z(n21480));
    defparam i10975_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i3_4_lut_adj_8 (.A(wr_addr_p1cmp_r[7]), 
            .B(wr_cmpaddr_p1_r[5]), .C(rd_addr_r[7]), .D(rd_cmpaddr_r[5]), 
            .Z(n12_adj_2582));
    defparam i3_4_lut_adj_8.INIT = "0x4812";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i11005_4_lut (.A(n21480), 
            .B(wr_cmpaddr_p1_r[6]), .C(n21468), .D(rd_cmpaddr_r[6]), .Z(n21510));
    defparam i11005_4_lut.INIT = "0xfbfe";
    (* lut_function="(!(A+!(B (C (D)+!C !(D)))))" *) LUT4 i6_4_lut_adj_9 (.A(rd_addr_nxt_w_0__N_2409), 
            .B(n12_adj_2582), .C(wr_cmpaddr_p1_r[0]), .D(rd_cmpaddr_r[0]), 
            .Z(n15));
    defparam i6_4_lut_adj_9.INIT = "0x4004";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RE), 
            .C(n20194), .Z(n20155));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@1(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(wr_addr_nxt_w_0__N_2401), 
            .B(n20155), .C(n15), .D(n21510), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccec";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_2401));
    defparam i5_2_lut.INIT = "0x2222";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_Data[15] ), 
            .WDATA14(\o_FIFO_Data[14] ), .WDATA13(\o_FIFO_Data[13] ), .WDATA12(\o_FIFO_Data[12] ), 
            .WDATA11(\o_FIFO_Data[11] ), .WDATA10(\o_FIFO_Data[10] ), .WDATA9(\o_FIFO_Data[9] ), 
            .WDATA8(\o_FIFO_Data[8] ), .WDATA7(\o_FIFO_Data[7] ), .WDATA6(\o_FIFO_Data[6] ), 
            .WDATA5(\o_FIFO_Data[5] ), .WDATA4(\o_FIFO_Data[4] ), .WDATA3(\o_FIFO_Data[3] ), 
            .WDATA2(\o_FIFO_Data[2] ), .WDATA1(\o_FIFO_Data[1] ), .WDATA0(\o_FIFO_Data[0] ), 
            .RCLKE(VCC_net), .RCLK(pll_clk_int), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(pll_clk_int), .WE(wr_fifo_en_w), .RDATA15(\mem_EBR.data_raw_r[15] ), 
            .RDATA14(\mem_EBR.data_raw_r[14] ), .RDATA13(\mem_EBR.data_raw_r[13] ), 
            .RDATA12(\mem_EBR.data_raw_r[12] ), .RDATA11(\mem_EBR.data_raw_r[11] ), 
            .RDATA10(\mem_EBR.data_raw_r[10] ), .RDATA9(\mem_EBR.data_raw_r[9] ), 
            .RDATA8(\mem_EBR.data_raw_r[8] ), .RDATA7(\mem_EBR.data_raw_r[7] ), 
            .RDATA6(\mem_EBR.data_raw_r[6] ), .RDATA5(\mem_EBR.data_raw_r[5] ), 
            .RDATA4(\mem_EBR.data_raw_r[4] ), .RDATA3(\mem_EBR.data_raw_r[3] ), 
            .RDATA2(\mem_EBR.data_raw_r[2] ), .RDATA1(\mem_EBR.data_raw_r[1] ), 
            .RDATA0(\mem_EBR.data_raw_r[0] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_2401), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1601_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n8034), .Z(n12031));
    defparam mux_1601_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3709_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n12876), .Z(\MISC.diff_w_7__N_2410 [1]));
    defparam i3709_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1601_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n8034), .Z(n12016));
    defparam mux_1601_i1_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3448_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n12876), .Z(\MISC.diff_w_7__N_2410 [0]));
    defparam i3448_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1601_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n8034), .Z(n12027));
    defparam mux_1601_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3713_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n12876), .Z(\MISC.diff_w_7__N_2410 [3]));
    defparam i3713_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1601_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n8034), .Z(n12029));
    defparam mux_1601_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3711_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n12876), .Z(\MISC.diff_w_7__N_2410 [2]));
    defparam i3711_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2410 [2]), .C0(n12029), .D0(n18997), 
            .CI0(n18997), .A1(GND_net), .B1(\MISC.diff_w_7__N_2410 [3]), 
            .C1(n12027), .D1(n25911), .CI1(n25911), .CO0(n25911), .CO1(n18999), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2410 [0]), .C0(n12016), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_2410 [1]), .C1(n12031), 
            .D1(n25854), .CI1(n25854), .CO0(n25854), .CO1(n18997), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1601_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n8034), .Z(n12023));
    defparam mux_1601_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3717_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n12876), .Z(\MISC.diff_w_7__N_2410 [5]));
    defparam i3717_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1601_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n8034), .Z(n12025));
    defparam mux_1601_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3715_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n12876), .Z(\MISC.diff_w_7__N_2410 [4]));
    defparam i3715_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1601_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n8034), .Z(n12019));
    defparam mux_1601_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3721_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n12876), .Z(\MISC.diff_w_7__N_2410 [7]));
    defparam i3721_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1601_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n8034), .Z(n12021));
    defparam mux_1601_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i3719_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n12876), .Z(\MISC.diff_w_7__N_2410 [6]));
    defparam i3719_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))", lineinfo="@1(2792[46],2792[60])" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n12876));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* lut_function="(!((B+!(C+!(D)))+!A))", lineinfo="@1(2792[46],2792[60])" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n8034));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n18980), .CI0(n18980), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n25908), .CI1(n25908), 
            .CO0(n25908), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_2401), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_2401), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_2401), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_2401), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_2401), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_2401), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_2409), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_2409), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_2409), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_2409), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_2409), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_2409), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_2409), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[1] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[2] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[3] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[4] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[5] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[6] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[7] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[8] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[9] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[10] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[11] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[12] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[13] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[14] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i16  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(\int_FIFO_Q[15] ));
    defparam \mem_EBR.data_buff_r_i16 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i16 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_FIFO_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_FIFO_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n18978), .CI0(n18978), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n25905), 
            .CI1(n25905), .CO0(n25905), .CO1(n18980), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n18976), .CI0(n18976), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n25902), 
            .CI1(n25902), .CO0(n25902), .CO1(n18978), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n18974), .CI0(n18974), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n25899), 
            .CI1(n25899), .CO0(n25899), .CO1(n18976), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n25833), .CI1(n25833), .CO0(n25833), .CO1(n18974), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2410 [6]), .C0(n12021), .D0(n19001), 
            .CI0(n19001), .A1(GND_net), .B1(\MISC.diff_w_7__N_2410 [7]), 
            .C1(n12019), .D1(n25917), .CI1(n25917), .CO0(n25917), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2410 [4]), .C0(n12025), .D0(n18999), 
            .CI0(n18999), .A1(GND_net), .B1(\MISC.diff_w_7__N_2410 [5]), 
            .C1(n12023), .D1(n25914), .CI1(n25914), .CO0(n25914), .CO1(n19001), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n18961), .CI0(n18961), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n25830), .CI1(n25830), 
            .CO0(n25830), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n18959), .CI0(n18959), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n25827), 
            .CI1(n25827), .CO0(n25827), .CO1(n18961), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n18957), .CI0(n18957), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n25824), 
            .CI1(n25824), .CO0(n25824), .CO1(n18959), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n18955), .CI0(n18955), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n25821), 
            .CI1(n25821), .CO0(n25821), .CO1(n18957), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n25818), .CI1(n25818), .CO0(n25818), .CO1(n18955), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_FIFO_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_FIFO_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_FIFO_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_FIFO_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1492), 
            .Q(int_FIFO_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_2401), .CK(pll_clk_int), .SR(o_reset_c), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
