$date
	Sat Oct 22 22:03:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#110049
b10100 !
1"
#110050
b10100 &
b10100 %
1$
#110051
0"
#110054
b1010 &
b1010 %
#110058
b101 &
b101 %
#110062
b10000 &
b10000 %
#110066
b1000 &
b1000 %
#110070
b100 &
b100 %
#110074
b10 &
b10 %
#110078
b1 &
1#
b1 %
#110082
b0 &
b0 %
0#
0$
#1105177
b101 !
1"
#1105178
b101 &
b101 %
1$
#1105179
0"
#1105182
b10000 &
b10000 %
#1105186
b1000 &
b1000 %
#1105190
b100 &
b100 %
#1105194
b10 &
b10 %
#1105198
b1 &
1#
b1 %
#1105202
b0 &
b0 %
0#
0$
#2073496
b111 !
1"
#2073498
b111 &
b111 %
1$
#2073499
0"
#2073502
b10110 &
b10110 %
#2073506
b1011 &
b1011 %
#2073510
b100010 &
b100010 %
#2073514
b10001 &
b10001 %
#2073518
b110100 &
b110100 %
#2073522
b11010 &
b11010 %
#2073526
b1101 &
b1101 %
#2073530
b101000 &
b101000 %
#2073534
b10100 &
b10100 %
#2073538
b1010 &
b1010 %
#2073542
b101 &
b101 %
#2073546
b10000 &
b10000 %
#2073550
b1000 &
b1000 %
#2073554
b100 &
b100 %
#2073558
b10 &
b10 %
#2073562
b1 &
b1 %
1#
#2073566
b0 &
0#
b0 %
0$
#4500012
