Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 18 10:07:08 2024
| Host         : LAPTOP-260PTFG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_indicador_timing_summary_routed.rpt -pb decoder_indicador_timing_summary_routed.pb -rpx decoder_indicador_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder_indicador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EMER
                            (input port)
  Destination:            LED_PANTALLA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 5.178ns (51.853%)  route 4.808ns (48.147%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  EMER (IN)
                         net (fo=0)                   0.000     0.000    EMER
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  EMER_IBUF_inst/O
                         net (fo=6, routed)           1.685     3.162    EMER_IBUF
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.286 r  LED_PANTALLA_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           3.123     6.409    LED_PANTALLA_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.986 r  LED_PANTALLA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.986    LED_PANTALLA[6]
    T10                                                               r  LED_PANTALLA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOTOR_ASCENSOR[0]
                            (input port)
  Destination:            LED_PANTALLA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.693ns  (logic 5.172ns (53.360%)  route 4.521ns (46.640%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  MOTOR_ASCENSOR[0] (IN)
                         net (fo=0)                   0.000     0.000    MOTOR_ASCENSOR[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  MOTOR_ASCENSOR_IBUF[0]_inst/O
                         net (fo=6, routed)           1.834     3.326    MOTOR_ASCENSOR_IBUF[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.124     3.450 r  LED_PANTALLA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.687     6.137    LED_PANTALLA_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.693 r  LED_PANTALLA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.693    LED_PANTALLA[5]
    R10                                                               r  LED_PANTALLA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EMER
                            (input port)
  Destination:            LED_PANTALLA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 5.151ns (54.677%)  route 4.270ns (45.323%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  EMER (IN)
                         net (fo=0)                   0.000     0.000    EMER
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  EMER_IBUF_inst/O
                         net (fo=6, routed)           1.685     3.162    EMER_IBUF
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.286 r  LED_PANTALLA_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.585     5.871    LED_PANTALLA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.422 r  LED_PANTALLA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.422    LED_PANTALLA[3]
    K13                                                               r  LED_PANTALLA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLANTA[0]
                            (input port)
  Destination:            LED_PANTALLA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 5.162ns (56.305%)  route 4.006ns (43.695%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  PLANTA[0] (IN)
                         net (fo=0)                   0.000     0.000    PLANTA[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLANTA_IBUF[0]_inst/O
                         net (fo=4, routed)           1.649     3.127    PLANTA_IBUF[0]
    SLICE_X0Y85          LUT6 (Prop_lut6_I3_O)        0.124     3.251 r  LED_PANTALLA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.357     5.608    LED_PANTALLA_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.168 r  LED_PANTALLA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.168    LED_PANTALLA[1]
    T11                                                               r  LED_PANTALLA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLANTA[0]
                            (input port)
  Destination:            LED_PANTALLA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.127ns  (logic 5.135ns (56.261%)  route 3.992ns (43.739%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  PLANTA[0] (IN)
                         net (fo=0)                   0.000     0.000    PLANTA[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  PLANTA_IBUF[0]_inst/O
                         net (fo=4, routed)           1.872     3.350    PLANTA_IBUF[0]
    SLICE_X1Y85          LUT5 (Prop_lut5_I4_O)        0.124     3.474 r  LED_PANTALLA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.120     5.594    LED_PANTALLA_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.127 r  LED_PANTALLA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.127    LED_PANTALLA[2]
    P15                                                               r  LED_PANTALLA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOTOR_ASCENSOR[0]
                            (input port)
  Destination:            LED_PANTALLA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 5.384ns (59.041%)  route 3.735ns (40.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  MOTOR_ASCENSOR[0] (IN)
                         net (fo=0)                   0.000     0.000    MOTOR_ASCENSOR[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     1.493 f  MOTOR_ASCENSOR_IBUF[0]_inst/O
                         net (fo=6, routed)           1.834     3.326    MOTOR_ASCENSOR_IBUF[0]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.152     3.478 r  LED_PANTALLA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.901     5.380    LED_PANTALLA_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     9.119 r  LED_PANTALLA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.119    LED_PANTALLA[0]
    L18                                                               r  LED_PANTALLA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EMER
                            (input port)
  Destination:            LED_PANTALLA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.903ns  (logic 5.094ns (57.216%)  route 3.809ns (42.784%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  EMER (IN)
                         net (fo=0)                   0.000     0.000    EMER
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  EMER_IBUF_inst/O
                         net (fo=6, routed)           1.683     3.161    EMER_IBUF
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.285 r  LED_PANTALLA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.126     5.410    LED_PANTALLA_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.903 r  LED_PANTALLA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.903    LED_PANTALLA[4]
    K16                                                               r  LED_PANTALLA[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOTOR_ASCENSOR[1]
                            (input port)
  Destination:            LED_PANTALLA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.613ns (66.696%)  route 0.806ns (33.304%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  MOTOR_ASCENSOR[1] (IN)
                         net (fo=0)                   0.000     0.000    MOTOR_ASCENSOR[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  MOTOR_ASCENSOR_IBUF[1]_inst/O
                         net (fo=6, routed)           0.373     0.638    MOTOR_ASCENSOR_IBUF[1]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.048     0.686 r  LED_PANTALLA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.433     1.119    LED_PANTALLA_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.300     2.419 r  LED_PANTALLA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.419    LED_PANTALLA[0]
    L18                                                               r  LED_PANTALLA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOTOR_ASCENSOR[1]
                            (input port)
  Destination:            LED_PANTALLA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.544ns (63.477%)  route 0.889ns (36.523%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  MOTOR_ASCENSOR[1] (IN)
                         net (fo=0)                   0.000     0.000    MOTOR_ASCENSOR[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  MOTOR_ASCENSOR_IBUF[1]_inst/O
                         net (fo=6, routed)           0.358     0.623    MOTOR_ASCENSOR_IBUF[1]
    SLICE_X1Y85          LUT5 (Prop_lut5_I3_O)        0.045     0.668 r  LED_PANTALLA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.531     1.199    LED_PANTALLA_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.433 r  LED_PANTALLA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.433    LED_PANTALLA[2]
    P15                                                               r  LED_PANTALLA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLANTA[2]
                            (input port)
  Destination:            LED_PANTALLA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.492ns (61.053%)  route 0.952ns (38.947%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  PLANTA[2] (IN)
                         net (fo=0)                   0.000     0.000    PLANTA[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  PLANTA_IBUF[2]_inst/O
                         net (fo=6, routed)           0.427     0.680    PLANTA_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.725 r  LED_PANTALLA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.250    LED_PANTALLA_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.444 r  LED_PANTALLA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.444    LED_PANTALLA[4]
    K16                                                               r  LED_PANTALLA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOTOR_ASCENSOR[1]
                            (input port)
  Destination:            LED_PANTALLA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.571ns (59.316%)  route 1.078ns (40.684%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  MOTOR_ASCENSOR[1] (IN)
                         net (fo=0)                   0.000     0.000    MOTOR_ASCENSOR[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  MOTOR_ASCENSOR_IBUF[1]_inst/O
                         net (fo=6, routed)           0.434     0.699    MOTOR_ASCENSOR_IBUF[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.744 r  LED_PANTALLA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.644     1.388    LED_PANTALLA_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.649 r  LED_PANTALLA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.649    LED_PANTALLA[1]
    T11                                                               r  LED_PANTALLA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOTOR_ASCENSOR[1]
                            (input port)
  Destination:            LED_PANTALLA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.668ns  (logic 1.566ns (58.694%)  route 1.102ns (41.306%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  MOTOR_ASCENSOR[1] (IN)
                         net (fo=0)                   0.000     0.000    MOTOR_ASCENSOR[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  MOTOR_ASCENSOR_IBUF[1]_inst/O
                         net (fo=6, routed)           0.373     0.638    MOTOR_ASCENSOR_IBUF[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.045     0.683 r  LED_PANTALLA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.730     1.412    LED_PANTALLA_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.256     2.668 r  LED_PANTALLA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.668    LED_PANTALLA[5]
    R10                                                               r  LED_PANTALLA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLANTA[2]
                            (input port)
  Destination:            LED_PANTALLA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.549ns (57.996%)  route 1.122ns (42.004%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  PLANTA[2] (IN)
                         net (fo=0)                   0.000     0.000    PLANTA[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  PLANTA_IBUF[2]_inst/O
                         net (fo=6, routed)           0.423     0.676    PLANTA_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.721 r  LED_PANTALLA_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.698     1.420    LED_PANTALLA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.671 r  LED_PANTALLA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.671    LED_PANTALLA[3]
    K13                                                               r  LED_PANTALLA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLANTA[2]
                            (input port)
  Destination:            LED_PANTALLA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.899ns  (logic 1.575ns (54.340%)  route 1.324ns (45.660%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  PLANTA[2] (IN)
                         net (fo=0)                   0.000     0.000    PLANTA[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  PLANTA_IBUF[2]_inst/O
                         net (fo=6, routed)           0.423     0.676    PLANTA_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I1_O)        0.045     0.721 r  LED_PANTALLA_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.900     1.622    LED_PANTALLA_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.899 r  LED_PANTALLA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.899    LED_PANTALLA[6]
    T10                                                               r  LED_PANTALLA[6] (OUT)
  -------------------------------------------------------------------    -------------------





