@IEEEtranBSTCTL{bstctl:etal,
  CTLuse_forced_etal = {yes},
  CTLmax_names_forced_etal = {3},
}

@IEEEtranBSTCTL{bstctl:nodash,
  CTLdash_repeated_names = {no},
}

@IEEEtranBSTCTL{bstctl:simpurl,
  CTLname_url_prefix = {Available: },
}

@misc{coq,
  title = {Coq theorem prover},
  url = {http://http://coq.inria.fr/}
}

@article{token,
 author = {Martin, Milo M. K. and Hill, Mark D. and Wood, David A.},
 title = {Token coherence: decoupling performance and correctness},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2003},
 volume = {31},
 number = {2},
 month = may,
 year = {2003},
 issn = {0163-5964},
 pages = {182--193},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/871656.859640},
 doi = {10.1145/871656.859640},
 acmid = {859640},
 publisher = {ACM},
 address = {New York, NY, USA},
} 
[download]
@inproceedings{Martin:2003:TCD:859618.859640,
 author = {Martin, Milo M. K. and Hill, Mark D. and Wood, David A.},
 title = {Token coherence: decoupling performance and correctness},
 booktitle = {Proceedings of the 30th annual international symposium on Computer architecture},
 series = {ISCA '03},
 year = {2003},
 isbn = {0-7695-1945-8},
 location = {San Diego, California},
 pages = {182--193},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/859618.859640},
 doi = {10.1145/859618.859640},
 acmid = {859640},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{virtual,
 author = {Marty, Michael R. and Hill, Mark D.},
 title = {Virtual hierarchies to support server consolidation},
 booktitle = {Proceedings of the 34th annual international symposium on Computer architecture},
 series = {ISCA '07},
 year = {2007},
 isbn = {978-1-59593-706-3},
 location = {San Diego, California, USA},
 pages = {46--56},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1250662.1250670},
 doi = {10.1145/1250662.1250670},
 acmid = {1250670},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache coherence, chip multiprocessors (CMPs), memory hierarchies, multicore, partitioning, server consolidation, virtual machines},
} 
@article{Marty:2007:VHS:1273440.1250670,
 author = {Marty, Michael R. and Hill, Mark D.},
 title = {Virtual hierarchies to support server consolidation},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2007},
 volume = {35},
 number = {2},
 month = jun,
 year = {2007},
 issn = {0163-5964},
 pages = {46--56},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1273440.1250670},
 doi = {10.1145/1273440.1250670},
 acmid = {1250670},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache coherence, chip multiprocessors (CMPs), memory hierarchies, multicore, partitioning, server consolidation, virtual machines},
} 

@inproceedings{lipasti,
 author = {Vantrease, Dana and Lipasti, Mikko H. and Binkert, Nathan},
 title = {Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols},
 booktitle = {Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture},
 series = {HPCA '11},
 year = {2011},
 isbn = {978-1-4244-9432-3},
 pages = {132--143},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2014698.2014902},
 acmid = {2014902},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 

@inproceedings{c5,
 author = {Wilson,Jr., A. W.},
 title = {Hierarchical cache/bus architecture for shared memory multiprocessors},
 booktitle = {Proceedings of the 14th annual international symposium on Computer architecture},
 series = {ISCA '87},
 year = {1987},
 isbn = {0-8186-0776-9},
 location = {Pittsburgh, Pennsylvania, United States},
 pages = {244--252},
 numpages = {9},
 url = {http://doi.acm.org/10.1145/30350.30378},
 doi = {10.1145/30350.30378},
 acmid = {30378},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{c4,
 author = {Gostin, Gary and Collard, Jean-Francois and Collins, Kirby},
 title = {The architecture of the HP Superdome shared-memory multiprocessor},
 booktitle = {ICS '05: Proceedings of the 19th annual international conference on Supercomputing},
 year = {2005},
 isbn = {1-59593-167-8},
 pages = {239--245},
 location = {Cambridge, Massachusetts},
 doi = {http://doi.acm.org/10.1145/1088149.1088181},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{c3,
 author = {Barroso, Luiz Andr{\'e} and Gharachorloo, Kourosh and McNamara, Robert and Nowatzyk, Andreas and Qadeer, Shaz and Sano, Barton and Smith, Scott and Stets, Robert and Verghese, Ben},
 title = {Piranha: a scalable architecture based on single-chip multiprocessing},
 booktitle = {Proceedings of the 27th annual international symposium on Computer architecture},
 series = {ISCA '00},
 year = {2000},
 isbn = {1-58113-232-8},
 location = {Vancouver, British Columbia, Canada},
 pages = {282--293},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/339647.339696},
 doi = {10.1145/339647.339696},
 acmid = {339696},
 publisher = {ACM},
 address = {New York, NY, USA},
} 
@article{Barroso:2000:PSA:342001.339696,
 author = {Barroso, Luiz Andr{\'e} and Gharachorloo, Kourosh and McNamara, Robert and Nowatzyk, Andreas and Qadeer, Shaz and Sano, Barton and Smith, Scott and Stets, Robert and Verghese, Ben},
 title = {Piranha: a scalable architecture based on single-chip multiprocessing},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2000},
 volume = {28},
 number = {2},
 month = may,
 year = {2000},
 issn = {0163-5964},
 pages = {282--293},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/342001.339696},
 doi = {10.1145/342001.339696},
 acmid = {339696},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{c2,
 author = {Hagersten, Erik and Koster, Michael},
 title = {WildFire: A Scalable Path for SMPs},
 booktitle = {HPCA '99: Proceedings of the 5th International Symposium on High Performance Computer Architecture},
 year = {1999},
 isbn = {0-7695-0004-8},
 pages = {172},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 }

@inproceedings{c1,
 author = {Haridi, Seif and Hagersten, Erik},
 title = {The Cache Coherence Protocol of the Data Diffusion Machine},
 booktitle = {Proceedings of the Parallel Architectures and Languages Europe, Volume I: Parallel Architectures},
 series = {PARLE '89},
 year = {1989},
 isbn = {3-540-51284-5},
 pages = {1--18},
 numpages = {18},
 url = {http://dl.acm.org/citation.cfm?id=646426.692567},
 acmid = {692567},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
} 

@inproceedings{mcp,
 author = {Beu, Jesse G. and Rosier, Michael C. and Conte, Thomas M.},
 title = {Manager-client pairing: a framework for implementing coherence hierarchies},
 booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-44 '11},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 pages = {226--236},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/2155620.2155647},
 doi = {10.1145/2155620.2155647},
 acmid = {2155647},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache coherence, coherence hierarchies, manycore, memory hierarchies, multicore},
} 


@inproceedings{DASH,
 author = {Lenoski, Daniel and Laudon, James and Gharachorloo, Kourosh and Gupta, Anoop and Hennessy, John},
 title = {The directory-based cache coherence protocol for the DASH multiprocessor},
 booktitle = {Proceedings of the 17th annual international symposium on Computer Architecture},
 series = {ISCA '90},
 year = {1990},
 isbn = {0-89791-366-3},
 location = {Seattle, Washington, United States},
 pages = {148--159},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/325164.325132},
 doi = {10.1145/325164.325132},
 acmid = {325132},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@techreport{Anant,
 author = {Agarwal, A. and Chaiken, D. and Johnson, K. and Kranz, D. and Kubiatowicz, J. and Kurihara, K. and Lim, B. H. and Maa, G. and Nussbaum, D. and Parkin, M. and Yeung, D.},
 title = {THE MIT ALEWIFE MACHINE: A LARGE-SCALE DISTRIBUTED-MEMORY MULTIPROCESSOR},
 year = {1991},
 url = {http://www.ncstrl.org:8900/ncstrl/servlet/search?formname=detail\&id=oai%3Ancstrlh%3Amitai%3AMIT-LCS%2F%2FMIT%2FLCS%2FTM-454},
 publisher = {Massachusetts Institute of Technology},
 address = {Cambridge, MA, USA},
} 

@inproceedings{edya,
 author = {Ladan-Mozes, Edya and Leiserson, Charles E.},
 title = {A consistency architecture for hierarchical shared caches},
 booktitle = {Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures},
 series = {SPAA '08},
 year = {2008},
 isbn = {978-1-59593-973-9},
 location = {Munich, Germany},
 pages = {11--22},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1378533.1378536},
 doi = {10.1145/1378533.1378536},
 acmid = {1378536},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache consistency, deadlock, fat-tree, mapping collision, memory hierarchy, message race, progressive protocol, sequential consistency, shared caches},
} 


@inproceedings{Beu,
 author = {Beu, Jesse G. and Rosier, Michael C. and Conte, Thomas M.},
 title = {Manager-client pairing: a framework for implementing coherence hierarchies},
 booktitle = {Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-44 '11},
 year = {2011},
 isbn = {978-1-4503-1053-6},
 location = {Porto Alegre, Brazil},
 pages = {226--236},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/2155620.2155647},
 doi = {10.1145/2155620.2155647},
 acmid = {2155647},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache coherence, coherence hierarchies, manycore, memory hierarchies, multicore},
} 


@inproceedings{park,
  author    = {Seungjoon Park and
               David L. Dill},
  title     = {Verification of FLASH Cache Coherence Protocol by Aggregation
               of Distributed Transactions},
  booktitle = {SPAA},
  year      = {1996},
  pages     = {288-296},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@article{loew,
 author = {Loewenstein, Paul N. and Dill, David L.},
 title = {Verification of a multiprocessor cache protocol using simulation relations and higher-order logic},
 journal = {Form. Methods Syst. Des.},
 issue_date = {Dec. 1992},
 volume = {1},
 number = {4},
 month = dec,
 year = {1992},
 issn = {0925-9856},
 pages = {355--383},
 numpages = {29},
 url = {http://dx.doi.org/10.1007/BF00709156},
 doi = {10.1007/BF00709156},
 acmid = {175773},
 publisher = {Kluwer Academic Publishers},
 address = {Hingham, MA, USA},
 keywords = {simulation relations},
} 

@inproceedings{Zhang,
 author = {Zhang, Meng and Lebeck, Alvin R. and Sorin, Daniel J.},
 title = {Fractal Coherence: Scalably Verifiable Cache Coherence},
 booktitle = {Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO '43},
 year = {2010},
 isbn = {978-0-7695-4299-7},
 pages = {471--482},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MICRO.2010.11},
 doi = {10.1109/MICRO.2010.11},
 acmid = {1934991},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {multicore, cache coherence, formal verification},
}

@INPROCEEDINGS{Chou,
    author = {Ching-tsun Chou and Phanindra K. Mannava and Seungjoon Park},
    title = {A simple method for parameterized verification of cache coherence protocols},
    booktitle = {in Formal Methods in Computer Aided Design},
    year = {2004},
    pages = {382--398},
    publisher = {Springer}
}


@inproceedings{Clarke,
  author    = {Edmund M. Clarke and
               Orna Grumberg and
               Hiromi Hiraishi and
               Somesh Jha and
               David E. Long and
               Kenneth L. McMillan and
               Linda A. Ness},
  title     = {Verification of the Futurebus+ Cache Coherence Protocol},
  booktitle = {CHDL},
  year      = {1993},
  pages     = {15-30},
  crossref  = {DBLP:conf/chdl/1993},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}
@proceedings{DBLP:conf/chdl/1993,
  editor    = {David Agnew and
               Luc J. M. Claesen and
               Raul Camposano},
  title     = {Proceedings of the 11th IFIP WG10.2 International Conference
               on Computer Hardware Description Languages and their Applications},
  booktitle = {CHDL},
  publisher = {North-Holland},
  series    = {IFIP Transactions},
  volume    = {A-32},
  year      = {1993},
  isbn      = {0-444-81641-0},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}

@inproceedings{Stern,
 author = {Stern, Ulrich and Dill, David L.},
 title = {Improved probabilistic verification by hash compaction},
 booktitle = {Proceedings of the IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods},
 series = {CHARME '95},
 year = {1995},
 isbn = {3-540-60385-9},
 pages = {206--224},
 numpages = {19},
 url = {http://dl.acm.org/citation.cfm?id=646702.701859},
 acmid = {701859},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
} 


@article{pong,
 author = {Pong, Fong and Dubois, Michel},
 title = {A New Approach for the Verification of Cache Coherence Protocols},
 journal = {IEEE Trans. Parallel Distrib. Syst.},
 issue_date = {August 1995},
 volume = {6},
 number = {8},
 month = aug,
 year = {1995},
 issn = {1045-9219},
 pages = {773--787},
 numpages = {15},
 url = {http://dx.doi.org/10.1109/71.406955},
 doi = {10.1109/71.406955},
 acmid = {629360},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
 keywords = {Cache coherence protocol, formal verification, finite state machine, symbolic expansion, shared-memory multiprocessor.},
} 


@inproceedings{McMillan,
 author = {McMillan, Kenneth L.},
 title = {Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking},
 booktitle = {Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods},
 series = {CHARME '01},
 year = {2001},
 isbn = {3-540-42541-1},
 pages = {179--195},
 numpages = {17},
 url = {http://dl.acm.org/citation.cfm?id=646705.702177},
 acmid = {702177},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
} 


@inproceedings{ip,
  author    = {C. Norris Ip and
               David L. Dill},
  title     = {Better Verification Through Symmetry},
  booktitle = {CHDL},
  year      = {1993},
  pages     = {97-111},
  crossref  = {DBLP:conf/chdl/1993},
  bibsource = {DBLP, http://dblp.uni-trier.de}
}


@book{Patterson,
 author = {Patterson, David A. and Hennessy, John L.},
 title = {Computer architecture: a quantitative approach},
 year = {1990},
 isbn = {1-55880-069-8},
 publisher = {Morgan Kaufmann Publishers Inc.},
 address = {San Francisco, CA, USA},
} 

@book{lamport94,
    author    = "Leslie Lamport",
    title     = "{\LaTeX: A Document Preparation System}",
    year      = "1994",
    publisher = "Addison-Wesley",
    edition = "2nd",
    address   = "Reading, Massachusetts"
}

@inproceedings{nicepaper,
  author = "Firstname1 Lastname1 and Firstname2 Lastname2",
  title = "A Very Nice Paper To Cite",
  year = "2000",
  booktitle = "International Symposium on Computer Architecture"
}

@inproceedings{nicepaper2,
  author = "Firstname1 Lastname1 and Firstname2 Lastname2",
  title = "Another Very Nice Paper To Cite",
  year = "2001",
  booktitle = "International Symposium on Computer Architecture"
}
