<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AND32BIT_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Addition32BIT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Addition32BIT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OR32BIT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROTL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ROTR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRARITH32BIT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SRLOGIC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Subtraction32BIT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_ALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="T_ALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_AND32BIT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_AND32BIT_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_Addition32BIT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_Addition32BIT_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_OR32BIT_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_ROTL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_ROTR_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_SLLOGIC_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_SRARITH32BIT_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_SRLOGIC_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_Substraction32BIT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_Substraction32BIT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1550441086" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1550441086">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550440325" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1550440325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550515632" xil_pn:in_ck="3516401651764069315" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1550515631">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="AND32BIT.vhd"/>
      <outfile xil_pn:name="Addition32BIT.vhd"/>
      <outfile xil_pn:name="OR32BIT.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLOGIC.vhd"/>
      <outfile xil_pn:name="SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="SRLOGIC.vhd"/>
      <outfile xil_pn:name="Subtraction32BIT.vhd"/>
      <outfile xil_pn:name="T_ALU.vhd"/>
      <outfile xil_pn:name="T_AND32BIT.vhd"/>
      <outfile xil_pn:name="T_Addition32BIT.vhd"/>
      <outfile xil_pn:name="T_OR32BIT.vhd"/>
      <outfile xil_pn:name="T_ROTL.vhd"/>
      <outfile xil_pn:name="T_ROTR.vhd"/>
      <outfile xil_pn:name="T_SLLOGIC.vhd"/>
      <outfile xil_pn:name="T_SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="T_SRLOGIC.vhd"/>
      <outfile xil_pn:name="T_Substraction32BIT.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1550515582" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7525640527649570901" xil_pn:start_ts="1550515582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1550515582" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6947798129476289939" xil_pn:start_ts="1550515582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1550440680" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7462445841283472191" xil_pn:start_ts="1550440680">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550515632" xil_pn:in_ck="3516401651764069315" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1550515632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="AND32BIT.vhd"/>
      <outfile xil_pn:name="Addition32BIT.vhd"/>
      <outfile xil_pn:name="OR32BIT.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLOGIC.vhd"/>
      <outfile xil_pn:name="SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="SRLOGIC.vhd"/>
      <outfile xil_pn:name="Subtraction32BIT.vhd"/>
      <outfile xil_pn:name="T_ALU.vhd"/>
      <outfile xil_pn:name="T_AND32BIT.vhd"/>
      <outfile xil_pn:name="T_Addition32BIT.vhd"/>
      <outfile xil_pn:name="T_OR32BIT.vhd"/>
      <outfile xil_pn:name="T_ROTL.vhd"/>
      <outfile xil_pn:name="T_ROTR.vhd"/>
      <outfile xil_pn:name="T_SLLOGIC.vhd"/>
      <outfile xil_pn:name="T_SRARITH32BIT.vhd"/>
      <outfile xil_pn:name="T_SRLOGIC.vhd"/>
      <outfile xil_pn:name="T_Substraction32BIT.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1550515635" xil_pn:in_ck="3516401651764069315" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1607098598464348024" xil_pn:start_ts="1550515632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="T_ALU_beh.prj"/>
      <outfile xil_pn:name="T_ALU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1550515636" xil_pn:in_ck="941766181957142752" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3693185006735137531" xil_pn:start_ts="1550515635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="T_ALU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
