Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Nov 01 17:35:52 2017
| Host         : E6HIM2ZJ5N6O1R6 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LED_Switch_timing_summary_routed.rpt -rpx LED_Switch_timing_summary_routed.rpx
| Design       : LED_Switch
| Device       : 7z100-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.349        0.000                      0                   31        0.200        0.000                      0                   31        2.100        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
SYS_CLK_P  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYS_CLK_P           3.349        0.000                      0                   31        0.200        0.000                      0                   31        2.100        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYS_CLK_P
  To Clock:  SYS_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack        3.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.956ns (57.429%)  route 0.709ns (42.571%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  CLK_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    CLK_CNT_reg[16]_i_1_n_0
    SLICE_X213Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  CLK_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.262    CLK_CNT_reg[20]_i_1_n_0
    SLICE_X213Y255       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.428 r  CLK_CNT_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.428    CLK_CNT_reg[24]_i_1_n_6
    SLICE_X213Y255       FDRE                                         r  CLK_CNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y255       FDRE                                         r  CLK_CNT_reg[25]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y255       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[25]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  3.349    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.903ns (56.029%)  route 0.709ns (43.971%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  CLK_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    CLK_CNT_reg[16]_i_1_n_0
    SLICE_X213Y254       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.375 r  CLK_CNT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.375    CLK_CNT_reg[20]_i_1_n_6
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[21]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y254       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  3.402    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.901ns (55.975%)  route 0.709ns (44.025%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  CLK_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    CLK_CNT_reg[16]_i_1_n_0
    SLICE_X213Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  CLK_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.262    CLK_CNT_reg[20]_i_1_n_0
    SLICE_X213Y255       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.373 r  CLK_CNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.373    CLK_CNT_reg[24]_i_1_n_7
    SLICE_X213Y255       FDRE                                         r  CLK_CNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y255       FDRE                                         r  CLK_CNT_reg[24]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y255       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[24]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.901ns (55.975%)  route 0.709ns (44.025%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  CLK_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    CLK_CNT_reg[16]_i_1_n_0
    SLICE_X213Y254       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.262 r  CLK_CNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.262    CLK_CNT_reg[20]_i_1_n_0
    SLICE_X213Y255       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.373 r  CLK_CNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.373    CLK_CNT_reg[24]_i_1_n_5
    SLICE_X213Y255       FDRE                                         r  CLK_CNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y255       FDRE                                         r  CLK_CNT_reg[26]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y255       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[26]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.886ns (55.561%)  route 0.709ns (44.439%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  CLK_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    CLK_CNT_reg[16]_i_1_n_0
    SLICE_X213Y254       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.358 r  CLK_CNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.358    CLK_CNT_reg[20]_i_1_n_4
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[23]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y254       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[23]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.850ns (54.534%)  route 0.709ns (45.466%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.322 r  CLK_CNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.322    CLK_CNT_reg[16]_i_1_n_6
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[17]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y253       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[17]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.848ns (54.476%)  route 0.709ns (45.524%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  CLK_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    CLK_CNT_reg[16]_i_1_n_0
    SLICE_X213Y254       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.320 r  CLK_CNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.320    CLK_CNT_reg[20]_i_1_n_7
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[20]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y254       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.848ns (54.476%)  route 0.709ns (45.524%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.209 r  CLK_CNT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    CLK_CNT_reg[16]_i_1_n_0
    SLICE_X213Y254       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.320 r  CLK_CNT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.320    CLK_CNT_reg[20]_i_1_n_5
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[22]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y254       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[22]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.833ns (54.033%)  route 0.709ns (45.967%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.156 r  CLK_CNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.156    CLK_CNT_reg[12]_i_1_n_0
    SLICE_X213Y253       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.305 r  CLK_CNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.305    CLK_CNT_reg[16]_i_1_n_4
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[19]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y253       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[19]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 CLK_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYS_CLK_P rise@5.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.797ns (52.934%)  route 0.709ns (47.066%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 9.446 - 5.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.915     0.915 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.172     3.087    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.180 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.584     4.764    CLK200M_BUFG
    SLICE_X213Y249       FDRE                                         r  CLK_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y249       FDRE (Prop_fdre_C_Q)         0.223     4.987 f  CLK_CNT_reg[0]/Q
                         net (fo=1, routed)           0.708     5.695    CLK_CNT_reg_n_0_[0]
    SLICE_X213Y249       LUT1 (Prop_lut1_I0_O)        0.043     5.738 r  CLK_CNT[0]_i_5/O
                         net (fo=1, routed)           0.000     5.738    CLK_CNT[0]_i_5_n_0
    SLICE_X213Y249       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.997 r  CLK_CNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.997    CLK_CNT_reg[0]_i_1_n_0
    SLICE_X213Y250       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.050 r  CLK_CNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.050    CLK_CNT_reg[4]_i_1_n_0
    SLICE_X213Y251       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.103 r  CLK_CNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.103    CLK_CNT_reg[8]_i_1_n_0
    SLICE_X213Y252       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.269 r  CLK_CNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.269    CLK_CNT_reg[12]_i_1_n_6
    SLICE_X213Y252       FDRE                                         r  CLK_CNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      5.000     5.000 r  
    H9                                                0.000     5.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.812     5.812 r  Inst_IBUFDS/O
                         net (fo=1, routed)           2.010     7.822    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.905 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.541     9.446    CLK200M_BUFG
    SLICE_X213Y252       FDRE                                         r  CLK_CNT_reg[13]/C
                         clock pessimism              0.317     9.764    
                         clock uncertainty           -0.035     9.728    
    SLICE_X213Y252       FDRE (Setup_fdre_C_D)        0.049     9.777    CLK_CNT_reg[13]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -6.269    
  -------------------------------------------------------------------
                         slack                                  3.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.816     2.384    CLK200M_BUFG
    SLICE_X213Y251       FDRE                                         r  CLK_CNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.100     2.484 r  CLK_CNT_reg[11]/Q
                         net (fo=1, routed)           0.094     2.578    CLK_CNT_reg_n_0_[11]
    SLICE_X213Y251       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.655 r  CLK_CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.655    CLK_CNT_reg[8]_i_1_n_4
    SLICE_X213Y251       FDRE                                         r  CLK_CNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.064     2.797    CLK200M_BUFG
    SLICE_X213Y251       FDRE                                         r  CLK_CNT_reg[11]/C
                         clock pessimism             -0.412     2.384    
    SLICE_X213Y251       FDRE (Hold_fdre_C_D)         0.071     2.455    CLK_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.816     2.384    CLK200M_BUFG
    SLICE_X213Y252       FDRE                                         r  CLK_CNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y252       FDRE (Prop_fdre_C_Q)         0.100     2.484 r  CLK_CNT_reg[15]/Q
                         net (fo=1, routed)           0.094     2.578    CLK_CNT_reg_n_0_[15]
    SLICE_X213Y252       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.655 r  CLK_CNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.655    CLK_CNT_reg[12]_i_1_n_4
    SLICE_X213Y252       FDRE                                         r  CLK_CNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.064     2.797    CLK200M_BUFG
    SLICE_X213Y252       FDRE                                         r  CLK_CNT_reg[15]/C
                         clock pessimism             -0.412     2.384    
    SLICE_X213Y252       FDRE (Hold_fdre_C_D)         0.071     2.455    CLK_CNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.816     2.384    CLK200M_BUFG
    SLICE_X213Y250       FDRE                                         r  CLK_CNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y250       FDRE (Prop_fdre_C_Q)         0.100     2.484 r  CLK_CNT_reg[7]/Q
                         net (fo=1, routed)           0.094     2.578    CLK_CNT_reg_n_0_[7]
    SLICE_X213Y250       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.655 r  CLK_CNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.655    CLK_CNT_reg[4]_i_1_n_4
    SLICE_X213Y250       FDRE                                         r  CLK_CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.064     2.797    CLK200M_BUFG
    SLICE_X213Y250       FDRE                                         r  CLK_CNT_reg[7]/C
                         clock pessimism             -0.412     2.384    
    SLICE_X213Y250       FDRE (Hold_fdre_C_D)         0.071     2.455    CLK_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.815     2.383    CLK200M_BUFG
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y253       FDRE (Prop_fdre_C_Q)         0.100     2.483 r  CLK_CNT_reg[19]/Q
                         net (fo=1, routed)           0.094     2.577    CLK_CNT_reg_n_0_[19]
    SLICE_X213Y253       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.654 r  CLK_CNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.654    CLK_CNT_reg[16]_i_1_n_4
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.063     2.796    CLK200M_BUFG
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[19]/C
                         clock pessimism             -0.412     2.383    
    SLICE_X213Y253       FDRE (Hold_fdre_C_D)         0.071     2.454    CLK_CNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.815     2.383    CLK200M_BUFG
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y254       FDRE (Prop_fdre_C_Q)         0.100     2.483 r  CLK_CNT_reg[23]/Q
                         net (fo=1, routed)           0.094     2.577    CLK_CNT_reg_n_0_[23]
    SLICE_X213Y254       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.654 r  CLK_CNT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.654    CLK_CNT_reg[20]_i_1_n_4
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.063     2.796    CLK200M_BUFG
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[23]/C
                         clock pessimism             -0.412     2.383    
    SLICE_X213Y254       FDRE (Hold_fdre_C_D)         0.071     2.454    CLK_CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.816     2.384    CLK200M_BUFG
    SLICE_X213Y252       FDRE                                         r  CLK_CNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y252       FDRE (Prop_fdre_C_Q)         0.100     2.484 r  CLK_CNT_reg[12]/Q
                         net (fo=1, routed)           0.094     2.578    CLK_CNT_reg_n_0_[12]
    SLICE_X213Y252       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.661 r  CLK_CNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.661    CLK_CNT_reg[12]_i_1_n_7
    SLICE_X213Y252       FDRE                                         r  CLK_CNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.064     2.797    CLK200M_BUFG
    SLICE_X213Y252       FDRE                                         r  CLK_CNT_reg[12]/C
                         clock pessimism             -0.412     2.384    
    SLICE_X213Y252       FDRE (Hold_fdre_C_D)         0.071     2.455    CLK_CNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.816     2.384    CLK200M_BUFG
    SLICE_X213Y250       FDRE                                         r  CLK_CNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y250       FDRE (Prop_fdre_C_Q)         0.100     2.484 r  CLK_CNT_reg[4]/Q
                         net (fo=1, routed)           0.094     2.578    CLK_CNT_reg_n_0_[4]
    SLICE_X213Y250       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.661 r  CLK_CNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.661    CLK_CNT_reg[4]_i_1_n_7
    SLICE_X213Y250       FDRE                                         r  CLK_CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.064     2.797    CLK200M_BUFG
    SLICE_X213Y250       FDRE                                         r  CLK_CNT_reg[4]/C
                         clock pessimism             -0.412     2.384    
    SLICE_X213Y250       FDRE (Hold_fdre_C_D)         0.071     2.455    CLK_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.384ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.816     2.384    CLK200M_BUFG
    SLICE_X213Y251       FDRE                                         r  CLK_CNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y251       FDRE (Prop_fdre_C_Q)         0.100     2.484 r  CLK_CNT_reg[8]/Q
                         net (fo=1, routed)           0.094     2.578    CLK_CNT_reg_n_0_[8]
    SLICE_X213Y251       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.661 r  CLK_CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.661    CLK_CNT_reg[8]_i_1_n_7
    SLICE_X213Y251       FDRE                                         r  CLK_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.064     2.797    CLK200M_BUFG
    SLICE_X213Y251       FDRE                                         r  CLK_CNT_reg[8]/C
                         clock pessimism             -0.412     2.384    
    SLICE_X213Y251       FDRE (Hold_fdre_C_D)         0.071     2.455    CLK_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.815     2.383    CLK200M_BUFG
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y253       FDRE (Prop_fdre_C_Q)         0.100     2.483 r  CLK_CNT_reg[16]/Q
                         net (fo=1, routed)           0.094     2.577    CLK_CNT_reg_n_0_[16]
    SLICE_X213Y253       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.660 r  CLK_CNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.660    CLK_CNT_reg[16]_i_1_n_7
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.063     2.796    CLK200M_BUFG
    SLICE_X213Y253       FDRE                                         r  CLK_CNT_reg[16]/C
                         clock pessimism             -0.412     2.383    
    SLICE_X213Y253       FDRE (Hold_fdre_C_D)         0.071     2.454    CLK_CNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK_CNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_CNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by SYS_CLK_P  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYS_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK_P rise@0.000ns - SYS_CLK_P rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.383ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.397     0.397 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.145     1.542    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.568 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          0.815     2.383    CLK200M_BUFG
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y254       FDRE (Prop_fdre_C_Q)         0.100     2.483 r  CLK_CNT_reg[20]/Q
                         net (fo=1, routed)           0.094     2.577    CLK_CNT_reg_n_0_[20]
    SLICE_X213Y254       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.660 r  CLK_CNT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.660    CLK_CNT_reg[20]_i_1_n_7
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK_P rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK_P
    H9                   IBUFDS (Prop_ibufds_I_O)     0.479     0.479 r  Inst_IBUFDS/O
                         net (fo=1, routed)           1.224     1.703    CLK200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.733 r  CLK200M_BUFG_inst/O
                         net (fo=31, routed)          1.063     2.796    CLK200M_BUFG
    SLICE_X213Y254       FDRE                                         r  CLK_CNT_reg[20]/C
                         clock pessimism             -0.412     2.383    
    SLICE_X213Y254       FDRE (Hold_fdre_C_D)         0.071     2.454    CLK_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYS_CLK_P }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16  CLK200M_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X213Y256  LED_reg[1]/C
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X213Y256  LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X213Y249  CLK_CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X213Y251  CLK_CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X213Y251  CLK_CNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X213Y252  CLK_CNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X213Y252  CLK_CNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X213Y252  CLK_CNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X213Y252  CLK_CNT_reg[15]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X213Y256  LED_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X213Y256  LED_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X213Y256  LED_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X213Y256  LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y249  CLK_CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y251  CLK_CNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y251  CLK_CNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y252  CLK_CNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y252  CLK_CNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y252  CLK_CNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y249  CLK_CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y249  CLK_CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y251  CLK_CNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y251  CLK_CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y251  CLK_CNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y251  CLK_CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y252  CLK_CNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y252  CLK_CNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y252  CLK_CNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X213Y252  CLK_CNT_reg[13]/C



