--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml memory_wrapper.twx memory_wrapper.ncd -o memory_wrapper.twr
memory_wrapper.pcf

Design file:              memory_wrapper.ncd
Physical constraint file: memory_wrapper.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
addr<0>     |    0.253(R)|      SLOW  |    4.790(R)|      SLOW  |ram_clk           |   0.000|
addr<1>     |    0.710(R)|      SLOW  |    4.836(R)|      SLOW  |ram_clk           |   0.000|
addr<2>     |    0.041(R)|      SLOW  |    5.000(R)|      SLOW  |ram_clk           |   0.000|
addr<3>     |    1.109(R)|      SLOW  |    5.036(R)|      SLOW  |ram_clk           |   0.000|
addr<4>     |    0.091(R)|      SLOW  |    5.069(R)|      SLOW  |ram_clk           |   0.000|
addr<5>     |   -0.126(R)|      SLOW  |    4.571(R)|      SLOW  |ram_clk           |   0.000|
addr<6>     |    1.715(R)|      SLOW  |    4.740(R)|      SLOW  |ram_clk           |   0.000|
addr<7>     |    1.331(R)|      SLOW  |    4.942(R)|      SLOW  |ram_clk           |   0.000|
addr<8>     |    1.163(R)|      SLOW  |    4.772(R)|      SLOW  |ram_clk           |   0.000|
addr<9>     |   -0.129(R)|      SLOW  |    4.643(R)|      SLOW  |ram_clk           |   0.000|
addr<10>    |   -0.225(R)|      SLOW  |    4.576(R)|      SLOW  |ram_clk           |   0.000|
addr<11>    |    1.037(R)|      SLOW  |    4.200(R)|      SLOW  |ram_clk           |   0.000|
addr<12>    |   -0.019(R)|      SLOW  |    4.644(R)|      SLOW  |ram_clk           |   0.000|
addr<13>    |   -0.552(R)|      FAST  |    4.182(R)|      SLOW  |ram_clk           |   0.000|
addr<14>    |    1.204(R)|      SLOW  |    4.950(R)|      SLOW  |ram_clk           |   0.000|
addr<15>    |    1.506(R)|      SLOW  |    4.693(R)|      SLOW  |ram_clk           |   0.000|
data_in<0>  |    0.884(R)|      SLOW  |    3.812(R)|      SLOW  |ram_clk           |   0.000|
data_in<1>  |   -0.116(R)|      SLOW  |    3.301(R)|      SLOW  |ram_clk           |   0.000|
data_in<2>  |   -1.856(R)|      FAST  |    3.455(R)|      SLOW  |ram_clk           |   0.000|
data_in<3>  |   -0.075(R)|      SLOW  |    4.024(R)|      SLOW  |ram_clk           |   0.000|
data_in<4>  |   -0.366(R)|      FAST  |    2.044(R)|      SLOW  |ram_clk           |   0.000|
data_in<5>  |   -0.026(R)|      SLOW  |    3.490(R)|      SLOW  |ram_clk           |   0.000|
data_in<6>  |    0.756(R)|      SLOW  |    2.094(R)|      SLOW  |ram_clk           |   0.000|
data_in<7>  |   -0.274(R)|      FAST  |    5.074(R)|      SLOW  |ram_clk           |   0.000|
rst         |    1.611(R)|      SLOW  |   -0.534(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
start       |    1.405(R)|      SLOW  |   -0.259(R)|      SLOW  |clk_IBUF_BUFG     |   0.000|
we          |    0.943(R)|      SLOW  |    5.034(R)|      SLOW  |ram_clk           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |        15.982(R)|      SLOW  |         7.595(R)|      FAST  |ram_clk           |   0.000|
data_out<1> |        15.488(R)|      SLOW  |         7.861(R)|      FAST  |ram_clk           |   0.000|
data_out<2> |        16.594(R)|      SLOW  |         9.157(R)|      FAST  |ram_clk           |   0.000|
data_out<3> |        19.974(R)|      SLOW  |        10.008(R)|      FAST  |ram_clk           |   0.000|
data_out<4> |        21.351(R)|      SLOW  |        10.710(R)|      FAST  |ram_clk           |   0.000|
data_out<5> |        16.470(R)|      SLOW  |         7.442(R)|      FAST  |ram_clk           |   0.000|
data_out<6> |        21.180(R)|      SLOW  |        10.313(R)|      FAST  |ram_clk           |   0.000|
data_out<7> |        15.669(R)|      SLOW  |         7.381(R)|      FAST  |ram_clk           |   0.000|
done        |         7.164(R)|      SLOW  |         3.695(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.409|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 11 11:01:57 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



