<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › isdn › hisax › isac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>isac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* $Id: isac.c,v 1.31.2.3 2004/01/13 14:31:25 keil Exp $</span>
<span class="cm"> *</span>
<span class="cm"> * ISAC specific routines</span>
<span class="cm"> *</span>
<span class="cm"> * Author       Karsten Keil</span>
<span class="cm"> * Copyright    by Karsten Keil      &lt;keil@isdn4linux.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This software may be used and distributed according to the terms</span>
<span class="cm"> * of the GNU General Public License, incorporated herein by reference.</span>
<span class="cm"> *</span>
<span class="cm"> * For changes and modifications please read</span>
<span class="cm"> * Documentation/isdn/HiSax.cert</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;hisax.h&quot;</span>
<span class="cp">#include &quot;isac.h&quot;</span>
<span class="cp">#include &quot;arcofi.h&quot;</span>
<span class="cp">#include &quot;isdnl1.h&quot;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#define DBUSY_TIMER_VALUE 80</span>
<span class="cp">#define ARCOFI_USE 1</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ISACVer</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span>
<span class="p">{</span><span class="s">&quot;2086/2186 V1.1&quot;</span><span class="p">,</span> <span class="s">&quot;2085 B1&quot;</span><span class="p">,</span> <span class="s">&quot;2085 B2&quot;</span><span class="p">,</span>
 <span class="s">&quot;2085 V2.3&quot;</span><span class="p">};</span>

<span class="kt">void</span> <span class="n">__devinit</span> <span class="nf">ISACVersion</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">s</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_RBCH</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%s ISAC version (%x): %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">ISACVer</span><span class="p">[(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ph_command</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">command</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC</span><span class="p">)</span>
		<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ph_command %x&quot;</span><span class="p">,</span> <span class="n">command</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CIX0</span><span class="p">,</span> <span class="p">(</span><span class="n">command</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span> <span class="mi">3</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">void</span>
<span class="nf">isac_new_ph</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">ph_state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_RS</span><span class="p">)</span>:
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_EI</span><span class="p">)</span>:
		<span class="n">ph_command</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMD_DUI</span><span class="p">);</span>
		<span class="n">l1_msg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">HW_RESET</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_DID</span><span class="p">)</span>:
		<span class="n">l1_msg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">HW_DEACTIVATE</span> <span class="o">|</span> <span class="n">CONFIRM</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_DR</span><span class="p">)</span>:
		<span class="n">l1_msg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">HW_DEACTIVATE</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_PU</span><span class="p">)</span>:
		<span class="n">l1_msg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">HW_POWERUP</span> <span class="o">|</span> <span class="n">CONFIRM</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_RSY</span><span class="p">)</span>:
		<span class="n">l1_msg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">HW_RSYNC</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_ARD</span><span class="p">)</span>:
		<span class="n">l1_msg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">HW_INFO2</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_AI8</span><span class="p">)</span>:
		<span class="n">l1_msg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">HW_INFO4_P8</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">ISAC_IND_AI10</span><span class="p">)</span>:
		<span class="n">l1_msg</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">HW_INFO4_P10</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">isac_bh</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span> <span class="o">=</span>
		<span class="n">container_of</span><span class="p">(</span><span class="n">work</span><span class="p">,</span> <span class="k">struct</span> <span class="n">IsdnCardState</span><span class="p">,</span> <span class="n">tqueue</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">PStack</span> <span class="o">*</span><span class="n">stptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">D_CLEARBUSY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;D-Channel Busy cleared&quot;</span><span class="p">);</span>
		<span class="n">stptr</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">stlist</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">stptr</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">stptr</span><span class="o">-&gt;</span><span class="n">l1</span><span class="p">.</span><span class="n">l1l2</span><span class="p">(</span><span class="n">stptr</span><span class="p">,</span> <span class="n">PH_PAUSE</span> <span class="o">|</span> <span class="n">CONFIRM</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
			<span class="n">stptr</span> <span class="o">=</span> <span class="n">stptr</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">D_L1STATECHANGE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">))</span>
		<span class="n">isac_new_ph</span><span class="p">(</span><span class="n">cs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">D_RCVBUFREADY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">))</span>
		<span class="n">DChannel_proc_rcv</span><span class="p">(</span><span class="n">cs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">D_XMTBUFREADY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">))</span>
		<span class="n">DChannel_proc_xmt</span><span class="p">(</span><span class="n">cs</span><span class="p">);</span>
<span class="cp">#if ARCOFI_USE</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">HW_ARCOFI</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">D_RX_MON1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">))</span>
		<span class="n">arcofi_fsm</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ARCOFI_RX_END</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">D_TX_MON1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">event</span><span class="p">))</span>
		<span class="n">arcofi_fsm</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ARCOFI_TX_END</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">isac_empty_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u_char</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC_FIFO</span><span class="p">))</span>
		<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;isac_empty_fifo&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">+</span> <span class="n">count</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">MAX_DFRAME_LEN_L1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;isac_empty_fifo overrun %d&quot;</span><span class="p">,</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">+</span> <span class="n">count</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ptr</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvbuf</span> <span class="o">+</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvidx</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisacfifo</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC_FIFO</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dlog</span><span class="p">;</span>

		<span class="n">t</span> <span class="o">+=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">t</span><span class="p">,</span> <span class="s">&quot;isac_empty_fifo cnt %d&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
		<span class="n">QuickHex</span><span class="p">(</span><span class="n">t</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
		<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dlog</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">isac_fill_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">,</span> <span class="n">more</span><span class="p">;</span>
	<span class="n">u_char</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC_FIFO</span><span class="p">))</span>
		<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;isac_fill_fifo&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">more</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">more</span> <span class="o">=</span> <span class="o">!</span><span class="mi">0</span><span class="p">;</span>
		<span class="n">count</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ptr</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">skb_pull</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisacfifo</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="n">more</span> <span class="o">?</span> <span class="mh">0x8</span> <span class="o">:</span> <span class="mh">0xa</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">FLG_DBUSY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;isac_fill_fifo dbusytimer running&quot;</span><span class="p">);</span>
		<span class="n">del_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">init_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">.</span><span class="n">expires</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="p">((</span><span class="n">DBUSY_TIMER_VALUE</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">)</span><span class="o">/</span><span class="mi">1000</span><span class="p">);</span>
	<span class="n">add_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC_FIFO</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">char</span> <span class="o">*</span><span class="n">t</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dlog</span><span class="p">;</span>

		<span class="n">t</span> <span class="o">+=</span> <span class="n">sprintf</span><span class="p">(</span><span class="n">t</span><span class="p">,</span> <span class="s">&quot;isac_fill_fifo cnt %d&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
		<span class="n">QuickHex</span><span class="p">(</span><span class="n">t</span><span class="p">,</span> <span class="n">ptr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
		<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dlog</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">isac_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u_char</span> <span class="n">exval</span><span class="p">,</span> <span class="n">v1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC</span><span class="p">)</span>
		<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC interrupt %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* RME */</span>
		<span class="n">exval</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_RSTA</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">exval</span> <span class="o">&amp;</span> <span class="mh">0x70</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x20</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">exval</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
					<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC RDO&quot;</span><span class="p">);</span>
<span class="cp">#ifdef ERROR_STATISTIC</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">err_rx</span><span class="o">++</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">exval</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
					<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC CRC error&quot;</span><span class="p">);</span>
<span class="cp">#ifdef ERROR_STATISTIC</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">err_crc</span><span class="o">++</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="p">}</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">count</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_RBCL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">count</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
			<span class="n">isac_empty_fifo</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">count</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvidx</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_skb</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">GFP_ATOMIC</span><span class="p">)))</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;HiSax: D receive out of memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">else</span> <span class="p">{</span>
					<span class="n">memcpy</span><span class="p">(</span><span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">count</span><span class="p">),</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvbuf</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
					<span class="n">skb_queue_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">rq</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">rcvidx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_RCVBUFREADY</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* RPF */</span>
		<span class="n">isac_empty_fifo</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* RSC */</span>
		<span class="cm">/* never */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC RSC interrupt&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x10</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* XPR */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">FLG_DBUSY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span>
			<span class="n">del_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">FLG_L1_DBUSY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span>
			<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_CLEARBUSY</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">isac_fill_fifo</span><span class="p">(</span><span class="n">cs</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">afterXPR</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">dev_kfree_skb_irq</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">);</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="n">skb_dequeue</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">sq</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">isac_fill_fifo</span><span class="p">(</span><span class="n">cs</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_XMTBUFREADY</span><span class="p">);</span>
	<span class="p">}</span>
<span class="nl">afterXPR:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* CISQ */</span>
		<span class="n">exval</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CIR0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC CIR0 %02X&quot;</span><span class="p">,</span> <span class="n">exval</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exval</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">ph_state</span> <span class="o">=</span> <span class="p">(</span><span class="n">exval</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC</span><span class="p">)</span>
				<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ph_state change %x&quot;</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">ph_state</span><span class="p">);</span>
			<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_L1STATECHANGE</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exval</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">exval</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CIR1</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_ISAC</span><span class="p">)</span>
				<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC CIR1 %02X&quot;</span><span class="p">,</span> <span class="n">exval</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* SIN */</span>
		<span class="cm">/* never */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC SIN interrupt&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* EXI */</span>
		<span class="n">exval</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_EXIR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC EXIR %02x&quot;</span><span class="p">,</span> <span class="n">exval</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exval</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>  <span class="cm">/* XMR */</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC XMR&quot;</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;HiSax: ISAC XMR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exval</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="p">{</span>  <span class="cm">/* XDU */</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC XDU&quot;</span><span class="p">);</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;HiSax: ISAC XDU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#ifdef ERROR_STATISTIC</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">err_tx</span><span class="o">++</span><span class="p">;</span>
<span class="cp">#endif</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">FLG_DBUSY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span>
				<span class="n">del_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">FLG_L1_DBUSY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span>
				<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_CLEARBUSY</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Restart frame */</span>
				<span class="n">skb_push</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_cnt</span><span class="p">);</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">isac_fill_fifo</span><span class="p">(</span><span class="n">cs</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;HiSax: ISAC XDU no skb</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC XDU no skb&quot;</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">exval</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">)</span> <span class="p">{</span>  <span class="cm">/* MOS */</span>
			<span class="n">v1</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOSR</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_MONITOR</span><span class="p">)</span>
				<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC MOSR %02x&quot;</span><span class="p">,</span> <span class="n">v1</span><span class="p">);</span>
<span class="cp">#if ARCOFI_USE</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">v1</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">MAX_MON_FRAME</span><span class="p">,</span> <span class="n">GFP_ATOMIC</span><span class="p">)))</span> <span class="p">{</span>
						<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
							<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC MON RX out of memory!&quot;</span><span class="p">);</span>
						<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">&amp;=</span> <span class="mh">0xf0</span><span class="p">;</span>
						<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0x0a</span><span class="p">;</span>
						<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
						<span class="k">goto</span> <span class="n">afterMONR0</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span>
						<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">&gt;=</span> <span class="n">MAX_MON_FRAME</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">&amp;=</span> <span class="mh">0xf0</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0x0a</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
						<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC MON RX overflow!&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">afterMONR0</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span><span class="p">[</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOR0</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_MONITOR</span><span class="p">)</span>
					<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC MOR0 %02x&quot;</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span><span class="p">[</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0x04</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="nl">afterMONR0:</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">v1</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">MAX_MON_FRAME</span><span class="p">,</span> <span class="n">GFP_ATOMIC</span><span class="p">)))</span> <span class="p">{</span>
						<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
							<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC MON RX out of memory!&quot;</span><span class="p">);</span>
						<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>
						<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0xa0</span><span class="p">;</span>
						<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
						<span class="k">goto</span> <span class="n">afterMONR1</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span>
						<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">&gt;=</span> <span class="n">MAX_MON_FRAME</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0xa0</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
						<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC MON RX overflow!&quot;</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">afterMONR1</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span><span class="p">[</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOR1</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_MONITOR</span><span class="p">)</span>
					<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC MOR1 %02x&quot;</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span><span class="p">[</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rxp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0x40</span><span class="p">;</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="nl">afterMONR1:</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">v1</span> <span class="o">&amp;</span> <span class="mh">0x04</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">&amp;=</span> <span class="mh">0xf0</span><span class="p">;</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0x0a</span><span class="p">;</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
				<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_RX_MON0</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">v1</span> <span class="o">&amp;</span> <span class="mh">0x40</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0xa0</span><span class="p">;</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
				<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_RX_MON1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">v1</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span> <span class="o">&amp;&amp;</span>
							      <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span> <span class="o">&gt;=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
							      <span class="o">!</span><span class="p">(</span><span class="n">v1</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)))</span> <span class="p">{</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">&amp;=</span> <span class="mh">0xf0</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0x0a</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span> <span class="o">&amp;&amp;</span>
					    <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span> <span class="o">&gt;=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span><span class="p">))</span>
						<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_TX_MON0</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">AfterMOX0</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span> <span class="o">&gt;=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_TX_MON0</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">AfterMOX0</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOX0</span><span class="p">,</span>
					      <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span><span class="p">[</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span><span class="o">++</span><span class="p">]);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_MONITOR</span><span class="p">)</span>
					<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC %02x -&gt; MOX0&quot;</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span><span class="p">[</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
			<span class="p">}</span>
		<span class="nl">AfterMOX0:</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">v1</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span> <span class="o">&amp;&amp;</span>
							      <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span> <span class="o">&gt;=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
							      <span class="o">!</span><span class="p">(</span><span class="n">v1</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)))</span> <span class="p">{</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">|=</span> <span class="mh">0xa0</span><span class="p">;</span>
					<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOCR</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span> <span class="o">&amp;&amp;</span>
					    <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span> <span class="o">&gt;=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span><span class="p">))</span>
						<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_TX_MON1</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">AfterMOX1</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span> <span class="o">&gt;=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txc</span><span class="p">))</span> <span class="p">{</span>
					<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_TX_MON1</span><span class="p">);</span>
					<span class="k">goto</span> <span class="n">AfterMOX1</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MOX1</span><span class="p">,</span>
					      <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span><span class="p">[</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span><span class="o">++</span><span class="p">]);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_MONITOR</span><span class="p">)</span>
					<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC %02x -&gt; MOX1&quot;</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span><span class="p">[</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_txp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
			<span class="p">}</span>
		<span class="nl">AfterMOX1:</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ISAC_l1hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">PStack</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pr</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="p">)</span> <span class="n">st</span><span class="o">-&gt;</span><span class="n">l1</span><span class="p">.</span><span class="n">hardware</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span> <span class="o">=</span> <span class="n">arg</span><span class="p">;</span>
	<span class="n">u_long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span>  <span class="n">val</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pr</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">PH_DATA</span> <span class="o">|</span> <span class="n">REQUEST</span><span class="p">)</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">DEB_DLOG_HEX</span><span class="p">)</span>
			<span class="n">LogFrame</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">DEB_DLOG_VERBOSE</span><span class="p">)</span>
			<span class="n">dlogframe</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">skb_queue_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">sq</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
<span class="cp">#ifdef L2FRAME_DEBUG		</span><span class="cm">/* psa */</span><span class="cp"></span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_LAPD</span><span class="p">)</span>
				<span class="n">Logl2Frame</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="s">&quot;PH_DATA Queued&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="n">skb</span><span class="p">;</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#ifdef L2FRAME_DEBUG		</span><span class="cm">/* psa */</span><span class="cp"></span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_LAPD</span><span class="p">)</span>
				<span class="n">Logl2Frame</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="s">&quot;PH_DATA&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>
			<span class="n">isac_fill_fifo</span><span class="p">(</span><span class="n">cs</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">PH_PULL</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">)</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
				<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot; l2l1 tx_skb exist this shouldn&#39;t happen&quot;</span><span class="p">);</span>
			<span class="n">skb_queue_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">sq</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">DEB_DLOG_HEX</span><span class="p">)</span>
				<span class="n">LogFrame</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">DEB_DLOG_VERBOSE</span><span class="p">)</span>
				<span class="n">dlogframe</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="n">skb</span><span class="p">;</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#ifdef L2FRAME_DEBUG		</span><span class="cm">/* psa */</span><span class="cp"></span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_LAPD</span><span class="p">)</span>
				<span class="n">Logl2Frame</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="s">&quot;PH_DATA_PULLED&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="cp">#endif</span>
			<span class="n">isac_fill_fifo</span><span class="p">(</span><span class="n">cs</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">PH_PULL</span> <span class="o">|</span> <span class="n">REQUEST</span><span class="p">)</span>:
<span class="cp">#ifdef L2FRAME_DEBUG		</span><span class="cm">/* psa */</span><span class="cp"></span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_LAPD</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;-&gt; PH_REQUEST_PULL&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">FLG_L1_PULL_REQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">l1</span><span class="p">.</span><span class="n">Flags</span><span class="p">);</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">l1</span><span class="p">.</span><span class="n">l1l2</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">PH_PULL</span> <span class="o">|</span> <span class="n">CONFIRM</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">FLG_L1_PULL_REQ</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">l1</span><span class="p">.</span><span class="n">Flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">HW_RESET</span> <span class="o">|</span> <span class="n">REQUEST</span><span class="p">)</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">ph_state</span> <span class="o">==</span> <span class="n">ISAC_IND_EI</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">ph_state</span> <span class="o">==</span> <span class="n">ISAC_IND_DR</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">ph_state</span> <span class="o">==</span> <span class="n">ISAC_IND_RS</span><span class="p">))</span>
			<span class="n">ph_command</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMD_TIM</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ph_command</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMD_RS</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">HW_ENABLE</span> <span class="o">|</span> <span class="n">REQUEST</span><span class="p">)</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">ph_command</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMD_TIM</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">HW_INFO3</span> <span class="o">|</span> <span class="n">REQUEST</span><span class="p">)</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">ph_command</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMD_AR8</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">HW_TESTLOOP</span> <span class="o">|</span> <span class="n">REQUEST</span><span class="p">)</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&amp;</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span> <span class="n">arg</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x0c</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="mi">2</span> <span class="o">&amp;</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span> <span class="n">arg</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">HW_IOM1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* IOM 1 Mode */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_SPCR</span><span class="p">,</span> <span class="mh">0xa</span><span class="p">);</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF1</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_SPCR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF1</span><span class="p">,</span> <span class="mh">0xa</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* IOM 2 Mode */</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_SPCR</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF1</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="p">(</span><span class="n">HW_DEACTIVATE</span> <span class="o">|</span> <span class="n">RESPONSE</span><span class="p">)</span>:
		<span class="n">skb_queue_purge</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">rq</span><span class="p">);</span>
		<span class="n">skb_queue_purge</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">sq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_kfree_skb_any</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">);</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">FLG_DBUSY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span>
			<span class="n">del_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">FLG_L1_DBUSY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span>
			<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_CLEARBUSY</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span> <span class="o">&amp;</span> <span class="n">L1_DEB_WARN</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;isac_l1hw unknown %04x&quot;</span><span class="p">,</span> <span class="n">pr</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">setstack_isac</span><span class="p">(</span><span class="k">struct</span> <span class="n">PStack</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span> <span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">l1</span><span class="p">.</span><span class="n">l1hw</span> <span class="o">=</span> <span class="n">ISAC_l1hw</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">DC_Close_isac</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">dbusy_timer_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">PStack</span> <span class="o">*</span><span class="n">stptr</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">rbch</span><span class="p">,</span> <span class="n">star</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">FLG_DBUSY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rbch</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_RBCH</span><span class="p">);</span>
		<span class="n">star</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_STAR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">debug</span><span class="p">)</span>
			<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;D-Channel Busy RBCH %02x STAR %02x&quot;</span><span class="p">,</span>
				<span class="n">rbch</span><span class="p">,</span> <span class="n">star</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rbch</span> <span class="o">&amp;</span> <span class="n">ISAC_RBCH_XAC</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* D-Channel Busy */</span>
			<span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">FLG_L1_DBUSY</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">);</span>
			<span class="n">stptr</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">stlist</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">stptr</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">stptr</span><span class="o">-&gt;</span><span class="n">l1</span><span class="p">.</span><span class="n">l1l2</span><span class="p">(</span><span class="n">stptr</span><span class="p">,</span> <span class="n">PH_PAUSE</span> <span class="o">|</span> <span class="n">INDICATION</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
				<span class="n">stptr</span> <span class="o">=</span> <span class="n">stptr</span><span class="o">-&gt;</span><span class="n">next</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* discard frame; reset transceiver */</span>
			<span class="n">test_and_clear_bit</span><span class="p">(</span><span class="n">FLG_DBUSY_TIMER</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_kfree_skb_any</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span><span class="p">);</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">cs</span><span class="o">-&gt;</span><span class="n">tx_skb</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;HiSax: ISAC D-Channel Busy no skb</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;D-Channel Busy no skb&quot;</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMDR</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span> <span class="cm">/* Transmitter reset */</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">irq_func</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">cs</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">initisac</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">setstack_d</span> <span class="o">=</span> <span class="n">setstack_isac</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">DC_Close</span> <span class="o">=</span> <span class="n">DC_Close_isac</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_tx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mon_rx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MASK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">mocr</span> <span class="o">=</span> <span class="mh">0xaa</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">HW_IOM1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">HW_Flags</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* IOM 1 Mode */</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF2</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_SPCR</span><span class="p">,</span> <span class="mh">0xa</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF1</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_STCR</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MODE</span><span class="p">,</span> <span class="mh">0xc9</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* IOM 2 Mode */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">adf2</span><span class="p">)</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">adf2</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF2</span><span class="p">,</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">adf2</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_SQXR</span><span class="p">,</span> <span class="mh">0x2f</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_SPCR</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_STCR</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MODE</span><span class="p">,</span> <span class="mh">0xc9</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_TIMR</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">ph_command</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CMD_RS</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MASK</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">clear_pending_isac_ints</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="n">eval</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_STAR</span><span class="p">);</span>
	<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC STAR %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MODE</span><span class="p">);</span>
	<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC MODE %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ADF2</span><span class="p">);</span>
	<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC ADF2 %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_ISTA</span><span class="p">);</span>
	<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC ISTA %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">eval</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_EXIR</span><span class="p">);</span>
		<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC EXIR %x&quot;</span><span class="p">,</span> <span class="n">eval</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">readisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_CIR0</span><span class="p">);</span>
	<span class="n">debugl1</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="s">&quot;ISAC CIR0 %x&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dc</span><span class="p">.</span><span class="n">isac</span><span class="p">.</span><span class="n">ph_state</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="n">schedule_event</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">D_L1STATECHANGE</span><span class="p">);</span>
	<span class="cm">/* Disable all IRQ */</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">writeisac</span><span class="p">(</span><span class="n">cs</span><span class="p">,</span> <span class="n">ISAC_MASK</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__devinit</span>
<span class="nf">setup_isac</span><span class="p">(</span><span class="k">struct</span> <span class="n">IsdnCardState</span> <span class="o">*</span><span class="n">cs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">INIT_WORK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">tqueue</span><span class="p">,</span> <span class="n">isac_bh</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">dbusy_timer_handler</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">long</span><span class="p">)</span> <span class="n">cs</span><span class="p">;</span>
	<span class="n">init_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">dbusytimer</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
