Layer Pairs Export File for PCB: C:\Users\AndrewPC1\Documents\GitHub\CoreCam_Firmware\TIMING_MEMORY_XTAL_PROTO\TIMING_MEMORY_XTAL_PROTO.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=timing_memory_xtal_proto.txt|LayerPairs=gtl,gbl
