<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Hardware Reference</title>
  <meta name="description" content="portable KC85 emulator written in C++
">

  <link rel="stylesheet" href="/virtualkc/css/main.css">
  <link rel="canonical" href="/virtualkc/p050_hwref.html">
</head>


  <body>

    <header class="site-header">
    <div class="kc-top-padding"></div>
    <div class="kc-title-border"></div>
    <div class="kc-title">KLEINCOMPUTER KC85</div>
    <div class="kc-title-border"></div>
</header>




    <ul class="navigation">
    <li class="nav-item">
        <a href="index.html">Back To The Emulator</a>
    </li>
    
        
    
        
    
        
    
        
        <li class="nav-item">
            <a href="/virtualkc/p010_kc85.html">The KC85 Computers</a>
        </li>
        
    
        
        <li class="nav-item">
            <a href="/virtualkc/p020_emulator.html">Emulator Internals</a>
        </li>
        
    
        
        <li class="nav-item">
            <a href="/virtualkc/p025_debuggerui.html">The Debugger UI</a>
        </li>
        
    
        
        <li class="nav-item">
            <a href="/virtualkc/p030_explorecaos.html">Exploring CAOS</a>
        </li>
        
    
        
        <li class="nav-item">
            <a href="/virtualkc/p035_helloworld.html">Hello World</a>
        </li>
        
    
        
        <li class="nav-item">
            <a href="/virtualkc/p040_systemcalls.html">CAOS Reference</a>
        </li>
        
    
        
        <li class="nav-item">
            <a href="/virtualkc/p050_hwref.html">Hardware Reference</a>
        </li>
        
    
        
        <li class="nav-item">
            <a href="/virtualkc/p060_links.html">Links</a>
        </li>
        
    
</ul>



    <div class="page-content">
        <div>

  <article>
    <h2 id="hardware-programming-reference">Hardware Programming Reference</h2>

<h3 id="z80-pio-registers">Z80 PIO Registers</h3>

<p>The PIO registers are mapped to the following IO ports:</p>

<ul>
  <li><strong>0x88</strong>: PIO-A data</li>
  <li><strong>0x89</strong>: PIO-B data</li>
  <li><strong>0x8A</strong>: PIO-A control</li>
  <li><strong>0x8B</strong>: PIO-B control</li>
</ul>

<p>The interrupt vectors are located at 0x01E4 and 0x01E6:</p>

<ul>
  <li><strong>0x01E4</strong>: PIO-A interrupt vector (used for cassette tape input)</li>
  <li><strong>0x01E6</strong>: PIO-B interrupt vector (used for keyboard input)</li>
</ul>

<p>The <strong>PIO-A data register 0x88</strong> is used to control internal memory banks, and
the tape status LED and tape monitor:</p>

<ul>
  <li><strong>PIO-A bit 0</strong>: CAOS ROM at address 0xE000 on/off</li>
  <li><strong>PIO-A bit 1</strong>: RAM bank at address 0x0000 on/off</li>
  <li><strong>PIO-A bit 2</strong>: video memory at address 0x8000 on/off</li>
  <li><strong>PIO-A bit 3</strong>: write-protection for RAM bank at address 0x0000 (1: write-protection off)</li>
  <li><strong>PIO-A bit 4</strong>: unused</li>
  <li><strong>PIO-A bit 5</strong>: tape LED on/off</li>
  <li><strong>PIO-A bit 6</strong>: tape motor on/off</li>
  <li><strong>PIO-A bit 7</strong>: BASIC ROM at address 0xC000 on/off</li>
</ul>

<p>The <strong>PIO-B data register 0x89</strong> is used to control sound volume and to 
globally enable or disable the foreground color blinking. On the KC85/4,
2 previously unused bits are used to control the RAM banks at address 0x8000:</p>

<ul>
  <li><strong>KC85/3: PIO-B bits 0..4</strong>: sound volume</li>
  <li><strong>KC85/4: PIO-B bit 0</strong>: reset symmetry flip-flop for sound output</li>
  <li><strong>KC85/4: PIO-B bits 1..3</strong>: sound volume</li>
  <li><strong>KC85/4: PIO-B bit 4</strong>: unused</li>
  <li><strong>KC85/4: PIO-B bit 5</strong>: RAM banks at address 0x8000 on/off</li>
  <li><strong>KC85/4: PIO-B bit 6</strong>: write-protection for RAM banks at address 0x8000 (1: write-protection off)</li>
  <li><strong>PIO-B bit 7</strong>: globally enable/disable foreground color blinking</li>
</ul>

<h3 id="kc854-ports-0x84-and-0x86">KC85/4 Ports 0x84 and 0x86</h3>

<p>The KC85/4 has 2 additional IO ports which are not backed by the PIO and 
cannot be read-back with an IN instruction, instead the values for
port 0x84 and 0x86 are backed at memory addresses (IX+1) and (IX+4):</p>

<ul>
  <li><strong>0x84 bit 0</strong>: display image 0 or 1</li>
  <li><strong>0x84 bit 1</strong>: CPU access to pixel or color video memory bank (0: pixels, 1: color)</li>
  <li><strong>0x84 bit 2</strong>: CPU access to image 0 or 1</li>
  <li><strong>0x84 bit 3</strong>: hicolor mode (0: hicolor off, 1: hicolor on)</li>
  <li><strong>0x84 bit 4</strong>: select RAM bank at address 0x8000 (0: bank0, 1: bank1)</li>
  <li><strong>0x84 bit 5</strong>: block select for RAM at address 0x8000 (FIXME: no idea what that does?!)</li>
  <li>
    <p><strong>0x84 bits 6..7</strong>: reserved</p>
  </li>
  <li><strong>0x86 bit 0</strong>: RAM bank at address 0x4000 on/off</li>
  <li><strong>0x86 bit 1</strong>: write-protection for RAM bank at address 0x4000 (1: write-protection off)</li>
  <li><strong>0x86 bits 2..6</strong>: unused/reserved</li>
  <li><strong>0x86 bit 7</strong>: CAOS ROM at address 0xC000 on/off</li>
</ul>

<h3 id="z80-ctc-channels">Z80 CTC Channels</h3>

<p>The CTC channels are used to generate the stereo audio signal and 
for measuring the time between serial keyboard impulses:</p>

<ul>
  <li><strong>CTC 0</strong>: configured as timer, generates the audio frequency
for one audio channel</li>
  <li><strong>CTC 1</strong>: configured as timer, generates the audio frequency for the 
other audio channel, and for the cassette tape save audio signal</li>
  <li><strong>CTC 2</strong>: usually used as timer to generate an interrupt for sound length,
also controls the video foreground color blinking frequency</li>
  <li><strong>CTC 3</strong>: used by the keyboard interrupt handler to measure the length
between two serial impulses from the keyboard</li>
</ul>

<p>The interrupt vectors for CTC channel 0 to 3 start at 0x01E8:</p>

<ul>
  <li><strong>0x01E8</strong>: CTC-0 interrupt vector (unused)</li>
  <li><strong>0x01EA</strong>: CTC-1 interrupt vector (cassette tape output)</li>
  <li><strong>0x01EC</strong>: CTC-2 interrupt vector (sound duration)</li>
  <li><strong>0x01EE</strong>: CTC-3 interrupt vector (keyboard input)</li>
</ul>

<h3 id="color-buffer-byte-structure">Color Buffer Byte Structure</h3>

<p>A byte in color buffer uses 3 bits for the background color,
4 bits for the foreground color, and 1 bit for blinking:</p>

<pre><code> 7  6  5  4  3  2  1  0
+--+--+--+--+--+--+--+--+
|B |FX|FG|FR|FB|BG|BR|BB|
+--+--+--+--+--+--+--+--+
</code></pre>

<ul>
  <li><strong>B</strong>: foreground color blink bit</li>
  <li><strong>FX</strong>: foreground color intensity</li>
  <li><strong>FG</strong>: foreground color green</li>
  <li><strong>FR</strong>: foreground color red</li>
  <li><strong>FB</strong>: foreground color blue</li>
  <li><strong>BG</strong>: background color green</li>
  <li><strong>BR</strong>: background color red</li>
  <li><strong>BB</strong>: background color blue</li>
</ul>

<h3 id="kc853-video-memory-layout">KC85/3 Video Memory Layout</h3>

<p>The KC85/3 video memory consists of a single pixel buffer at address 
0x8000 followed by a lower-resolution color buffer at address 0xA800.</p>

<p>A single pixel buffer byte represents a horizontal 8-pixel pattern, and 
one color buffer byte describes the foreground and background color
for a block of 8x4 pixel.</p>

<p>The display resolution is 320x256 pixels, which results in a pixel buffer
size of 10KByte and a color buffer size of 2.5KByte. The remaining memory
in the video memory bank is used for a 40x32 ASCII code backing buffer,
operating system variables and cassette loading/saving buffers.</p>

<p>The pixel buffer layout is not linear, there is a 256x256 pixel area
on the left side, and 64x256 pixel area on the right side.</p>

<p>Vertical lines are not sequential but interleaved. The next line is reached by
adding 0x80 to the current address,</p>

<h5 id="kc853-pixel-buffer-memory-layout">KC85/3 Pixel buffer memory layout:</h5>

<p>Each block is 8x1 pixels, or 1 byte:</p>

<pre><code> 0                                32      40
+--------------------------------+--------+
|8000                            |A000    |
|8080                            |A080    |
|8100                            |A100    |
|8180                            |A180    |
|8020                            |A020    |
|80A0                            |A0A0    |
|8120                            |A120    |
|81A0                            |A1A0    |
|...
</code></pre>

<h5 id="kc853-color-buffer-memory-layout">KC85/3 Color buffer memory layout:</h5>

<p>Each block is 8x4 pixels, or 1 byte:</p>

<pre><code> 0                                32      40
+--------------------------------+--------+
|A800                            |B000    |
|A820                            |B020    |
|...
</code></pre>

<h3 id="kc854-video-memory-layout">KC85/4 Video Memory Layout</h3>

<p>On the KC85/4, the pixel resolution is the same, each pixel buffer byte
describes 8x1 pixels.</p>

<p>The color resolution has increased to be the same as the pixel resolution,
each byte in the color buffer describes the foreground and background
color for 8x1 pixels.</p>

<p>Since the pixel and color buffer no longer fit into one 16KByte memory bank,
they have been split into two separate memory banks, this means that
a bank switch is necessary to write pixels and colors.</p>

<p>The KC85/4 also has a second set of pixel- and color-buffers, and it is
possible to select a different set for displaying and CPU access, making
hardware-double-buffering possible.</p>

<p>The pixel- and color-buffer layout has been rotated by 90 degrees. Writing
bytes sequentially in pixel- or color-buffer fills vertical columns on screen,
which drastically simplifies video memory addressing. The separate left
and right area that had to be addressed differently are gone.</p>

<p>Since pixel- and color-buffers have the same resolution, the address 
computation for both is identical.</p>

<pre><code>+----------------------------------------+
|8000                                    |
|8001                                    |
|8002                                    |
|...                                     |
</code></pre>

<h3 id="kc854-hicolor-mode">KC85/4 Hicolor Mode</h3>

<p>(TODO)</p>


  </article>

</div>

    </div>

  </body>

</html>
