Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/tago/Dropbox/OUT/EE 52/quartus/" --output-directory="C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/" --report-file="bsf:C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys.bsf" --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys.qsys"
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding temp_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module temp_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/tago/Dropbox/OUT/EE 52/quartus/" --output-directory="C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys.html" --report-file="sopcinfo:C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys.sopcinfo" --report-file="cmp:C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys.cmp" --report-file="qip:C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.qip" --report-file=svd --report-file="regmap:C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.regmap" --report-file="debuginfo:C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/synthesis/sopc_scope_sys.debuginfo" --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25Q240C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys.qsys" --language=VHDL
Progress: Loading quartus/sopc_scope_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 13.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding temp_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module temp_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sopc_scope_sys: Generating sopc_scope_sys "sopc_scope_sys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 11 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 10 connections
Info: merlin_translator_transform: After transform: 7 modules, 26 connections
Info: merlin_domain_transform: After transform: 14 modules, 70 connections
Info: merlin_router_transform: After transform: 18 modules, 86 connections
Info: merlin_traffic_limiter_transform: After transform: 20 modules, 96 connections
Info: merlin_burst_transform: After transform: 21 modules, 100 connections
Info: merlin_network_to_switch_transform: After transform: 28 modules, 120 connections
Info: merlin_width_transform: After transform: 30 modules, 128 connections
Info: limiter_update_transform: After transform: 30 modules, 130 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 32 modules, 161 connections
Info: merlin_hierarchy_transform: After transform: 4 modules, 14 connections
Info: merlin_mm_transform: After transform: 4 modules, 14 connections
Info: merlin_interrupt_mapper_transform: After transform: 5 modules, 18 connections
Info: reset_adaptation_transform: After transform: 7 modules, 20 connections
Info: nios2_qsys_0: Starting RTL generation for module 'sopc_scope_sys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sopc_scope_sys_nios2_qsys_0 --dir=C:/Users/tago/AppData/Local/Temp/alt6183_7850725169506174034.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6183_7850725169506174034.dir/0001_nios2_qsys_0_gen//sopc_scope_sys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2014.04.23 10:35:55 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2014.04.23 10:35:55 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2014.04.23 10:35:59 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2014.04.23 10:35:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2014.04.23 10:35:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2014.04.23 10:35:59 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2014.04.23 10:35:59 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2014.04.23 10:36:00 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2014.04.23 10:36:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2014.04.23 10:36:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2014.04.23 10:36:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2014.04.23 10:36:00 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2014.04.23 10:36:01 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2014.04.23 10:36:01 (*)     Testbench
Info: nios2_qsys_0: # 2014.04.23 10:36:01 (*)     Instruction decoding
Info: nios2_qsys_0: # 2014.04.23 10:36:01 (*)       Instruction fields
Info: nios2_qsys_0: # 2014.04.23 10:36:01 (*)       Instruction decodes
Info: nios2_qsys_0: # 2014.04.23 10:36:02 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2014.04.23 10:36:02 (*)       Instruction controls
Info: nios2_qsys_0: # 2014.04.23 10:36:02 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2014.04.23 10:36:02 (*)     Pipeline backend
Info: nios2_qsys_0: # 2014.04.23 10:36:07 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2014.04.23 10:36:11 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2014.04.23 10:36:13 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'sopc_scope_sys_nios2_qsys_0'
Info: nios2_qsys_0: "sopc_scope_sys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: temp_ram: Starting RTL generation for module 'sopc_scope_sys_temp_ram'
Info: temp_ram:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_scope_sys_temp_ram --dir=C:/Users/tago/AppData/Local/Temp/alt6183_7850725169506174034.dir/0002_temp_ram_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/tago/AppData/Local/Temp/alt6183_7850725169506174034.dir/0002_temp_ram_gen//sopc_scope_sys_temp_ram_component_configuration.pl  --do_build_sim=0  ]
Info: temp_ram: Done RTL generation for module 'sopc_scope_sys_temp_ram'
Info: temp_ram: "sopc_scope_sys" instantiated altera_avalon_onchip_memory2 "temp_ram"
Info: pipeline_bridge_swap_transform: After transform: 29 modules, 94 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 94 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 94 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 94 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 94 connections
Info: mm_interconnect_0: "sopc_scope_sys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "sopc_scope_sys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sopc_scope_sys" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/tago/Dropbox/OUT/EE 52/quartus/sopc_scope_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: sopc_scope_sys: Done "sopc_scope_sys" with 21 modules, 43 files, 1176469 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
