<!DOCTYPE HTML>
<html>

<head>
  <title>Akash Poptani</title>
  <meta name="description" content="website description" />
  <meta name="keywords" content="website keywords, website keywords" />
  <meta http-equiv="content-type" content="text/html; charset=windows-1252" />
  <link rel="stylesheet" type="text/css" href="style/style.css" />
</head>

<body>
  <div id="main">
    <div id="header">
      <div id="logo">
          <!-- class="logo_colour", allows you to change the colour of the text -->
        <h1><br/>Akash Poptani</h1>
<!--        <h2>Simple. Contemporary. Website Template.</h2> -->
      </div>
      <div id="menubar">
        <ul id="menu">
          <!-- put class="selected" in the li tag for the selected page - to highlight which page you're on -->
          <li><a href="index.html">About</a></li>
          <li><a href="research.html">Research interests</a></li>
          <li><a href="publications.html">Projects and Publications</a></li>
          <li class="selected"><a href="internships.html">Internships</a></li>
          <li><a href="teaching.html">Teaching</a></li>
          <li><a href="organisation.html">Organisations</a></li>
          <li><a href="contact.html">Contact</a></li>
        </ul>
      </div>
    </div>
    <div id="site_content">
      <div id="content">
        <h2>Research Intern at Hong Kong University of Science and Technology (HKUST)</h2>
        <p style="font-size: 16px;">
            Hardware implementation of prefetcher architecture for multi-AI core architecture using Verilog.
            Proficiently utilized SMAUG and gem5-aladdin tools to optimize performance through the integration of a prefetcher and dead-block predictor.
            Under the guidance of Prof. Wei Zhang.
        </p>
        
        <h2>Research Intern (SURI Participant) at Arizona State University (ASU)</h2>
        <p style="font-size: 16px;">
            Machine Learning (ML) Applications in Electronic Design Automation (EDA): Prediction of static IR drop using Machine Learning based on distributions of all voltage sources, distribution of current sources, topology of the PDN and resistance values of each resistor.
            Under the guidance of Prof. Vidya A. Chhabria.
        </p>
        
        <h2>Research Intern at Tata Consultancy Services (TCS) Bangalore</h2>
        <p style="font-size: 16px;">
            Extending the support of operators from TensorFlow to TensorFlow Lite for Tiny ML based applications.
            Developed an understanding of TinyML and its applications.
        </p>
        
        <h2>Research Intern at IIT Dharwad</h2>
        <p style="font-size: 16px;">
            Designing and evaluating Task Scheduling Algorithms for Heterogeneous Secure Systems (HSS) which dealt with secure acceleration of neural network applications against Hardware Trojans through assisted parallelism. Developed Heuristic Layer Scheduling algorithms and implemented them using C++ to optimize the output time. Acquired Python scripting skills during the process and gained experience in writing formal documents using LaTeX.
            Under the guidance of Prof. Rajshekar K.
        </p>
        
        <h2>Research Intern at IIT Ropar</h2>
        <p style="font-size: 16px;">
            Understanding the Advancements in Replacement Policies (LRU, BIP, DIP, RRIP, SRRIP, DRRIP) and Cache Partitioning (UCP). Implemented UCP and Hawkeye Predictor on ChampSim simulator.
            Under the guidance of Prof. Shirshendu Das.
        </p>              
    </div>
    </div>
  </div>
</body>
</html>
