<!DOCTYPE html>
<!-- saved from url=(0043)https://lcs.ios.ac.cn/memocode21/index.html -->
<html xmlns:bkstg="http://www.atypon.com/backstage-ns" xmlns:urlutil="java:com.atypon.literatum.customization.UrlUtil"
      xmlns:pxje="java:com.atypon.frontend.services.impl.PassportXslJavaExtentions">
<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <meta http-equiv="Content-Style-Type" content="text/css">
    <style type="text/css">
        #DLtoc {
            font: normal 12px/1.5em Arial, Helvetica, sans-serif;
        }

        #DLheader {
        }

        #DLheader h1 {
            font-size: 16px;
        }

        #DLcontent {
            font-size: 12px;
        }

        #DLcontent h2 {
            font-size: 14px;
            margin-bottom: 5px;
        }

        #DLcontent h3 {
            font-size: 12px;
            padding-left: 20px;
            margin-bottom: 0px;
        }

        #DLcontent ul {
            margin-top: 0px;
            margin-bottom: 0px;
        }

        .DLauthors li {
            display: inline;
            list-style-type: none;
            padding-right: 5px;
        }

        .DLauthors li:after {
            content: ",";
        }

        .DLauthors li.nameList.Last:after {
            content: "";
        }

        .DLabstract {
            padding-left: 40px;
            padding-right: 20px;
            display: block;
        }

        .DLformats li {
            display: inline;
            list-style-type: none;
            padding-right: 5px;
        }

        .DLformats li:after {
            content: ",";
        }

        .DLformats li.formatList.Last:after {
            content: "";
        }

        .DLlogo {
            vertical-align: middle;
            padding-right: 5px;
            border: none;
        }

        .DLcitLink {
            margin-left: 20px;
        }

        .DLtitleLink {
            margin-left: 20px;
        }

        .DLotherLink {
            margin-left: 0px;
        }

    </style>


    <title>MEMOCODE 2023</title>

    <meta name="description" content="website description">
    <meta name="keywords" content="website keywords, website keywords">

    <link rel="stylesheet" href="./fonts/h5p-font-awesome.min.css">
    <link rel="stylesheet" type="text/css" href="./style/style.css">
    <style type="text/css">.MathJax_Hover_Frame {
        border-radius: .25em;
        -webkit-border-radius: .25em;
        -moz-border-radius: .25em;
        -khtml-border-radius: .25em;
        box-shadow: 0px 0px 15px #83A;
        -webkit-box-shadow: 0px 0px 15px #83A;
        -moz-box-shadow: 0px 0px 15px #83A;
        -khtml-box-shadow: 0px 0px 15px #83A;
        border: 1px solid #A6D ! important;
        display: inline-block;
        position: absolute
    }

    .MathJax_Menu_Button .MathJax_Hover_Arrow {
        position: absolute;
        cursor: pointer;
        display: inline-block;
        border: 2px solid #AAA;
        border-radius: 4px;
        -webkit-border-radius: 4px;
        -moz-border-radius: 4px;
        -khtml-border-radius: 4px;
        font-family: 'Courier New', Courier;
        font-size: 9px;
        color: #F0F0F0
    }

    .MathJax_Menu_Button .MathJax_Hover_Arrow span {
        display: block;
        background-color: #AAA;
        border: 1px solid;
        border-radius: 3px;
        line-height: 0;
        padding: 4px
    }

    .MathJax_Hover_Arrow:hover {
        color: white !important;
        border: 2px solid #CCC !important
    }

    .MathJax_Hover_Arrow:hover span {
        background-color: #CCC !important
    }
    </style>
    <style type="text/css">#MathJax_About {
        position: fixed;
        left: 50%;
        width: auto;
        text-align: center;
        border: 3px outset;
        padding: 1em 2em;
        background-color: #DDDDDD;
        color: black;
        cursor: default;
        font-family: message-box;
        font-size: 120%;
        font-style: normal;
        text-indent: 0;
        text-transform: none;
        line-height: normal;
        letter-spacing: normal;
        word-spacing: normal;
        word-wrap: normal;
        white-space: nowrap;
        float: none;
        z-index: 201;
        border-radius: 15px;
        -webkit-border-radius: 15px;
        -moz-border-radius: 15px;
        -khtml-border-radius: 15px;
        box-shadow: 0px 10px 20px #808080;
        -webkit-box-shadow: 0px 10px 20px #808080;
        -moz-box-shadow: 0px 10px 20px #808080;
        -khtml-box-shadow: 0px 10px 20px #808080;
        filter: progid:DXImageTransform.Microsoft.dropshadow(OffX=2, OffY=2, Color='gray', Positive='true')
    }

    #MathJax_About.MathJax_MousePost {
        outline: none
    }

    .MathJax_Menu {
        position: absolute;
        background-color: white;
        color: black;
        width: auto;
        padding: 5px 0px;
        border: 1px solid #CCCCCC;
        margin: 0;
        cursor: default;
        font: menu;
        text-align: left;
        text-indent: 0;
        text-transform: none;
        line-height: normal;
        letter-spacing: normal;
        word-spacing: normal;
        word-wrap: normal;
        white-space: nowrap;
        float: none;
        z-index: 201;
        border-radius: 5px;
        -webkit-border-radius: 5px;
        -moz-border-radius: 5px;
        -khtml-border-radius: 5px;
        box-shadow: 0px 10px 20px #808080;
        -webkit-box-shadow: 0px 10px 20px #808080;
        -moz-box-shadow: 0px 10px 20px #808080;
        -khtml-box-shadow: 0px 10px 20px #808080;
        filter: progid:DXImageTransform.Microsoft.dropshadow(OffX=2, OffY=2, Color='gray', Positive='true')
    }

    .MathJax_MenuItem {
        padding: 1px 2em;
        background: transparent
    }

    .MathJax_MenuArrow {
        position: absolute;
        right: .5em;
        padding-top: .25em;
        color: #666666;
        font-size: .75em
    }

    .MathJax_MenuActive .MathJax_MenuArrow {
        color: white
    }

    .MathJax_MenuArrow.RTL {
        left: .5em;
        right: auto
    }

    .MathJax_MenuCheck {
        position: absolute;
        left: .7em
    }

    .MathJax_MenuCheck.RTL {
        right: .7em;
        left: auto
    }

    .MathJax_MenuRadioCheck {
        position: absolute;
        left: .7em
    }

    .MathJax_MenuRadioCheck.RTL {
        right: .7em;
        left: auto
    }

    .MathJax_MenuLabel {
        padding: 1px 2em 3px 1.33em;
        font-style: italic
    }

    .MathJax_MenuRule {
        border-top: 1px solid #DDDDDD;
        margin: 4px 3px
    }

    .MathJax_MenuDisabled {
        color: gray
    }

    .MathJax_MenuActive {
        background-color: #606872;
        color: white
    }

    .MathJax_MenuDisabled:focus, .MathJax_MenuLabel:focus {
        background-color: #E8E8E8
    }

    .MathJax_ContextMenu:focus {
        outline: none
    }

    .MathJax_ContextMenu .MathJax_MenuItem:focus {
        outline: none
    }

    #MathJax_AboutClose {
        top: .2em;
        right: .2em
    }

    .MathJax_Menu .MathJax_MenuClose {
        top: -10px;
        left: -10px
    }

    .MathJax_MenuClose {
        position: absolute;
        cursor: pointer;
        display: inline-block;
        border: 2px solid #AAA;
        border-radius: 18px;
        -webkit-border-radius: 18px;
        -moz-border-radius: 18px;
        -khtml-border-radius: 18px;
        font-family: 'Courier New', Courier;
        font-size: 24px;
        color: #F0F0F0
    }

    .MathJax_MenuClose span {
        display: block;
        background-color: #AAA;
        border: 1.5px solid;
        border-radius: 18px;
        -webkit-border-radius: 18px;
        -moz-border-radius: 18px;
        -khtml-border-radius: 18px;
        line-height: 0;
        padding: 8px 0 6px
    }

    .MathJax_MenuClose:hover {
        color: white !important;
        border: 2px solid #CCC !important
    }

    .MathJax_MenuClose:hover span {
        background-color: #CCC !important
    }

    .MathJax_MenuClose:hover:focus {
        outline: none
    }
    </style>
    <style type="text/css">.MathJax_Preview .MJXf-math {
        color: inherit !important
    }
    </style>
    <style type="text/css">.MJX_Assistive_MathML {
        position: absolute !important;
        top: 0;
        left: 0;
        clip: rect(1px, 1px, 1px, 1px);
        padding: 1px 0 0 0 !important;
        border: 0 !important;
        height: 1px !important;
        width: 1px !important;
        overflow: hidden !important;
        display: block !important;
        -webkit-touch-callout: none;
        -webkit-user-select: none;
        -khtml-user-select: none;
        -moz-user-select: none;
        -ms-user-select: none;
        user-select: none
    }

    .MJX_Assistive_MathML.MJX_Assistive_MathML_Block {
        width: 100% !important
    }
    </style>
    <style type="text/css">#MathJax_Zoom {
        position: absolute;
        background-color: #F0F0F0;
        overflow: auto;
        display: block;
        z-index: 301;
        padding: .5em;
        border: 1px solid black;
        margin: 0;
        font-weight: normal;
        font-style: normal;
        text-align: left;
        text-indent: 0;
        text-transform: none;
        line-height: normal;
        letter-spacing: normal;
        word-spacing: normal;
        word-wrap: normal;
        white-space: nowrap;
        float: none;
        -webkit-box-sizing: content-box;
        -moz-box-sizing: content-box;
        box-sizing: content-box;
        box-shadow: 5px 5px 15px #AAAAAA;
        -webkit-box-shadow: 5px 5px 15px #AAAAAA;
        -moz-box-shadow: 5px 5px 15px #AAAAAA;
        -khtml-box-shadow: 5px 5px 15px #AAAAAA;
        filter: progid:DXImageTransform.Microsoft.dropshadow(OffX=2, OffY=2, Color='gray', Positive='true')
    }

    #MathJax_ZoomOverlay {
        position: absolute;
        left: 0;
        top: 0;
        z-index: 300;
        display: inline-block;
        width: 100%;
        height: 100%;
        border: 0;
        padding: 0;
        margin: 0;
        background-color: white;
        opacity: 0;
        filter: alpha(opacity=0)
    }

    #MathJax_ZoomFrame {
        position: relative;
        display: inline-block;
        height: 0;
        width: 0
    }

    #MathJax_ZoomEventTrap {
        position: absolute;
        left: 0;
        top: 0;
        z-index: 302;
        display: inline-block;
        border: 0;
        padding: 0;
        margin: 0;
        background-color: white;
        opacity: 0;
        filter: alpha(opacity=0)
    }
    </style>
    <style type="text/css">.MathJax_Preview {
        color: #888
    }

    #MathJax_Message {
        position: fixed;
        left: 1em;
        bottom: 1.5em;
        background-color: #E6E6E6;
        border: 1px solid #959595;
        margin: 0px;
        padding: 2px 8px;
        z-index: 102;
        color: black;
        font-size: 80%;
        width: auto;
        white-space: nowrap
    }

    #MathJax_MSIE_Frame {
        position: absolute;
        top: 0;
        left: 0;
        width: 0px;
        z-index: 101;
        border: 0px;
        margin: 0px;
        padding: 0px
    }

    .MathJax_Error {
        color: #CC0000;
        font-style: italic
    }
    </style>
    <style type="text/css">.MJXp-script {
        font-size: .8em
    }

    .MJXp-right {
        -webkit-transform-origin: right;
        -moz-transform-origin: right;
        -ms-transform-origin: right;
        -o-transform-origin: right;
        transform-origin: right
    }

    .MJXp-bold {
        font-weight: bold
    }

    .MJXp-italic {
        font-style: italic
    }

    .MJXp-scr {
        font-family: MathJax_Script, 'Times New Roman', Times, STIXGeneral, serif
    }

    .MJXp-frak {
        font-family: MathJax_Fraktur, 'Times New Roman', Times, STIXGeneral, serif
    }

    .MJXp-sf {
        font-family: MathJax_SansSerif, 'Times New Roman', Times, STIXGeneral, serif
    }

    .MJXp-cal {
        font-family: MathJax_Caligraphic, 'Times New Roman', Times, STIXGeneral, serif
    }

    .MJXp-mono {
        font-family: MathJax_Typewriter, 'Times New Roman', Times, STIXGeneral, serif
    }

    .MJXp-largeop {
        font-size: 150%
    }

    .MJXp-largeop.MJXp-int {
        vertical-align: -.2em
    }

    .MJXp-math {
        display: inline-block;
        line-height: 1.2;
        text-indent: 0;
        font-family: 'Times New Roman', Times, STIXGeneral, serif;
        white-space: nowrap;
        border-collapse: collapse
    }

    .MJXp-display {
        display: block;
        text-align: center;
        margin: 1em 0
    }

    .MJXp-math span {
        display: inline-block
    }

    .MJXp-box {
        display: block !important;
        text-align: center
    }

    .MJXp-box:after {
        content: " "
    }

    .MJXp-rule {
        display: block !important;
        margin-top: .1em
    }

    .MJXp-char {
        display: block !important
    }

    .MJXp-mo {
        margin: 0 .15em
    }

    .MJXp-mfrac {
        margin: 0 .125em;
        vertical-align: .25em
    }

    .MJXp-denom {
        display: inline-table !important;
        width: 100%
    }

    .MJXp-denom > * {
        display: table-row !important
    }

    .MJXp-surd {
        vertical-align: top
    }

    .MJXp-surd > * {
        display: block !important
    }

    .MJXp-script-box > * {
        display: table !important;
        height: 50%
    }

    .MJXp-script-box > * > * {
        display: table-cell !important;
        vertical-align: top
    }

    .MJXp-script-box > *:last-child > * {
        vertical-align: bottom
    }

    .MJXp-script-box > * > * > * {
        display: block !important
    }

    .MJXp-mphantom {
        visibility: hidden
    }

    .MJXp-munderover {
        display: inline-table !important
    }

    .MJXp-over {
        display: inline-block !important;
        text-align: center
    }

    .MJXp-over > * {
        display: block !important
    }

    .MJXp-munderover > * {
        display: table-row !important
    }

    .MJXp-mtable {
        vertical-align: .25em;
        margin: 0 .125em
    }

    .MJXp-mtable > * {
        display: inline-table !important;
        vertical-align: middle
    }

    .MJXp-mtr {
        display: table-row !important
    }

    .MJXp-mtd {
        display: table-cell !important;
        text-align: center;
        padding: .5em 0 0 .5em
    }

    .MJXp-mtr > .MJXp-mtd:first-child {
        padding-left: 0
    }

    .MJXp-mtr:first-child > .MJXp-mtd {
        padding-top: 0
    }

    .MJXp-mlabeledtr {
        display: table-row !important
    }

    .MJXp-mlabeledtr > .MJXp-mtd:first-child {
        padding-left: 0
    }

    .MJXp-mlabeledtr:first-child > .MJXp-mtd {
        padding-top: 0
    }

    .MJXp-merror {
        background-color: #FFFF88;
        color: #CC0000;
        border: 1px solid #CC0000;
        padding: 1px 3px;
        font-style: normal;
        font-size: 90%
    }

    .MJXp-scale0 {
        -webkit-transform: scaleX(.0);
        -moz-transform: scaleX(.0);
        -ms-transform: scaleX(.0);
        -o-transform: scaleX(.0);
        transform: scaleX(.0)
    }

    .MJXp-scale1 {
        -webkit-transform: scaleX(.1);
        -moz-transform: scaleX(.1);
        -ms-transform: scaleX(.1);
        -o-transform: scaleX(.1);
        transform: scaleX(.1)
    }

    .MJXp-scale2 {
        -webkit-transform: scaleX(.2);
        -moz-transform: scaleX(.2);
        -ms-transform: scaleX(.2);
        -o-transform: scaleX(.2);
        transform: scaleX(.2)
    }

    .MJXp-scale3 {
        -webkit-transform: scaleX(.3);
        -moz-transform: scaleX(.3);
        -ms-transform: scaleX(.3);
        -o-transform: scaleX(.3);
        transform: scaleX(.3)
    }

    .MJXp-scale4 {
        -webkit-transform: scaleX(.4);
        -moz-transform: scaleX(.4);
        -ms-transform: scaleX(.4);
        -o-transform: scaleX(.4);
        transform: scaleX(.4)
    }

    .MJXp-scale5 {
        -webkit-transform: scaleX(.5);
        -moz-transform: scaleX(.5);
        -ms-transform: scaleX(.5);
        -o-transform: scaleX(.5);
        transform: scaleX(.5)
    }

    .MJXp-scale6 {
        -webkit-transform: scaleX(.6);
        -moz-transform: scaleX(.6);
        -ms-transform: scaleX(.6);
        -o-transform: scaleX(.6);
        transform: scaleX(.6)
    }

    .MJXp-scale7 {
        -webkit-transform: scaleX(.7);
        -moz-transform: scaleX(.7);
        -ms-transform: scaleX(.7);
        -o-transform: scaleX(.7);
        transform: scaleX(.7)
    }

    .MJXp-scale8 {
        -webkit-transform: scaleX(.8);
        -moz-transform: scaleX(.8);
        -ms-transform: scaleX(.8);
        -o-transform: scaleX(.8);
        transform: scaleX(.8)
    }

    .MJXp-scale9 {
        -webkit-transform: scaleX(.9);
        -moz-transform: scaleX(.9);
        -ms-transform: scaleX(.9);
        -o-transform: scaleX(.9);
        transform: scaleX(.9)
    }

    .MathJax_PHTML .noError {
        font-size: 90%;
        text-align: left;
        color: black;
        padding: 1px 3px;
        border: 1px solid
    }
    </style>
</head>

<body data-new-gr-c-s-check-loaded="14.1052.0" data-gr-ext-installed="">
<div id="MathJax_Message" style="display: none;"></div>
<div id="main">
    <div id="header">
        <div id="logo">
            <div id="logo_text">
                <!-- class="logo_colour", allows you to change the colour of the text -->
                <h1><a href="index.html">MEMOCODE'23</a></h1>
                <h2 style="font-size: 1.5em">21st ACM-IEEE International Symposium on Formal Methods and Models for
                    System Design<br>
                    Hamburg, Germany<br>
                    October, 2023 
                </h2>
            </div>
        </div>
        <div id="menubar">
            <ul id="menu">
                <!-- put class="selected" in the li tag for the selected page - to highlight which page you're on -->
                <li class="selected" style="font-size: 1.2em"><a
                        href="index.html">Home</a></li>
                <li style="font-size: 1.2em"><a href="callforpapers.html">Call for Papers</a></li>
                <!-- <li style="font-size: 1.2em"><a href="bestpapers.html">Best Paper Awards</a></li> -->
                <li style="font-size: 1.2em"><a href="keynotes.html">Keynotes</a></li>
                <!-- <li style="font-size: 1.2em"><a href="program.html">Program</a></li> -->
                <!-- <li style="font-size: 1.2em"><a
                        href="registration.html">Registration</a></li> -->
                <!-- <li style="font-size: 1.2em"><a href="venue.html">Venue</a></li> -->
            </ul>
        </div>
    </div>


    <!--------------------------------------------------------------------------------------------------------------->

    <div id="content_header"></div>
    <div id="site_content">
        <div id="banner"></div>

        <!--------------------------------------------------------------------------------------------------------------->

        <div id="sidebar_container">
            <div class="sidebar">
                <div class="sidebar_item">
                    <!-- insert your sidebar items here -->

                    <h3><!--<i class="fa fa-refresh fa-spin"></i>-->Latest News</h3>
                    <!--
                               <h4><a href="callforpapers.html">CFP deadline extended</a></h4>
                                <h5>July 20., 2016</h5>
                               <h4><a href="designcontest.html">Design contest deadline extended</a></h4>
                                <h5>July 20., 2016</h5>
                    -->
                    <h4><a href="index.html">Website is up</a></h4>
                    <h5>December 01, 2022</h5>

                    <div class="sidebar_item">
                        <h3>Sponsors</h3>
                        <a href="http://www.acm.org/"><img src="./images/acm.png"></a><br>
                        <a href="http://www.ieee.org/"><img src="./images/ieee.png"></a><br>
                        <!-- &nbsp;<a href="http://ieee-ceda.org"><img src="images/ceda.png"></a><br> -->
                        <!--    &nbsp;&nbsp;&nbsp;&nbsp;<a href="http://ieee-cas.org"><img src="images/cas.png"></a><br>
                        &nbsp;<a href="http://www.iitk.ac.in"><img src="images/iitk.png"></a><br><br>-->
                    </div>
                </div>
            </div>
        </div>

        <!--------------------------------------------------------------------------------------------------------------->

        <div id="content">
            <!-- insert the page content here -->
            <h1>Welcome to MEMOCODE'23</h1>
            <!--            <p style="color: brown; font-size: large;">The <a href="https://www.sigplan.org/OpenTOC/">OpenToc</a> for-->
            <!--                MEMOCODE'22 are <a href="https://lcs.ios.ac.cn/memocode21/index.html#DLcontent">available</a> now.</p>-->
            <p style="">
                MEMOCODE'23 is a part of ESWEEK 2023.
            </p>

            <p style="font-size: 1.05em">Over the last decade, the boundaries between computer system components, such
                as hardware, software, firmware, middleware, and applications, have blurred. This evolution in system
                design and development practices led in 2014 to a change in the title and scope of the MEMOCODE
                conference from its original focus on hardware/software co-design to its new focus on formal methods and
                models for developing computer systems and their components. MEMOCODE's objective is to emphasize the
                importance of models and methodologies in correct system design and development, and to bring together
                researchers and industry practitioners interested in all aspects of computer system development, to
                exchange ideas, research results and lessons learned.</p>
            <!--            <p style="font-size: 1.05em; color: red;">Unfortunately, both FM and MEMOCODE 2022 will be held online after-->
            <!--                analyzing the current status of the pandemic.</p>-->
           <!-- <p style="font-size: 1.05em">The Steering Committee(SC) is composed of:
            </p>-->
           <!-- <ul class="fa-ul">
                <li>SC Chair
                    <ul>
                        <li>Dr. Jean-Pierre Talpin, Inria</li>
                    </ul>
                </li>
                <li>SC Members
                    <ul>
                        <li>Prof. Pierluigi Nuzzo, University of Southern California</li>
                        <li>Prof. Partha Roop, University of Auckland</li>
                        <li>Prof. Klaus Schneider, TU Kaiserslautern</li>
                        <li>Prof. Naijun Zhan, Institute of Software CAS</li>
                    </ul>
                </li>
            </ul>
-->
            <p></p>
          <p style="font-size: 1.05em">The Organizing Committee of MEMOCODE'23 is composed of
            </p>
            <ul class="fa-ul"> 
                <li>General Co-Chairs:<br/>Reinhard von Hanxleden, Christian-Albrecht University of Kiel, Germany;<br/>Stephen A. Edwards, Columbia University, USA</li>
                <li>Programme Committee Co-Chairs:<br/>Jens Brandt, Hochschule Niederrhein, Germany;<br/>Qi Zhu, Northwestern University, USA</li>
                <!--<li>Publicity/Publication Chair: Dr. Bai Xue, Institute of Software CAS</li>-->
                <!--<li>Design Contest Chair, Peter Milder, Stony Brook University</li>-->
                <!--<li>Organising committee Chair: Dr. Bohua Zhan, Institute of Software, CAS</li>-->
                <!--<li>Finance Chair: Dr. Shuling Wang, Institute of Software, CAS</li>-->
            </ul>
     
            <p></p>
            <!--            <p style="font-weight: bold"><b>Selected papers will be invited for publication in a special issue of the-->
            <!--                ACM Transactions on Embedded Computing Systems. The Program Committee-->
            <!--                will select 1-2 papers for the Best Paper Award of MEMOCODE'21.-->
            <!--            </b></p>-->
            <p style="font-size: 1.05em">Information on eighteen previous editions of MEMOCODE is located
                <a href="previous_editions.html"> here</a>.
            </p>
        </div>
    </div>


    <title>
        MEMOCODE'23: Proceedings of the 20th ACM-IEEE International Conference on Formal Methods and Models for System
        Design
    </title>
    <!--    <div id="DLtoc">-->
    <!--        <div id="DLheader"><h1>MEMOCODE '22: Proceedings of the 20th ACM-IEEE International Conference on Formal Methods-->
    <!--            and Models for System Design</h1><a class="DLcitLink"-->
    <!--                                                title="Go to the ACM Digital Library for additional information about this proceeding"-->
    <!--                                                referrerpolicy="no-referrer-when-downgrade"-->
    <!--                                                href="https://dl.acm.org/doi/proceedings/10.1145/3487212"><img-->
    <!--                class="DLlogo" alt="Digital Library logo" height="30" src="./images/footer-logo.png">-->
    <!--            Full Citation in the ACM Digital Library-->
    <!--        </a></div>-->
    <!--        <div id="DLcontent">-->
    <!--            <h3 id="toc1"><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                             referrerpolicy="no-referrer-when-downgrade"-->
    <!--                             href="https://dl.acm.org/doi/10.1145/3487212.3487333">Polynomial word-level verification of-->
    <!--                arithmetic circuits</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Mohammed Barhoush</li>-->
    <!--                <li class="nameList">Alireza Mahzoon</li>-->
    <!--                <li class="nameList Last">Rolf Drechsler</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>Verifying the functional correctness of a circuit is often the most time-consuming part of the-->
    <!--                        design process. Recently, world-level formal verification methods, e.g., <em>Binary Moment-->
    <!--                            Diagram</em> (BMD) and <em>Symbolic Computer Algebra</em> (SCA) have reported very good-->
    <!--                        results for proving the correctness of arithmetic circuits. However, these techniques still-->
    <!--                        frequently fail due to memory or time requirements. The unknown complexity bounds of these-->
    <!--                        techniques make it impossible to predict before invoking the verification tool whether it will-->
    <!--                        successfully terminate or run for an indefinite amount of time.</p>-->
    <!--                    <p>In this paper, we formally prove that for integer arithmetic circuits, the entire verification-->
    <!--                        process requires at most linear space and quadratic time with respect to the size of the circuit-->
    <!--                        function. This is shown for the two main word-level verification methods: backward construction-->
    <!--                        using BMD and backward substitution using SCA. We support the architectures which are used in-->
    <!--                        the implementation of integer polynomial operations, e.g., <em>X</em><sup>3</sup> - -->
    <!--                        <em>XY</em><sup>2</sup> + <em>XY.</em> Finally, we show in practice that the required space and-->
    <!--                        run times of the word-level methods match the predicted results in theory when it comes to the-->
    <!--                        verification of different arithmetic circuits, including exponentiation circuits with different-->
    <!--                        power values (<em>X<sup>P</sup></em> : 2 ≤ <em>P</em> ≤ 7) and more complicated circuits (e.g.,-->
    <!--                        <em>X</em><sup>2</sup> + <em>XY</em> + <em>X</em>).</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487334">Simplification-->
    <!--                of numeric variables for PLC model checking</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Ignacio D. Lopez-Miguel</li>-->
    <!--                <li class="nameList">Borja Fernández Adiego</li>-->
    <!--                <li class="nameList">Jean-Charles Tournier</li>-->
    <!--                <li class="nameList">Enrique Blanco Viñuela</li>-->
    <!--                <li class="nameList Last">Juan A. Rodriguez-Aguilar</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>Software model checking has recently started to be applied in the verification of programmable-->
    <!--                        logic controller (PLC) programs. It works efficiently when the number of input variables is-->
    <!--                        limited, their interaction is small and, thus, the number of states the program can reach is not-->
    <!--                        large. As observed in the large code base of the CERN industrial PLC applications, this is-->
    <!--                        usually not the case: it thus leads to the well-known state-space explosion problem, making it-->
    <!--                        impossible to perform model checking. One of the main reasons that causes state-space explosion-->
    <!--                        is the inclusion of numeric variables due to the wide range of values they can take. In this-->
    <!--                        paper, we propose an approach to discretize PLC input numeric variables (modelled as-->
    <!--                        non-deterministic). This discretization is complemented with a set of transformations on the-->
    <!--                        control-flow automaton that models the PLC program so that no extra behaviours are added. This-->
    <!--                        approach is then quantitatively evaluated with a set of empirical tests using the PLC model-->
    <!--                        checking framework PLCverif and three different state-of-the-art model checkers (CBMC, nuXmv,-->
    <!--                        and Theta), showing beneficial results for BDD-based model checkers.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487348">Enforcement-->
    <!--                FSMs: specification and verification of non-functional properties of program executions on MPSoCs</a>-->
    <!--            </h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Khalil Esper</li>-->
    <!--                <li class="nameList">Stefan Wildermann</li>-->
    <!--                <li class="nameList Last">Jürgen Teich</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>Many embedded system applications impose hard real-time, energy or safety requirements on-->
    <!--                        corresponding programs typically concurrently executed on a given MPSoC target platform. Even-->
    <!--                        when mutually isolating applications in space or time, the enforcement of such properties, e.g.,-->
    <!--                        by adjusting the number of processors allocated to a program or by scaling the voltage/frequency-->
    <!--                        mode of involved processors, is a difficult problem to solve, particularly in view of typically-->
    <!--                        largely varying environmental input (workload) per execution. In this paper, we formalize the-->
    <!--                        related control problem using finite state machine models for the uncertain environment-->
    <!--                        determining the workload, the system response (feedback), as well as the enforcer strategy. The-->
    <!--                        contributions of this paper are as follows: a) Rather than trace-based simulation, the uncertain-->
    <!--                        environment is modeled by a discrete-time Markov chain (DTMC) as a random process to-->
    <!--                        characterize possible input sequences an application may experience. b) A number of important-->
    <!--                        verification goals to analyze different enforcer FSMs are formulated in PCTL for the resulting-->
    <!--                        stochastic verification problem, i.e., the likelihood of violating a timing or energy-->
    <!--                        constraint, or the expected number of steps for a system to return to a given execution time-->
    <!--                        corridor. c) Applying stochastic model checking, i.e., PRISM to analyze and compare enforcer-->
    <!--                        FSMs in these properties, and finally d) proposing an approach for reducing the environment DTMC-->
    <!--                        by partitioning equivalent environmental states (i.e., input states leading to an equal system-->
    <!--                        response in each MPSoC mode) such that verification times can be reduced by orders of magnitude-->
    <!--                        to just a few ms for real-world examples.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487349">LION:-->
    <!--                real-time I/O transfer control for massively parallel processor arrays</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Dominik Walter</li>-->
    <!--                <li class="nameList Last">Jürgen Teich</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>The performance of many accelerator architectures depends on the communication with external-->
    <!--                        memory. During execution, new I/O data is continuously fetched forth and back to memory. This-->
    <!--                        data exchange is very often performance-critical and a careful orchestration thus vital. To-->
    <!--                        satisfy the I/O demand for accelerators of loop nests, it was shown that the individual reads-->
    <!--                        and writes can be merged into larger blocks, which are subsequently transferred by a single DMA-->
    <!--                        transfer. Furthermore, the order in which such DMA transfers must be issued, was shown to be-->
    <!--                        reducible to a real-time task scheduling problem to be solved at run time. Rather than just-->
    <!--                        concepts, we investigate in this paper efficient algorithms, data structures and their-->
    <!--                        implementation in hardware of such a programmable Loop I/O Controller architecture called LION-->
    <!--                        that only needs to be synthesized once for each processor array size and I/O buffer-->
    <!--                        configuration, thus supporting a large class of processor arrays. Based on a proposed heap-based-->
    <!--                        priority queue, LION is able to issue every 6 cycles a new DMA request to a memory bus. Even on-->
    <!--                        a simple FPGA prototype running at just 200 MHz, this allows for more than 33 million DMA-->
    <!--                        requests to be issued per second. Since the execution time of a typical DMA request is in-->
    <!--                        general at least one order of magnitude longer, we can conclude that this rate is sufficient to-->
    <!--                        fully utilize a given memory interface. Finally, we present implementations on FPGA and also-->
    <!--                        22nm FDX ASIC showing that the overall overhead of a LION typically amounts to less than 5% of-->
    <!--                        an overall processor array design.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487339">Learning-->
    <!--                optimal decisions for stochastic hybrid systems</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Mathis Niehage</li>-->
    <!--                <li class="nameList">Arnd Hartmanns</li>-->
    <!--                <li class="nameList Last">Anne Remke</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>We apply reinforcement learning to approximate the optimal probability that a stochastic hybrid-->
    <!--                        system satisfies a temporal logic formula. We consider systems with (non)linear continuous-->
    <!--                        dynamics, random events following general continuous probability distributions, and discrete-->
    <!--                        nondeterministic choices. We present a discretized view of states to the learner, but simulate-->
    <!--                        the continuous system. Once we have learned a near-optimal scheduler resolving the choices, we-->
    <!--                        use statistical model checking to estimate its probability of satisfying the formula. We-->
    <!--                        implemented the approach using Q-learning in the tools HYPEG and modes, which support Petri net- -->
    <!--                        and hybrid automata-based models, respectively. Via two case studies, we show the feasibility of-->
    <!--                        the approach, and compare its performance and effectiveness to existing analytical techniques-->
    <!--                        for a linear model. We find that our new approach quickly finds near-optimal prophetic as well-->
    <!--                        as non-prophetic schedulers, which maximize or minimize the probability that a specific signal-->
    <!--                        temporal logic property is satisfied.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487342">A-->
    <!--                secure insulin infusion system using verification monitors</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Abhinandan panda</li>-->
    <!--                <li class="nameList">Srinivas Pinisetty</li>-->
    <!--                <li class="nameList Last">Partha Roop</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>Wearable and implantable medical devices are being increasingly deployed for diagnosis,-->
    <!--                        monitoring, and to provide therapy for critical medical conditions. Such medical devices are-->
    <!--                        examples of safety-critical, cyber-physical systems. In this paper we focus on insulin infusion-->
    <!--                        systems (IISs), which are used by diabetics to maintain safe blood glucose levels. These systems-->
    <!--                        support wireless features introducing potential vulnerabilities. Although these devices go-->
    <!--                        through rigorous safety certification processes, these are not able to mitigate security-->
    <!--                        threats. Based on published literature, attackers can remotely command to inject an incorrect-->
    <!--                        amount of insulin thereby posing threat to a patient's life. While prior work based on formal-->
    <!--                        methods have been proposed to detect potential attack vectors using different forms of static-->
    <!--                        analysis, these have limitations in preventing attacks at run-time. Also, as these devices are-->
    <!--                        safety critical, it is not possible to apply security patches, when new types of attacks are-->
    <!--                        detected, due to the need for recertification.</p>-->
    <!--                    <p>This paper addresses these limitations by developing a formal framework for the detection of-->
    <!--                        cyber-physical attacks on an IIS. First, we propose a wearable device that senses the familiar-->
    <!--                        ECG to detect attacks. Thus, this device is separate from the insulin infusion system, ensuring-->
    <!--                        no need for recertification of IISs. To facilitate the design of this device, we establish a-->
    <!--                        correlation of ECG intervals and blood glucose levels using statistical analysis. This helps us-->
    <!--                        in proposing a framework for security policy mining using the developed statistical analysis.-->
    <!--                        This paves the way for the design of formal verification monitors for IISs for the first time.-->
    <!--                        We perform performance evaluation of the verification monitor, which proves the technical-->
    <!--                        feasibility for the design of wearable devices for attack detection of IISs. Our approach is-->
    <!--                        amenable to the application of security patches, when new attack vectors are detected, making-->
    <!--                        the approach ideal for run-time monitoring of medical CPSs.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487343">Translating-->
    <!--                structured sequential programs to dataflow graphs</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList Last">Klaus Schneider</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>In this paper, a translation from structured sequential programs to equivalent dataflow process-->
    <!--                        networks (DPNs) is presented that is based on a carefully chosen set of nodes including-->
    <!--                        load/store operations to access a shared global memory. For every data structure stored in the-->
    <!--                        main memory, we use corresponding tokens to enforce the sequential ordering of load/store-->
    <!--                        operations accessing that data structure as far as needed. Except for the load/store nodes, all-->
    <!--                        nodes obey the Kahn principle so that they are deterministic in the sense that the same inputs-->
    <!--                        are always mapped to the same outputs regardless of the execution schedule of the nodes. Due to-->
    <!--                        the sequential ordering of load/store nodes, determinacy is also maintained by them. Moreover,-->
    <!--                        the generated DPNs are quasi-static, i.e., they have schedules that are bounded in a very strict-->
    <!--                        sense: For every statement of the sequential program, the corresponding DPN behaves like a-->
    <!--                        homogeneous synchronous actor, i.e., it consumes one value of each input port and will finally-->
    <!--                        provide one value on each output port. Hence, no more than one value needs to be stored in each-->
    <!--                        buffer.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487344">Online-->
    <!--                monitoring of spatio-temporal properties for imprecise signals</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Ennio Visconti</li>-->
    <!--                <li class="nameList">Ezio Bartocci</li>-->
    <!--                <li class="nameList">Michele Loreti</li>-->
    <!--                <li class="nameList Last">Laura Nenzi</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>From biological systems to cyber-physical systems, monitoring the behavior of such dynamical-->
    <!--                        systems often requires reasoning about complex spatio-temporal properties of physical and-->
    <!--                        computational entities that are dynamically interconnected and arranged in a particular spatial-->
    <!--                        configuration. Spatio-Temporal Reach and Escape Logic (STREL) is a recent logic-based formal-->
    <!--                        language designed to specify and reason about spatio-temporal properties. STREL considers each-->
    <!--                        system's entity as a node of a dynamic weighted graph representing its spatial arrangement. Each-->
    <!--                        node generates a set of mixed-analog signals describing the evolution over time of computational-->
    <!--                        and physical quantities characterizing the node's behavior. While there are offline algorithms-->
    <!--                        available for monitoring STREL specifications over logged simulation traces, here we investigate-->
    <!--                        for the first time an online algorithm enabling the runtime verification during the system's-->
    <!--                        execution or simulation. Our approach extends the original framework by considering imprecise-->
    <!--                        signals and by enhancing the logics' semantics with the possibility to express partial-->
    <!--                        guarantees about the conformance of the system's behavior with its specification. Finally, we-->
    <!--                        demonstrate our approach in a real-world environmental monitoring case study.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487347">Verified-->
    <!--                functional programming of an IoT operating system's bootloader</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Shenghao Yuan</li>-->
    <!--                <li class="nameList Last">Jean-Pierre Talpin</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>The fault of one device on a grid may incur severe economical or physical damages. Among the many-->
    <!--                        critical components in such IoT devices, the operating system's bootloader comes first to-->
    <!--                        initiate the trusted function of the device on the network. However, a bootloader uses-->
    <!--                        hardware-dependent features that make its functional correctness proof difficult. This paper-->
    <!--                        uses verified programming to automate the verification of both the C libraries and assembly-->
    <!--                        boot-sequence of such a, real-world, bootloader in an operating system for ARM-based IoT-->
    <!--                        devices: RIoT. We first define the ARM ISA specification, semantics and properties in F* to-->
    <!--                        model its critical assembly code boot sequence. We then use Low*, a DSL rendering a C-like-->
    <!--                        memory model in F*, to implement the complete bootloader library and verify its functional-->
    <!--                        correctness and memory safety. Other than fixing potential faults and vulnerabilities in the-->
    <!--                        source C and ASM bootloader, our evaluation provides an optimized and formally documented code-->
    <!--                        structure, a reasonable specification/implementation ratio, a high degree of proof automation-->
    <!--                        and an equally efficient generated code.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487337">Controller-->
    <!--                verification meets controller code: a case study</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Felix Freiberger</li>-->
    <!--                <li class="nameList">Stefan Schupp</li>-->
    <!--                <li class="nameList">Holger Hermanns</li>-->
    <!--                <li class="nameList Last">Erika Ábrahám</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>Cyber-physical systems are notoriously hard to verify due to the complex interaction between-->
    <!--                        continuous physical behavior and discrete control. A widespread and important class is formed by-->
    <!--                        digital controllers that operate on fixed control cycles to interact with the physical-->
    <!--                        environment they are embedded in. This paper presents a case study for integrating such-->
    <!--                        controllers into a rigorous verification method for cyber-physical systems, using flowpipe-based-->
    <!--                        verification methods to verify legally binding requirements for electrified vehicles to a custom-->
    <!--                        bike design. The controller is integrated in the underlying model in a way that correctly-->
    <!--                        represents the input discretization performed by any digital controller.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487338">Translation-->
    <!--                of continuous function charts to imperative synchronous quartz programs</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Marcel Christian Werner</li>-->
    <!--                <li class="nameList Last">Klaus Schneider</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>Programmable logic controllers operating in a sequential execution scheme are widely used for-->
    <!--                        various applications in industrial environments with real-time requirements. The graphical-->
    <!--                        programming languages described in the third part of IEC 61131 are often intended to perform-->
    <!--                        open and closed loop control tasks. Continuous Function Charts (CFCs) represent an additional-->
    <!--                        language accepted in practice which can be interpreted as an extension of IEC 61131-3 Function-->
    <!--                        Block Diagrams. Those charts allow more flexible positioning and interconnection of function-->
    <!--                        blocks, but can quickly become difficult to manage. Furthermore, the sequential execution order-->
    <!--                        forces a sequential processing of possible independent and thus possibly parallel program paths.-->
    <!--                        The question arises whether a translation of existing CFCs to synchronous programs considering-->
    <!--                        independent actions can lead to a more manageable software model. While current formalization-->
    <!--                        approaches for CFCs primarily focus on verification, the focus of this approach is on-->
    <!--                        restructuring and possible reuse in engineering. This paper introduces a possible automated-->
    <!--                        translation of CFCs to imperative synchronous Quartz programs and outlines the potential for-->
    <!--                        reducing the states of equivalent extended finite state machines through restructuring.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487340">Design-->
    <!--                and formal verification of a copland-based attestation protocol</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Adam Petz</li>-->
    <!--                <li class="nameList">Grant Jurgensen</li>-->
    <!--                <li class="nameList Last">Perry Alexander</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>We present the design and formal analysis of a remote attestation protocol and accompanying-->
    <!--                        security architecture that generate evidence of trustworthy execution for legacy software. For-->
    <!--                        formal guarantees of measurement ordering and cryptographic evidence strength, we leverage the-->
    <!--                        Copland language and Copland Virtual Machine execution semantics. For isolation of attestation-->
    <!--                        mechanisms we design a layered attestation architecture that leverages the seL4 microkernel. The-->
    <!--                        formal properties of the protocol and architecture together serve to discharge assumptions made-->
    <!--                        by an existing higher-level model-finding tool to characterize all ways an active adversary can-->
    <!--                        corrupt a target and go undetected. As a proof of concept, we instantiate this analysis-->
    <!--                        framework with a specific Copland protocol and security architecture to measure a legacy flight-->
    <!--                        planning application. By leveraging components that are amenable to formal analysis, we-->
    <!--                        demonstrate a principled way to design an attestation protocol and argue for its end-to-end-->
    <!--                        correctness.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487350">Sampling-->
    <!--                of shape expressions with ShapEx</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Nicolas Basset</li>-->
    <!--                <li class="nameList">Thao Dang</li>-->
    <!--                <li class="nameList">Felix Gigler</li>-->
    <!--                <li class="nameList">Cristinel Mateis</li>-->
    <!--                <li class="nameList Last">Dejan Ničković</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>In this paper we present ShapEx, a tool that generates random behaviors from shape expressions, a-->
    <!--                        formal specification language for describing sophisticated temporal behaviors of CPS. The tool-->
    <!--                        samples a random behavior in two steps: (1) it first explores the space of qualitative-->
    <!--                        parameterized shapes and then (2) instantiates parameters by sampling a possibly non-linear-->
    <!--                        constraint. We implement several sampling strategies in the tool that we present in the paper-->
    <!--                        and demonstrate its applicability on two use scenarios.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487345">SEESAW:-->
    <!--                a tool for detecting memory vulnerabilities in protocol stack implementations</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Farhaan Fowze</li>-->
    <!--                <li class="nameList Last">Tuba Yavuz</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>As the number of Internet of Things (IoT) devices proliferate, an in-depth understanding of the-->
    <!--                        IoT attack surface has become quintessential for dealing with the security and reliability-->
    <!--                        risks. IoT devices and components execute implementations of various communication protocols.-->
    <!--                        Vulnerabilities in the protocol stack implementations form an important part of the IoT attack-->
    <!--                        surface. Therefore, finding memory errors in such implementations is essential for improving the-->
    <!--                        IoT security and reliability. This paper presents a tool, SEESAW, that is built on top of a-->
    <!--                        static analysis tool and a symbolic execution engine to achieve scalable analysis of protocol-->
    <!--                        stack implementations. SEESAW leverages the API model of the analyzed code base to perform-->
    <!--                        component-level analysis. SEESAW has been applied to the USB and Bluetooth modules within the-->
    <!--                        Linux kernel. SEESAW can reproduce known memory vulnerabilities in a more scalable way compared-->
    <!--                        to baseline symbolic execution.</p>-->
    <!--                </div>-->
    <!--            </div>-->


    <!--            <h3><a class="DLtitleLink" title="Full Citation in the ACM Digital Library"-->
    <!--                   referrerpolicy="no-referrer-when-downgrade" href="https://dl.acm.org/doi/10.1145/3487212.3487346">Formal-->
    <!--                modelling of attack scenarios and mitigation strategies in IEEE 1588</a></h3>-->
    <!--            <ul class="DLauthors">-->
    <!--                <li class="nameList">Kelvin Anto</li>-->
    <!--                <li class="nameList">Partha S. Roop</li>-->
    <!--                <li class="nameList Last">Akshya K. Swain</li>-->
    <!--            </ul>-->
    <!--            <div class="DLabstract">-->
    <!--                <div style="display:inline">-->
    <!--                    <p>IEEE 1588 is a time synchronization protocol that is extensively used by many Cyber-Physical-->
    <!--                        Systems (CPSs). However, this protocol is prone to various types of attacks. We focus on a-->
    <!--                        specific type of Man-in-the-Middle (MITM) attack, where the attacker introduces random delays to-->
    <!--                        the messages being exchanged between a master and a slave. Such attacks have been modelled-->
    <!--                        previously and some mitigation strategies have also been developed. However, the proposed-->
    <!--                        methods work only under constant delay attacks and the developed mitigation strategies are-->
    <!--                        ad-hoc. We propose the first formal framework for modelling and mitigating <em>time delay</em>-->
    <!--                        attacks in IEEE 1588. Initially, the master, the slave and the communication medium are modelled-->
    <!--                        as Timed Automata (TA) assuming the absence of any attacks. Subsequently, a generic attacker is-->
    <!--                        modelled as a TA, which can formally represent various attacks including constant delay, linear-->
    <!--                        delay and exponential delay. Finally, <em>system identification</em> methods of control theory-->
    <!--                        is used to design proportional controllers for mitigating the effects of <em>time delay</em>-->
    <!--                        attacks. We use model checking to ensure the resilience of protocol to <em>time delay</em>-->
    <!--                        attacks using the proposed mitigation strategy.</p>-->
    <!--                </div>-->
    <!--            </div>-->

    <!--        </div>-->
    <!--    </div>-->
</div>
<script type="text/javascript" src="./index_files/MathJax.js"></script>
<script id="texAllTheThingsPageScript" type="text/javascript"
        src="chrome-extension://cbimabofgmfdkicghcadidpemeenbffn/js/pageScript.js"
        inlinemath="[[&quot;$&quot;,&quot;$&quot;],[&quot;[;&quot;,&quot;;]&quot;]]"
        displaymath="[[&quot;$$&quot;,&quot;$$&quot;],[&quot;\\[&quot;,&quot;\\]&quot;]]"
        skiptags="[&quot;script&quot;,&quot;noscript&quot;,&quot;style&quot;,&quot;textarea&quot;,&quot;pre&quot;,&quot;code&quot;]"
        ignoreclass="false" processclass="false"></script>
</body>
<span style="--colorTabBar:var(--colorAccentBg); --colorFg:#dbdbdb; --colorFgAlpha:#dbdbdb1a; --colorFgIntense:#ffffff; --colorFgFaded:#d0d0d0; --colorFgFadedMore:#c5c5c5; --colorFgFadedMost:#acacac; --colorBg:#2f2f2f; --colorBgAlpha:#2f2f2fe6; --colorBgAlphaHeavy:#2f2f2fa6; --colorBgAlphaHeavier:#2f2f2f40; --colorBgAlphaBlur:#2f2f2fbf; --colorBgDark:#292929; --colorBgDarker:#242424; --colorBgLight:#333333; --colorBgLighter:#434343; --colorBgLightIntense:#373737; --colorBgIntense:#242424; --colorBgIntenser:#1c1c1c; --colorBgIntserAlpha:#191919eb; --colorBgInverse:#333333; --colorBgInverser:#3f3f3f; --colorBgFaded:#3b3b3b; --colorHighlightBg:#579c8e; --colorHighlightBgUnfocused:#454545; --colorHighlightBgAlpha:#579c8e1a; --colorHighlightBgDark:#3f8477; --colorHighlightFg:#ffffff; --colorHighlightFgAlpha:#ffffff80; --colorHighlightFgAlphaHeavy:#ffffff40; --colorAccentBg:#404040; --colorAccentBgAlpha:#74747466; --colorAccentBgAlphaHeavy:#74747440; --colorAccentBgDark:#303030; --colorAccentBgDarker:#1a1a1a; --colorAccentBgFaded:#343434; --colorAccentBgFadedMore:#555555; --colorAccentBgFadedMost:#747474; --colorAccentBorder:#383838; --colorAccentBorderDark:#2e2e2e; --colorAccentFg:#ffffff; --colorAccentFgFaded:#cacaca; --colorAccentFgAlpha:#ffffff40; --colorBorder:#1c1c1c; --colorBorderDisabled:#242424; --colorBorderSubtle:#222222; --colorBorderIntense:#0c0c0c; --colorSuccessBg:#06a700; --colorSuccessBgAlpha:#06a7001a; --colorSuccessFg:#ffffff; --colorWarningBg:#efaf00; --colorWarningBgAlpha:#efaf001a; --colorWarningFg:#000000; --colorErrorBg:#c64539; --colorErrorBgAlpha:#c645391a; --colorErrorFg:#ffffff; --colorWindowBg:#1d1e21; --colorWindowFg:#ffffff; --radiusRound:100px; --radiusRounded:2px; --radiusRoundedLess:2px; --radius:4px; --radiusHalf:2px; --scrollbarWidth:12px;"></span>
<grammarly-desktop-integration data-grammarly-shadow-root="true"></grammarly-desktop-integration>
</html>
