#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001db61400f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001db61401120 .scope module, "processor_top" "processor_top" 3 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_t";
    .port_info 1 /INPUT 1 "clk_t";
    .port_info 2 /OUTPUT 64 "ALU_O_t";
    .port_info 3 /OUTPUT 64 "read_data_o_t";
P_000001db61402d70 .param/l "ADDRESS_WIDTH_inst_memory_t" 0 3 9, +C4<00000000000000000000000000100000>;
P_000001db61402da8 .param/l "DATA_WIDTH_t" 0 3 6, +C4<00000000000000000000000001000000>;
P_000001db61402de0 .param/l "INSTRUC_WIDTH_t" 0 3 7, +C4<00000000000000000000000000100000>;
P_000001db61402e18 .param/l "IndexWidth_t" 0 3 13, +C4<00000000000000000000000000000101>;
P_000001db61402e50 .param/l "MEM_SIZE_t" 0 3 10, +C4<00000000000000000000000100000000>;
P_000001db61402e88 .param/l "NumRegs_t" 0 3 12, +C4<00000000000000000000000000100000>;
P_000001db61402ec0 .param/l "address_data_mem_t" 0 3 8, +C4<00000000000000000000000000000110>;
P_000001db61402ef8 .param/l "const_sumador_pc_t" 0 3 14, +C4<00000000000000000000000000000100>;
P_000001db61402f30 .param/l "width_instruc_main_control_t" 0 3 11, +C4<00000000000000000000000000000111>;
L_000001db61433880 .functor AND 1, v000001db614a4d90_0, v000001db614a5d30_0, C4<1>, C4<1>;
L_000001db614338f0 .functor BUFZ 64, v000001db614a5c90_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000001db61433960 .functor BUFZ 64, v000001db614a49d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001db614a66c0_0 .net "ALU_O_t", 63 0, L_000001db614338f0;  1 drivers
o000001db6144bca8 .functor BUFZ 1, C4<z>; HiZ drive
v000001db614a6620_0 .net "clk_t", 0 0, o000001db6144bca8;  0 drivers
v000001db614a6760_0 .net "read_data_o_t", 63 0, L_000001db61433960;  1 drivers
o000001db6144bcd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001db614a73e0_0 .net "rst_t", 0 0, o000001db6144bcd8;  0 drivers
v000001db614a7f20_0 .net "sel_mux_3", 0 0, L_000001db61433880;  1 drivers
v000001db614a7200_0 .net "w_ALUOp", 1 0, v000001db614a4890_0;  1 drivers
v000001db614a6800_0 .net "w_ALUSrc", 0 0, v000001db614a5f10_0;  1 drivers
v000001db614a7480_0 .net "w_ALU_RESULT", 63 0, v000001db614a5c90_0;  1 drivers
v000001db614a78e0_0 .net "w_Branch", 0 0, v000001db614a4d90_0;  1 drivers
v000001db614a6d00_0 .net "w_INSTRUCTION", 31 0, L_000001db61433ea0;  1 drivers
v000001db614a6da0_0 .net "w_MemRead", 0 0, v000001db614a4ed0_0;  1 drivers
v000001db614a7020_0 .net "w_MemWrite", 0 0, v000001db614a5470_0;  1 drivers
v000001db614a70c0_0 .net "w_MemtoReg", 0 0, v000001db614a55b0_0;  1 drivers
v000001db614a7980_0 .net "w_RegWrite", 0 0, v000001db614a47f0_0;  1 drivers
v000001db614a7160_0 .net "w_addBranch_out", 31 0, L_000001db614b17f0;  1 drivers
v000001db614a72a0_0 .net "w_addpc_out", 31 0, L_000001db614b0cb0;  1 drivers
v000001db614a7340_0 .net "w_alu_inst", 1 0, v000001db614a4f70_0;  1 drivers
v000001db614a7ca0_0 .net "w_data1", 63 0, L_000001db614337a0;  1 drivers
v000001db614a7520_0 .net "w_data2", 63 0, L_000001db61433810;  1 drivers
v000001db614a7840_0 .net "w_data_in", 63 0, v000001db614a5970_0;  1 drivers
v000001db614a7c00_0 .net "w_data_memory_read", 63 0, v000001db614a49d0_0;  1 drivers
v000001db614a75c0_0 .net "w_imm_to_shift", 63 0, v000001db614a5010_0;  1 drivers
v000001db614a7d40_0 .net "w_mux1_to_ALU", 63 0, v000001db614a4250_0;  1 drivers
v000001db614a7de0_0 .net "w_mux3_to_pc", 31 0, v000001db614a4750_0;  1 drivers
v000001db614a7e80_0 .net "w_pc_out", 31 0, v000001db61446ef0_0;  1 drivers
v000001db614b19d0_0 .net "w_shift_to_addbranch", 31 0, L_000001db614b0df0;  1 drivers
v000001db614b0c10_0 .net "w_zero", 0 0, v000001db614a5d30_0;  1 drivers
L_000001db614b00d0 .part L_000001db61433ea0, 0, 7;
L_000001db614b0210 .part L_000001db61433ea0, 7, 5;
L_000001db614b1890 .part L_000001db61433ea0, 15, 5;
L_000001db614b1930 .part L_000001db61433ea0, 20, 5;
S_000001db61402f70 .scope module, "PC" "pc_counter" 3 97, 4 3 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 32 "PC_next";
    .port_info 3 /OUTPUT 32 "address_o";
P_000001db613f0850 .param/l "ADDRESS_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
v000001db61447030_0 .net "PC_next", 31 0, v000001db614a4750_0;  alias, 1 drivers
v000001db61446ef0_0 .var "address_o", 31 0;
v000001db61446e50_0 .net "clk", 0 0, o000001db6144bca8;  alias, 0 drivers
v000001db614470d0_0 .net "rst", 0 0, o000001db6144bcd8;  alias, 0 drivers
E_000001db613f0090 .event posedge, v000001db61446e50_0;
S_000001db61404ac0 .scope module, "addBranch" "sumadorb" 3 117, 5 4 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /OUTPUT 32 "sum_o";
P_000001db613f0a10 .param/l "N" 0 5 4, +C4<00000000000000000000000000100000>;
v000001db614466d0_0 .net "a_i", 31 0, v000001db61446ef0_0;  alias, 1 drivers
v000001db614469f0_0 .net "b_i", 31 0, L_000001db614b0df0;  alias, 1 drivers
v000001db61446810_0 .net "sum_o", 31 0, L_000001db614b17f0;  alias, 1 drivers
L_000001db614b17f0 .arith/sum 32, v000001db61446ef0_0, L_000001db614b0df0;
S_000001db61404c50 .scope module, "addPC" "sumadorpc" 3 110, 6 4 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /OUTPUT 32 "sum_o";
P_000001db613f02d0 .param/l "N" 0 6 4, +C4<00000000000000000000000000100000>;
v000001db61447170_0 .net "a_i", 31 0, v000001db61446ef0_0;  alias, 1 drivers
v000001db61447210_0 .var "b_i", 31 0;
v000001db61446c70_0 .net "sum_o", 31 0, L_000001db614b0cb0;  alias, 1 drivers
L_000001db614b0cb0 .arith/sum 32, v000001db61446ef0_0, v000001db61447210_0;
S_000001db614094d0 .scope module, "alu_control_ins" "ALU_CONTROL" 3 133, 7 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruccion";
    .port_info 1 /INPUT 2 "ALU_OP";
    .port_info 2 /OUTPUT 2 "alu_inst";
P_000001db613efa90 .param/l "width_instruc" 0 7 2, +C4<00000000000000000000000000100000>;
v000001db614472b0_0 .net "ALU_OP", 1 0, v000001db614a4890_0;  alias, 1 drivers
v000001db61447350_0 .net "I_30", 0 0, L_000001db614b0f30;  1 drivers
v000001db614a4a70_0 .net *"_ivl_1", 2 0, L_000001db614b0990;  1 drivers
L_000001db614b20e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001db614a44d0_0 .net *"_ivl_5", 0 0, L_000001db614b20e0;  1 drivers
v000001db614a4f70_0 .var "alu_inst", 1 0;
v000001db614a4e30_0 .net "field_3", 3 0, L_000001db614b1390;  1 drivers
v000001db614a5e70_0 .net "instruccion", 31 0, L_000001db61433ea0;  alias, 1 drivers
E_000001db613efb90 .event anyedge, v000001db614472b0_0, v000001db61447350_0, v000001db614a4e30_0;
L_000001db614b0990 .part L_000001db61433ea0, 12, 3;
L_000001db614b1390 .concat [ 3 1 0 0], L_000001db614b0990, L_000001db614b20e0;
L_000001db614b0f30 .part L_000001db61433ea0, 30, 1;
S_000001db61409660 .scope module, "alu_ins" "ALU" 3 125, 8 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "data_rs1";
    .port_info 1 /INPUT 64 "source_2";
    .port_info 2 /INPUT 2 "alu_inst";
    .port_info 3 /OUTPUT 64 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001db613efbd0 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000001000000>;
L_000001db61433ff0 .functor BUFZ 64, v000001db614a5c90_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001db614a4930_0 .net "ALUResult", 63 0, L_000001db61433ff0;  1 drivers
v000001db614a5c90_0 .var "ALU_result", 63 0;
v000001db614a4110_0 .net "alu_inst", 1 0, v000001db614a4f70_0;  alias, 1 drivers
v000001db614a50b0_0 .net "data_rs1", 63 0, L_000001db614337a0;  alias, 1 drivers
v000001db614a46b0_0 .net "source_2", 63 0, v000001db614a4250_0;  alias, 1 drivers
v000001db614a5d30_0 .var "zero", 0 0;
E_000001db613f0550 .event anyedge, v000001db614a4f70_0, v000001db614a50b0_0, v000001db614a46b0_0;
E_000001db613f0410 .event anyedge, v000001db614a4930_0;
S_000001db6140e200 .scope module, "data_memory_ins" "data_memory" 3 139, 9 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 64 "address";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 64 "write_data";
    .port_info 6 /OUTPUT 64 "read_data";
P_000001db614350b0 .param/l "N" 0 9 3, +C4<00000000000000000000000000000110>;
P_000001db614350e8 .param/l "W" 0 9 2, +C4<00000000000000000000000001000000>;
v000001db614a4430_0 .net "MemRead", 0 0, v000001db614a4ed0_0;  alias, 1 drivers
v000001db614a4c50_0 .net "MemWrite", 0 0, v000001db614a5470_0;  alias, 1 drivers
v000001db614a5510_0 .net "address", 63 0, v000001db614a5c90_0;  alias, 1 drivers
v000001db614a4570_0 .net "clk", 0 0, o000001db6144bca8;  alias, 0 drivers
v000001db614a51f0 .array "mem", 0 63, 63 0;
v000001db614a49d0_0 .var "read_data", 63 0;
v000001db614a5290_0 .net "rst", 0 0, o000001db6144bcd8;  alias, 0 drivers
v000001db614a4cf0_0 .net "write_data", 63 0, L_000001db614337a0;  alias, 1 drivers
S_000001db6140e390 .scope begin, "$ivl_foreach1" "$ivl_foreach1" 9 22, 9 22 0, S_000001db6140e200;
 .timescale -9 -12;
v000001db614a5a10_0 .var/2s "i", 31 0;
S_000001db61410130 .scope module, "immediate_g" "imm" 3 174, 10 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 64 "out";
P_000001db613f0190 .param/l "N" 0 10 1, +C4<00000000000000000000000001000000>;
v000001db614a5bf0_0 .net "in", 31 0, L_000001db61433ea0;  alias, 1 drivers
v000001db614a41b0_0 .var "inmediato", 11 0;
v000001db614a58d0_0 .var "opcode", 6 0;
v000001db614a5010_0 .var "out", 63 0;
E_000001db613f0810 .event anyedge, v000001db614a5e70_0, v000001db614a58d0_0, v000001db614a41b0_0;
S_000001db614102c0 .scope module, "instruction_mem" "inst_memory" 3 105, 11 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_000001db61266c60 .param/l "ADDRESS_WIDTH" 0 11 3, +C4<00000000000000000000000000100000>;
P_000001db61266c98 .param/l "DATA_WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
P_000001db61266cd0 .param/l "MEM_SIZE" 0 11 4, +C4<00000000000000000000000100000000>;
L_000001db61433ea0 .functor BUFZ 32, L_000001db614b16b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001db614a5330_0 .net *"_ivl_0", 31 0, L_000001db614b16b0;  1 drivers
v000001db614a53d0_0 .net *"_ivl_3", 7 0, L_000001db614b12f0;  1 drivers
v000001db614a4b10_0 .net *"_ivl_4", 9 0, L_000001db614b1e30;  1 drivers
L_000001db614b2098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001db614a5150_0 .net *"_ivl_7", 1 0, L_000001db614b2098;  1 drivers
v000001db614a5dd0_0 .net "address", 31 0, v000001db61446ef0_0;  alias, 1 drivers
v000001db614a5650 .array "inst_memory", 0 255, 31 0;
v000001db614a4bb0_0 .net "instruction", 31 0, L_000001db61433ea0;  alias, 1 drivers
L_000001db614b16b0 .array/port v000001db614a5650, L_000001db614b1e30;
L_000001db614b12f0 .part v000001db61446ef0_0, 2, 8;
L_000001db614b1e30 .concat [ 8 2 0 0], L_000001db614b12f0, L_000001db614b2098;
S_000001db61410ab0 .scope module, "main_control" "main_control" 3 181, 12 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "ALUSrc";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
P_000001db613efad0 .param/l "width_instruc" 0 12 1, +C4<00000000000000000000000000000111>;
v000001db614a4890_0 .var "ALUOp", 1 0;
v000001db614a5f10_0 .var "ALUSrc", 0 0;
v000001db614a4d90_0 .var "Branch", 0 0;
v000001db614a4ed0_0 .var "MemRead", 0 0;
v000001db614a5470_0 .var "MemWrite", 0 0;
v000001db614a55b0_0 .var "MemtoReg", 0 0;
v000001db614a47f0_0 .var "RegWrite", 0 0;
v000001db614a56f0_0 .net "opcode", 6 0, L_000001db614b00d0;  1 drivers
E_000001db613f0210 .event anyedge, v000001db614a56f0_0;
S_000001db61410c40 .scope module, "mux_1" "mux" 3 153, 13 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_000001db613efc10 .param/l "ancho" 0 13 1, +C4<00000000000000000000000001000000>;
v000001db614a4610_0 .net "in_1", 63 0, L_000001db61433810;  alias, 1 drivers
v000001db614a5790_0 .net "in_2", 63 0, v000001db614a5010_0;  alias, 1 drivers
v000001db614a4250_0 .var "salida", 63 0;
v000001db614a42f0_0 .net "sel", 0 0, v000001db614a5f10_0;  alias, 1 drivers
E_000001db613efb10 .event anyedge, v000001db614a5f10_0, v000001db614a4610_0, v000001db614a5010_0;
S_000001db614197d0 .scope module, "mux_2" "mux" 3 160, 13 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 64 "in_1";
    .port_info 2 /INPUT 64 "in_2";
    .port_info 3 /OUTPUT 64 "salida";
P_000001db613f0290 .param/l "ancho" 0 13 1, +C4<00000000000000000000000001000000>;
v000001db614a4390_0 .net "in_1", 63 0, v000001db614a5c90_0;  alias, 1 drivers
v000001db614a5830_0 .net "in_2", 63 0, v000001db614a49d0_0;  alias, 1 drivers
v000001db614a5970_0 .var "salida", 63 0;
v000001db614a4070_0 .net "sel", 0 0, v000001db614a55b0_0;  alias, 1 drivers
E_000001db613eff90 .event anyedge, v000001db614a55b0_0, v000001db614a5c90_0, v000001db614a49d0_0;
S_000001db61419960 .scope module, "mux_3" "mux" 3 167, 13 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_1";
    .port_info 2 /INPUT 32 "in_2";
    .port_info 3 /OUTPUT 32 "salida";
P_000001db613efc50 .param/l "ancho" 0 13 1, +C4<00000000000000000000000000100000>;
v000001db614a5ab0_0 .net "in_1", 31 0, L_000001db614b0cb0;  alias, 1 drivers
v000001db614a5b50_0 .net "in_2", 31 0, L_000001db614b17f0;  alias, 1 drivers
v000001db614a4750_0 .var "salida", 31 0;
v000001db614a7660_0 .net "sel", 0 0, L_000001db61433880;  alias, 1 drivers
E_000001db613f0950 .event anyedge, v000001db614a7660_0, v000001db61446c70_0, v000001db61446810_0;
S_000001db6141f130 .scope module, "registers" "reg_file" 3 196, 14 6 0, S_000001db61401120;
 .timescale -7 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 64 "writeData";
    .port_info 4 /INPUT 5 "writeAddr";
    .port_info 5 /INPUT 5 "readAddr1";
    .port_info 6 /INPUT 5 "readAddr2";
    .port_info 7 /OUTPUT 64 "readData1";
    .port_info 8 /OUTPUT 64 "readData2";
P_000001db61403100 .param/l "DataWidth" 0 14 7, +C4<00000000000000000000000001000000>;
P_000001db61403138 .param/l "IndexWidth" 0 14 9, +C4<00000000000000000000000000000101>;
P_000001db61403170 .param/l "NumRegs" 0 14 8, +C4<00000000000000000000000000100000>;
L_000001db614337a0 .functor BUFZ 64, L_000001db614b0e90, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_000001db61433810 .functor BUFZ 64, L_000001db614b0a30, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v000001db614a6260_0 .net *"_ivl_0", 63 0, L_000001db614b0e90;  1 drivers
v000001db614a7700_0 .net *"_ivl_10", 6 0, L_000001db614b1f70;  1 drivers
L_000001db614b2170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001db614a6440_0 .net *"_ivl_13", 1 0, L_000001db614b2170;  1 drivers
v000001db614a6080_0 .net *"_ivl_2", 6 0, L_000001db614b0d50;  1 drivers
L_000001db614b2128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001db614a6300_0 .net *"_ivl_5", 1 0, L_000001db614b2128;  1 drivers
v000001db614a6ee0_0 .net *"_ivl_8", 63 0, L_000001db614b0a30;  1 drivers
v000001db614a69e0_0 .net "clk", 0 0, o000001db6144bca8;  alias, 0 drivers
v000001db614a6c60_0 .net "readAddr1", 4 0, L_000001db614b1890;  1 drivers
v000001db614a64e0_0 .net "readAddr2", 4 0, L_000001db614b1930;  1 drivers
v000001db614a7a20_0 .net "readData1", 63 0, L_000001db614337a0;  alias, 1 drivers
v000001db614a68a0_0 .net "readData2", 63 0, L_000001db61433810;  alias, 1 drivers
v000001db614a6a80 .array "regs", 0 31, 63 0;
v000001db614a6940_0 .net "rst", 0 0, o000001db6144bcd8;  alias, 0 drivers
v000001db614a6bc0_0 .net "writeAddr", 4 0, L_000001db614b0210;  1 drivers
v000001db614a7b60_0 .net "writeData", 63 0, v000001db614a5970_0;  alias, 1 drivers
v000001db614a6e40_0 .net "writeEn", 0 0, v000001db614a47f0_0;  alias, 1 drivers
L_000001db614b0e90 .array/port v000001db614a6a80, L_000001db614b0d50;
L_000001db614b0d50 .concat [ 5 2 0 0], L_000001db614b1890, L_000001db614b2128;
L_000001db614b0a30 .array/port v000001db614a6a80, L_000001db614b1f70;
L_000001db614b1f70 .concat [ 5 2 0 0], L_000001db614b1930, L_000001db614b2170;
S_000001db614aa870 .scope begin, "$ivl_foreach0" "$ivl_foreach0" 14 29, 14 29 0, S_000001db6141f130;
 .timescale -7 -12;
v000001db614a61c0_0 .var/2s "i", 31 0;
S_000001db614aaa00 .scope module, "shifter" "shift" 3 209, 15 1 0, S_000001db61401120;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /OUTPUT 32 "out";
P_000001db613efc90 .param/l "N" 0 15 1, +C4<00000000000000000000000001000000>;
v000001db614a6b20_0 .net *"_ivl_2", 62 0, L_000001db614b1430;  1 drivers
L_000001db614b21b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001db614a63a0_0 .net *"_ivl_4", 0 0, L_000001db614b21b8;  1 drivers
v000001db614a6f80_0 .net *"_ivl_7", 31 0, L_000001db614b1110;  1 drivers
v000001db614a6580_0 .net "in", 63 0, v000001db614a5010_0;  alias, 1 drivers
v000001db614a77a0_0 .net "intermedio", 63 0, L_000001db614b1b10;  1 drivers
v000001db614a6120_0 .net "out", 31 0, L_000001db614b0df0;  alias, 1 drivers
L_000001db614b1430 .part v000001db614a5010_0, 0, 63;
L_000001db614b1b10 .concat [ 1 63 0 0], L_000001db614b21b8, L_000001db614b1430;
L_000001db614b1110 .part L_000001db614b1b10, 0, 32;
L_000001db614b0df0 .concat [ 32 0 0 0], L_000001db614b1110;
    .scope S_000001db61402f70;
T_0 ;
    %wait E_000001db613f0090;
    %load/vec4 v000001db614470d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001db61446ef0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001db61447030_0;
    %assign/vec4 v000001db61446ef0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001db614102c0;
T_1 ;
    %vpi_call/w 11 16 "$readmemh", "programa.bin", v000001db614a5650 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001db61404c50;
T_2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001db61447210_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_000001db61409660;
T_3 ;
    %wait E_000001db613f0410;
    %load/vec4 v000001db614a4930_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a5d30_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a5d30_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001db61409660;
T_4 ;
    %wait E_000001db613f0550;
    %load/vec4 v000001db614a4110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v000001db614a50b0_0;
    %load/vec4 v000001db614a46b0_0;
    %add;
    %store/vec4 v000001db614a5c90_0, 0, 64;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001db614a50b0_0;
    %load/vec4 v000001db614a46b0_0;
    %add;
    %store/vec4 v000001db614a5c90_0, 0, 64;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001db614a50b0_0;
    %load/vec4 v000001db614a46b0_0;
    %sub;
    %store/vec4 v000001db614a5c90_0, 0, 64;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000001db614a50b0_0;
    %load/vec4 v000001db614a46b0_0;
    %and;
    %store/vec4 v000001db614a5c90_0, 0, 64;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000001db614a50b0_0;
    %load/vec4 v000001db614a46b0_0;
    %or;
    %store/vec4 v000001db614a5c90_0, 0, 64;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001db614094d0;
T_5 ;
    %wait E_000001db613efb90;
    %load/vec4 v000001db614472b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db614a4f70_0, 0, 2;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db614a4f70_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001db614a4f70_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001db61447350_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.7, 4;
    %load/vec4 v000001db614a4e30_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db614a4f70_0, 0, 2;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v000001db61447350_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.10, 4;
    %load/vec4 v000001db614a4e30_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001db614a4f70_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v000001db61447350_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.13, 4;
    %load/vec4 v000001db614a4e30_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001db614a4f70_0, 0, 2;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v000001db61447350_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_5.16, 4;
    %load/vec4 v000001db614a4e30_0;
    %pushi/vec4 6, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001db614a4f70_0, 0, 2;
T_5.14 ;
T_5.12 ;
T_5.9 ;
T_5.6 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001db6140e200;
T_6 ;
    %wait E_000001db613f0090;
    %load/vec4 v000001db614a5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_000001db6140e390;
    %jmp t_0;
    .scope S_000001db6140e390;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db614a5a10_0, 0, 32;
T_6.2 ;
    %load/vec4 v000001db614a5a10_0;
    %cmpi/s 63, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000001db614a5a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001db614a51f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001db614a5a10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001db614a5a10_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_000001db6140e200;
t_0 %join;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001db614a49d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001db614a4c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000001db614a4cf0_0;
    %ix/getv 3, v000001db614a5510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001db614a51f0, 0, 4;
T_6.4 ;
    %load/vec4 v000001db614a4430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %ix/getv 4, v000001db614a5510_0;
    %load/vec4a v000001db614a51f0, 4;
    %assign/vec4 v000001db614a49d0_0, 0;
T_6.6 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001db61410c40;
T_7 ;
    %wait E_000001db613efb10;
    %load/vec4 v000001db614a42f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v000001db614a4610_0;
    %store/vec4 v000001db614a4250_0, 0, 64;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v000001db614a4610_0;
    %store/vec4 v000001db614a4250_0, 0, 64;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v000001db614a5790_0;
    %store/vec4 v000001db614a4250_0, 0, 64;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001db614197d0;
T_8 ;
    %wait E_000001db613eff90;
    %load/vec4 v000001db614a4070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %load/vec4 v000001db614a4390_0;
    %store/vec4 v000001db614a5970_0, 0, 64;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v000001db614a4390_0;
    %store/vec4 v000001db614a5970_0, 0, 64;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000001db614a5830_0;
    %store/vec4 v000001db614a5970_0, 0, 64;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001db61419960;
T_9 ;
    %wait E_000001db613f0950;
    %load/vec4 v000001db614a7660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v000001db614a5ab0_0;
    %store/vec4 v000001db614a4750_0, 0, 32;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v000001db614a5ab0_0;
    %store/vec4 v000001db614a4750_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000001db614a5b50_0;
    %store/vec4 v000001db614a4750_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001db61410130;
T_10 ;
    %wait E_000001db613f0810;
    %load/vec4 v000001db614a5bf0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v000001db614a58d0_0, 0, 7;
    %load/vec4 v000001db614a58d0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001db614a41b0_0, 0, 12;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001db614a5bf0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v000001db614a41b0_0, 0, 12;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001db614a5bf0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v000001db614a5bf0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001db614a41b0_0, 0, 12;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001db614a5bf0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001db614a5bf0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001db614a5bf0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001db614a5bf0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001db614a41b0_0, 0, 12;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v000001db614a41b0_0;
    %pad/s 64;
    %store/vec4 v000001db614a5010_0, 0, 64;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001db61410ab0;
T_11 ;
    %wait E_000001db613f0210;
    %load/vec4 v000001db614a56f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db614a5f10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db614a55b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db614a47f0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db614a4ed0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db614a5470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001db614a4d90_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001db614a4890_0, 0, 2;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a5f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a55b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a47f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a4ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a4d90_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001db614a4890_0, 0, 2;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a5f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a55b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a47f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a4ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a4d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db614a4890_0, 0, 2;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a5f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a55b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a47f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a4ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a5470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a4d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001db614a4890_0, 0, 2;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a5f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a55b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a47f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a4ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001db614a5470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001db614a4d90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001db614a4890_0, 0, 2;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001db6141f130;
T_12 ;
    %wait E_000001db613f0090;
    %load/vec4 v000001db614a6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_3, S_000001db614aa870;
    %jmp t_2;
    .scope S_000001db614aa870;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001db614a61c0_0, 0, 32;
T_12.2 ;
    %load/vec4 v000001db614a61c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000001db614a61c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001db614a6a80, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001db614a61c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001db614a61c0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .scope S_000001db6141f130;
t_2 %join;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001db614a6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000001db614a7b60_0;
    %load/vec4 v000001db614a6bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001db614a6a80, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "-";
    "processor_top.sv";
    "pc_counter.sv";
    "sumadorb.sv";
    "sumadorpc.sv";
    "ALU_CONTROL.sv";
    "ALU.sv";
    "data_memory.sv";
    "imm.sv";
    "inst_memory.sv";
    "main_control.sv";
    "mux.sv";
    "reg_file.sv";
    "shift.sv";
