Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 25 14:40:06 2024
| Host         : DESKTOP-NVIC6H2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Timer_timing_summary_routed.rpt -pb Timer_timing_summary_routed.pb -rpx Timer_timing_summary_routed.rpx -warn_on_violation
| Design       : Timer
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: C1/b_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.475        0.000                      0                  122        0.178        0.000                      0                  122        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.475        0.000                      0                  122        0.178        0.000                      0                  122        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.704ns (17.439%)  route 3.333ns (82.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          1.186     9.178    C1/b_0
    SLICE_X63Y24         FDRE                                         r  C1/count_up_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.502    14.843    C1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  C1/count_up_reg[29]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    C1/count_up_reg[29]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.704ns (17.439%)  route 3.333ns (82.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          1.186     9.178    C1/b_0
    SLICE_X63Y24         FDRE                                         r  C1/count_up_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.502    14.843    C1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  C1/count_up_reg[30]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    C1/count_up_reg[30]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.704ns (17.439%)  route 3.333ns (82.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          1.186     9.178    C1/b_0
    SLICE_X63Y24         FDRE                                         r  C1/count_up_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.502    14.843    C1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  C1/count_up_reg[31]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    C1/count_up_reg[31]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.704ns (18.059%)  route 3.194ns (81.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          1.048     9.040    C1/b_0
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.504    14.845    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[25]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.677    C1/count_up_reg[25]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.704ns (18.059%)  route 3.194ns (81.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          1.048     9.040    C1/b_0
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.504    14.845    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.677    C1/count_up_reg[26]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.704ns (18.059%)  route 3.194ns (81.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          1.048     9.040    C1/b_0
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.504    14.845    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[27]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.677    C1/count_up_reg[27]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.704ns (18.059%)  route 3.194ns (81.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          1.048     9.040    C1/b_0
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.504    14.845    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[28]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.677    C1/count_up_reg[28]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.704ns (18.773%)  route 3.046ns (81.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          0.900     8.891    C1/b_0
    SLICE_X63Y22         FDRE                                         r  C1/count_up_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.505    14.846    C1/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  C1/count_up_reg[21]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    C1/count_up_reg[21]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.704ns (18.773%)  route 3.046ns (81.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          0.900     8.891    C1/b_0
    SLICE_X63Y22         FDRE                                         r  C1/count_up_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.505    14.846    C1/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  C1/count_up_reg[22]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    C1/count_up_reg[22]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 C1/count_up_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C1/count_up_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.704ns (18.773%)  route 3.046ns (81.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    C1/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  C1/count_up_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  C1/count_up_reg[26]/Q
                         net (fo=2, routed)           1.004     6.602    C1/count_up[26]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  C1/count_up[31]_i_7/O
                         net (fo=1, routed)           1.142     7.868    C1/count_up[31]_i_7_n_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.992 r  C1/count_up[31]_i_1/O
                         net (fo=33, routed)          0.900     8.891    C1/b_0
    SLICE_X63Y22         FDRE                                         r  C1/count_up_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.505    14.846    C1/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  C1/count_up_reg[23]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    C1/count_up_reg[23]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  5.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DB3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB3/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    DB3/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  DB3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  DB3/Q2_reg/Q
                         net (fo=4, routed)           0.078     1.707    DB3/Q2
    SLICE_X60Y23         FDRE                                         r  DB3/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.849     1.976    DB3/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  DB3/Q3_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.064     1.529    DB3/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DB1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_state_SS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    DB1/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  DB1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  DB1/Q3_reg/Q
                         net (fo=3, routed)           0.073     1.686    DB1/Q3
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.098     1.784 r  DB1/btn_state_SS_i_1/O
                         net (fo=1, routed)           0.000     1.784    DB1_n_2
    SLICE_X60Y23         FDRE                                         r  btn_state_SS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  btn_state_SS_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.121     1.586    btn_state_SS_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DB3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prev_State_m_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.751%)  route 0.104ns (33.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    DB3/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  DB3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  DB3/Q2_reg/Q
                         net (fo=4, routed)           0.104     1.733    DB3/Q2
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  DB3/prev_State_m_i_1/O
                         net (fo=1, routed)           0.000     1.778    DB3_n_2
    SLICE_X61Y23         FDRE                                         r  prev_State_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  prev_State_m_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.092     1.570    prev_State_m_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 prev_state_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            invers_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.374%)  route 0.176ns (48.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  prev_state_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  prev_state_s_reg/Q
                         net (fo=3, routed)           0.176     1.782    DB1/prev_state_s
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.827 r  DB1/invers_i_1/O
                         net (fo=1, routed)           0.000     1.827    DB1_n_3
    SLICE_X62Y23         FDRE                                         r  invers_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  invers_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.091     1.591    invers_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 DB2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.147%)  route 0.171ns (54.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    DB2/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  DB2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  DB2/Q1_reg/Q
                         net (fo=3, routed)           0.171     1.777    DB2/Q1
    SLICE_X60Y23         FDRE                                         r  DB2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.849     1.976    DB2/clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  DB2/Q2_reg/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.053     1.531    DB2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 C6/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C6/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    C6/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  C6/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  C6/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.717    C6/counter_reg_n_0_[11]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  C6/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    C6/counter_reg[8]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  C6/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.854     1.981    C6/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  C6/counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    C6/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 C6/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C6/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.587     1.470    C6/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  C6/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  C6/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.719    C6/counter_reg_n_0_[3]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  C6/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.827    C6/counter_reg[0]_i_1_n_4
    SLICE_X65Y19         FDRE                                         r  C6/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.983    C6/clk_IBUF_BUFG
    SLICE_X65Y19         FDRE                                         r  C6/counter_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    C6/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 C6/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C6/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.586     1.469    C6/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  C6/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  C6/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.718    C6/counter_reg_n_0_[7]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  C6/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    C6/counter_reg[4]_i_1_n_4
    SLICE_X65Y20         FDRE                                         r  C6/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.855     1.982    C6/clk_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  C6/counter_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    C6/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 C6/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C6/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  C6/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    C6/counter_reg_n_0_[12]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  C6/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    C6/counter_reg[12]_i_1_n_7
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.853     1.980    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    C6/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 C6/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C6/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.585     1.468    C6/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  C6/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  C6/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.714    C6/counter_reg_n_0_[8]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  C6/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    C6/counter_reg[8]_i_1_n_7
    SLICE_X65Y21         FDRE                                         r  C6/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.854     1.981    C6/clk_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  C6/counter_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    C6/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   EN1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   EN2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   EN3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   EN4_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   EN5_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   EN6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y23   EN7_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   bec_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   btn_state_M_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   EN1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   EN1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   EN2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   EN2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   EN3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   EN3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   EN4_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   EN4_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   EN5_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   EN5_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   EN1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   EN1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   EN2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   EN2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   EN3_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   EN3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   EN4_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   EN4_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   EN5_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   EN5_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C5/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.554ns (53.372%)  route 3.978ns (46.628%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C5/number_reg[0]/Q
                         net (fo=7, routed)           0.993     1.511    C6/ca_OBUF[0]_inst_i_1_0[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.635 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.178     2.812    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.152     2.964 r  C6/ca_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.772    ca_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.532 r  ca_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.532    ca[3]
    V8                                                                r  ca[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.355ns  (logic 4.503ns (53.894%)  route 3.852ns (46.106%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C5/number_reg[0]/Q
                         net (fo=7, routed)           0.993     1.511    C6/ca_OBUF[0]_inst_i_1_0[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.635 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     2.820    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.146     2.966 r  C6/ca_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.640    ca_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     8.355 r  ca_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.355    ca[0]
    W7                                                                r  ca[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 4.506ns (53.957%)  route 3.845ns (46.043%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C5/number_reg[0]/Q
                         net (fo=7, routed)           0.993     1.511    C6/ca_OBUF[0]_inst_i_1_0[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.635 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     2.613    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.153     2.766 r  C6/ca_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.640    ca_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     8.352 r  ca_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.352    ca[5]
    V5                                                                r  ca[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.346ns  (logic 4.297ns (51.492%)  route 4.048ns (48.508%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C5/number_reg[0]/Q
                         net (fo=7, routed)           0.993     1.511    C6/ca_OBUF[0]_inst_i_1_0[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.635 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.993     2.627    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.751 r  C6/ca_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063     4.814    ca_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.346 r  ca_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.346    ca[6]
    U7                                                                r  ca[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 4.286ns (52.511%)  route 3.876ns (47.489%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C5/number_reg[0]/Q
                         net (fo=7, routed)           0.993     1.511    C6/ca_OBUF[0]_inst_i_1_0[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.635 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     2.613    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.737 r  C6/ca_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     4.642    ca_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.162 r  ca_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.162    ca[4]
    U5                                                                r  ca[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.139ns  (logic 4.295ns (52.772%)  route 3.844ns (47.228%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  C5/number_reg[0]/Q
                         net (fo=7, routed)           0.993     1.511    C6/ca_OBUF[0]_inst_i_1_0[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.635 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     2.820    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     2.944 r  C6/ca_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666     4.610    ca_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.139 r  ca_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.139    ca[1]
    W6                                                                r  ca[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ca[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.138ns  (logic 4.301ns (52.852%)  route 3.837ns (47.148%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C5/number_reg[0]/Q
                         net (fo=7, routed)           0.993     1.511    C6/ca_OBUF[0]_inst_i_1_0[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.635 f  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.178     2.812    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.936 r  C6/ca_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     4.603    ca_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.138 r  ca_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.138    ca[2]
    U8                                                                r  ca[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C4/number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.235ns  (logic 0.919ns (28.409%)  route 2.316ns (71.591%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE                         0.000     0.000 r  C2/carry_borrow_reg/C
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/carry_borrow_reg/Q
                         net (fo=5, routed)           1.055     1.573    C2/CB_S0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.697 f  C2/number[3]_i_1__1/O
                         net (fo=8, routed)           0.674     2.371    C2/enable
    SLICE_X62Y25         LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  C2/number[3]_i_3/O
                         net (fo=4, routed)           0.587     3.082    C4/carry_borrow_reg_1
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.153     3.235 r  C4/number[3]_i_2/O
                         net (fo=1, routed)           0.000     3.235    C4/number[3]_i_2_n_0
    SLICE_X62Y26         FDRE                                         r  C4/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C4/number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.227ns  (logic 0.916ns (28.382%)  route 2.311ns (71.618%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE                         0.000     0.000 r  C2/carry_borrow_reg/C
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/carry_borrow_reg/Q
                         net (fo=5, routed)           1.055     1.573    C2/CB_S0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.697 f  C2/number[3]_i_1__1/O
                         net (fo=8, routed)           0.674     2.371    C2/enable
    SLICE_X62Y25         LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  C2/number[3]_i_3/O
                         net (fo=4, routed)           0.583     3.077    C4/carry_borrow_reg_1
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.150     3.227 r  C4/number[1]_i_1/O
                         net (fo=1, routed)           0.000     3.227    C4/number[1]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  C4/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C4/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.206ns  (logic 0.890ns (27.761%)  route 2.316ns (72.239%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE                         0.000     0.000 r  C2/carry_borrow_reg/C
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  C2/carry_borrow_reg/Q
                         net (fo=5, routed)           1.055     1.573    C2/CB_S0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.124     1.697 f  C2/number[3]_i_1__1/O
                         net (fo=8, routed)           0.674     2.371    C2/enable
    SLICE_X62Y25         LUT5 (Prop_lut5_I1_O)        0.124     2.495 r  C2/number[3]_i_3/O
                         net (fo=4, routed)           0.587     3.082    C4/carry_borrow_reg_1
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.124     3.206 r  C4/number[2]_i_1/O
                         net (fo=1, routed)           0.000     3.206    C4/number[2]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  C4/number_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/carry_borrow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  C2/number_reg[0]/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/number_reg[0]/Q
                         net (fo=9, routed)           0.144     0.285    C2/Q[0]
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.330 r  C2/carry_borrow_i_1__0/O
                         net (fo=1, routed)           0.000     0.330    C2/carry_borrow_i_1__0_n_0
    SLICE_X60Y24         FDRE                                         r  C2/carry_borrow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C2/number_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  C2/number_reg[0]/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C2/number_reg[0]/Q
                         net (fo=9, routed)           0.148     0.289    C2/Q[0]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.334 r  C2/number[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.334    C2/number[1]_i_1__0_n_0
    SLICE_X60Y24         FDRE                                         r  C2/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/number_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C4/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/number_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  C4/number_reg[1]/Q
                         net (fo=8, routed)           0.152     0.280    C4/Q[1]
    SLICE_X62Y26         LUT5 (Prop_lut5_I3_O)        0.098     0.378 r  C4/number[2]_i_1/O
                         net (fo=1, routed)           0.000     0.378    C4/number[2]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  C4/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C4/number_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.183ns (47.879%)  route 0.199ns (52.121%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/number_reg[0]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C4/number_reg[0]/Q
                         net (fo=9, routed)           0.199     0.340    C4/Q[0]
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.042     0.382 r  C4/number[3]_i_2/O
                         net (fo=1, routed)           0.000     0.382    C4/number[3]_i_2_n_0
    SLICE_X62Y26         FDRE                                         r  C4/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/number_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C4/number_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.644%)  route 0.196ns (51.356%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/number_reg[0]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  C4/number_reg[0]/Q
                         net (fo=9, routed)           0.196     0.337    C4/Q[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  C4/number[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    C4/plusOp[0]
    SLICE_X62Y26         FDRE                                         r  C4/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C5/carry_borrow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.246ns (64.225%)  route 0.137ns (35.775%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[3]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  C5/number_reg[3]/Q
                         net (fo=6, routed)           0.137     0.285    C5/Q[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.098     0.383 r  C5/carry_borrow_i_1__2/O
                         net (fo=1, routed)           0.000     0.383    C5/carry_borrow_i_1__2_n_0
    SLICE_X64Y25         FDRE                                         r  C5/carry_borrow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C3/number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C3/carry_borrow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.226ns (58.636%)  route 0.159ns (41.364%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  C3/number_reg[3]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  C3/number_reg[3]/Q
                         net (fo=7, routed)           0.159     0.287    C3/Q[3]
    SLICE_X62Y24         LUT5 (Prop_lut5_I2_O)        0.098     0.385 r  C3/carry_borrow_i_1__1/O
                         net (fo=1, routed)           0.000     0.385    C3/carry_borrow_i_1__1_n_0
    SLICE_X62Y24         FDRE                                         r  C3/carry_borrow_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C5/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  C5/number_reg[1]/Q
                         net (fo=6, routed)           0.138     0.286    C5/Q[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.099     0.385 r  C5/number[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.385    C5/number[2]_i_1__2_n_0
    SLICE_X64Y25         FDRE                                         r  C5/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C5/number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C5/number_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.249ns (64.503%)  route 0.137ns (35.496%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  C5/number_reg[3]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  C5/number_reg[3]/Q
                         net (fo=6, routed)           0.137     0.285    C5/Q[3]
    SLICE_X64Y25         LUT5 (Prop_lut5_I2_O)        0.101     0.386 r  C5/number[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.386    C5/number[1]_i_1__2_n_0
    SLICE_X64Y25         FDRE                                         r  C5/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C4/number_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C4/carry_borrow_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.226ns (58.472%)  route 0.161ns (41.528%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/number_reg[3]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  C4/number_reg[3]/Q
                         net (fo=8, routed)           0.161     0.289    C4/Q[3]
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.098     0.387 r  C4/carry_borrow_i_1/O
                         net (fo=1, routed)           0.000     0.387    C4/carry_borrow_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  C4/carry_borrow_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 4.492ns (52.113%)  route 4.127ns (47.887%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.142     6.740    C6/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.864 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.178     8.042    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.152     8.194 r  C6/ca_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808    10.002    ca_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.761 r  ca_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.761    ca[3]
    V8                                                                r  ca[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.442ns  (logic 4.441ns (52.603%)  route 4.001ns (47.397%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.142     6.740    C6/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.864 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     8.050    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I1_O)        0.146     8.196 r  C6/ca_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.869    ca_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.584 r  ca_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.584    ca[0]
    W7                                                                r  ca[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.439ns  (logic 4.444ns (52.665%)  route 3.995ns (47.335%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.142     6.740    C6/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.864 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     7.843    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.153     7.996 r  C6/ca_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.874     9.870    ca_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    13.581 r  ca_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.581    ca[5]
    V5                                                                r  ca[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.433ns  (logic 4.235ns (50.225%)  route 4.198ns (49.775%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.142     6.740    C6/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.864 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.993     7.857    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.981 r  C6/ca_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    10.044    ca_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.575 r  ca_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.575    ca[6]
    U7                                                                r  ca[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.249ns  (logic 4.224ns (51.204%)  route 4.025ns (48.796%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.142     6.740    C6/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.864 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     7.843    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.967 r  C6/ca_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.905     9.871    ca_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.391 r  ca_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.391    ca[4]
    U5                                                                r  ca[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.226ns  (logic 4.233ns (51.459%)  route 3.993ns (48.541%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.142     6.740    C6/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.864 r  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     8.050    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I3_O)        0.124     8.174 r  C6/ca_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666     9.839    ca_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.368 r  ca_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.368    ca[1]
    W6                                                                r  ca[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.225ns  (logic 4.239ns (51.538%)  route 3.986ns (48.461%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.142     6.740    C6/p_0_in[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.864 f  C6/ca_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.178     8.042    C6/sel0[0]
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     8.166 r  C6/ca_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.667     9.832    ca_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.367 r  ca_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.367    ca[2]
    U8                                                                r  ca[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bec
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.023ns (50.492%)  route 3.944ns (49.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  bec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  bec_reg/Q
                         net (fo=1, routed)           3.944     9.604    bec_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.108 r  bec_OBUF_inst/O
                         net (fo=0)                   0.000    13.108    bec
    U16                                                               r  bec (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 4.326ns (60.588%)  route 2.814ns (39.412%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.007     6.605    C6/p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     6.757 r  C6/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     8.565    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.283 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.283    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C6/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.030ns  (logic 4.311ns (61.325%)  route 2.719ns (38.675%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.621     5.142    C6/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  C6/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  C6/counter_reg[14]/Q
                         net (fo=9, routed)           1.002     6.600    C6/p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.150     6.750 r  C6/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     8.467    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.172 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.172    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetare_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/carry_borrow_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.639%)  route 0.179ns (58.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDSE                                         r  resetare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDSE (Prop_fdse_C_Q)         0.128     1.593 r  resetare_reg/Q
                         net (fo=26, routed)          0.179     1.773    C2/resetare
    SLICE_X60Y24         FDRE                                         r  C2/carry_borrow_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetare_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/number_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.639%)  route 0.179ns (58.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDSE                                         r  resetare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDSE (Prop_fdse_C_Q)         0.128     1.593 r  resetare_reg/Q
                         net (fo=26, routed)          0.179     1.773    C2/resetare
    SLICE_X61Y24         FDRE                                         r  C2/number_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetare_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/number_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.639%)  route 0.179ns (58.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDSE                                         r  resetare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDSE (Prop_fdse_C_Q)         0.128     1.593 r  resetare_reg/Q
                         net (fo=26, routed)          0.179     1.773    C2/resetare
    SLICE_X60Y24         FDRE                                         r  C2/number_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetare_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/number_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.639%)  route 0.179ns (58.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDSE                                         r  resetare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDSE (Prop_fdse_C_Q)         0.128     1.593 r  resetare_reg/Q
                         net (fo=26, routed)          0.179     1.773    C2/resetare
    SLICE_X60Y24         FDRE                                         r  C2/number_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetare_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/number_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.128ns (41.639%)  route 0.179ns (58.361%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y23         FDSE                                         r  resetare_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDSE (Prop_fdse_C_Q)         0.128     1.593 r  resetare_reg/Q
                         net (fo=26, routed)          0.179     1.773    C2/resetare
    SLICE_X60Y24         FDRE                                         r  C2/number_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_state_SS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/number_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.209ns (55.837%)  route 0.165ns (44.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  btn_state_SS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  btn_state_SS_reg/Q
                         net (fo=7, routed)           0.165     1.794    C2/btn_state_SS
    SLICE_X60Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.839 r  C2/number[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.839    C2/number[3]_i_2__0_n_0
    SLICE_X60Y24         FDRE                                         r  C2/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_state_SS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C2/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.209ns (55.540%)  route 0.167ns (44.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  btn_state_SS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  btn_state_SS_reg/Q
                         net (fo=7, routed)           0.167     1.796    C2/btn_state_SS
    SLICE_X60Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.841 r  C2/number[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.841    C2/number[2]_i_1__0_n_0
    SLICE_X60Y24         FDRE                                         r  C2/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/carry_borrow_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.844%)  route 0.211ns (53.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  EN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  EN1_reg/Q
                         net (fo=1, routed)           0.054     1.659    C2/EN1
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.704 r  C2/number[3]_i_1__1/O
                         net (fo=8, routed)           0.157     1.861    C3/E[0]
    SLICE_X62Y24         FDRE                                         r  C3/carry_borrow_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/number_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.844%)  route 0.211ns (53.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  EN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  EN1_reg/Q
                         net (fo=1, routed)           0.054     1.659    C2/EN1
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.704 r  C2/number[3]_i_1__1/O
                         net (fo=8, routed)           0.157     1.861    C3/E[0]
    SLICE_X62Y24         FDRE                                         r  C3/number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C3/number_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.844%)  route 0.211ns (53.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.581     1.464    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  EN1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  EN1_reg/Q
                         net (fo=1, routed)           0.054     1.659    C2/EN1
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.704 r  C2/number[3]_i_1__1/O
                         net (fo=8, routed)           0.157     1.861    C3/E[0]
    SLICE_X62Y24         FDRE                                         r  C3/number_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            btn_state_M_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.302ns  (logic 1.823ns (24.968%)  route 5.479ns (75.032%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  S_IBUF_inst/O
                         net (fo=3, routed)           3.794     5.245    C3/S_IBUF
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.369 f  C3/resetare_i_1/O
                         net (fo=5, routed)           0.495     5.864    C3/EN7
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.988 f  C3/invers_i_2/O
                         net (fo=4, routed)           1.190     7.178    DB1/invers
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.302 r  DB1/btn_state_M_i_1/O
                         net (fo=1, routed)           0.000     7.302    DB1_n_4
    SLICE_X60Y23         FDRE                                         r  btn_state_M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  btn_state_M_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            btn_state_SS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 1.823ns (24.978%)  route 5.476ns (75.022%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  S_IBUF_inst/O
                         net (fo=3, routed)           3.794     5.245    C3/S_IBUF
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.369 f  C3/resetare_i_1/O
                         net (fo=5, routed)           0.495     5.864    C3/EN7
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.988 f  C3/invers_i_2/O
                         net (fo=4, routed)           1.187     7.175    DB1/invers
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.299 r  DB1/btn_state_SS_i_1/O
                         net (fo=1, routed)           0.000     7.299    DB1_n_2
    SLICE_X60Y23         FDRE                                         r  btn_state_SS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  btn_state_SS_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            btn_state_S_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.823ns (26.163%)  route 5.145ns (73.837%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  S_IBUF_inst/O
                         net (fo=3, routed)           3.794     5.245    C3/S_IBUF
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.369 f  C3/resetare_i_1/O
                         net (fo=5, routed)           0.495     5.864    C3/EN7
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.988 f  C3/invers_i_2/O
                         net (fo=4, routed)           0.856     6.844    DB2/invers
    SLICE_X62Y23         LUT4 (Prop_lut4_I3_O)        0.124     6.968 r  DB2/btn_state_S_i_1/O
                         net (fo=1, routed)           0.000     6.968    DB2_n_1
    SLICE_X62Y23         FDRE                                         r  btn_state_S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  btn_state_S_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            invers_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.854ns  (logic 1.823ns (26.599%)  route 5.031ns (73.401%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  S_IBUF_inst/O
                         net (fo=3, routed)           3.794     5.245    C3/S_IBUF
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.369 f  C3/resetare_i_1/O
                         net (fo=5, routed)           0.495     5.864    C3/EN7
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.988 f  C3/invers_i_2/O
                         net (fo=4, routed)           0.742     6.730    DB1/invers
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.854 r  DB1/invers_i_1/O
                         net (fo=1, routed)           0.000     6.854    DB1_n_3
    SLICE_X62Y23         FDRE                                         r  invers_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  invers_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            EN7_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.115ns  (logic 1.575ns (25.759%)  route 4.540ns (74.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF_inst/O
                         net (fo=3, routed)           3.794     5.245    C3/S_IBUF
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  C3/resetare_i_1/O
                         net (fo=5, routed)           0.746     6.115    EN7
    SLICE_X61Y23         FDRE                                         r  EN7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  EN7_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            prev_State_m_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.115ns  (logic 1.575ns (25.759%)  route 4.540ns (74.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF_inst/O
                         net (fo=3, routed)           3.794     5.245    C3/S_IBUF
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  C3/resetare_i_1/O
                         net (fo=5, routed)           0.746     6.115    EN7
    SLICE_X61Y23         FDRE                                         r  prev_State_m_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  prev_State_m_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            prev_state_s_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.115ns  (logic 1.575ns (25.759%)  route 4.540ns (74.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF_inst/O
                         net (fo=3, routed)           3.794     5.245    C3/S_IBUF
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  C3/resetare_i_1/O
                         net (fo=5, routed)           0.746     6.115    EN7
    SLICE_X61Y23         FDRE                                         r  prev_state_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  prev_state_s_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            resetare_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.115ns  (logic 1.575ns (25.759%)  route 4.540ns (74.241%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF_inst/O
                         net (fo=3, routed)           3.794     5.245    C3/S_IBUF
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.124     5.369 r  C3/resetare_i_1/O
                         net (fo=5, routed)           0.746     6.115    EN7
    SLICE_X61Y23         FDSE                                         r  resetare_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     4.844    clk_IBUF_BUFG
    SLICE_X61Y23         FDSE                                         r  resetare_reg/C

Slack:                    inf
  Source:                 S
                            (input port)
  Destination:            bec_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.575ns (28.080%)  route 4.034ns (71.920%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  S (IN)
                         net (fo=0)                   0.000     0.000    S
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  S_IBUF_inst/O
                         net (fo=3, routed)           3.635     5.086    C2/S_IBUF
    SLICE_X60Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.210 r  C2/bec_i_2/O
                         net (fo=1, routed)           0.399     5.609    C2_n_10
    SLICE_X60Y22         FDRE                                         r  bec_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.504     4.845    clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  bec_reg/C

Slack:                    inf
  Source:                 SS
                            (input port)
  Destination:            DB1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.341ns  (logic 1.441ns (33.199%)  route 2.900ns (66.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SS (IN)
                         net (fo=0)                   0.000     0.000    SS
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  SS_IBUF_inst/O
                         net (fo=1, routed)           2.900     4.341    DB1/SS_IBUF
    SLICE_X59Y23         FDRE                                         r  DB1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.503     4.844    DB1/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  DB1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C4/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN6_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.252%)  route 0.128ns (40.748%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/carry_borrow_reg/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  C4/carry_borrow_reg/Q
                         net (fo=5, routed)           0.128     0.269    C4/CB_M0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  C4/EN6_i_1/O
                         net (fo=1, routed)           0.000     0.314    C4_n_9
    SLICE_X63Y25         FDRE                                         r  EN6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  EN6_reg/C

Slack:                    inf
  Source:                 C2/number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.255%)  route 0.183ns (46.745%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE                         0.000     0.000 r  C2/number_reg[2]/C
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  C2/number_reg[2]/Q
                         net (fo=8, routed)           0.183     0.347    C2/Q[2]
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.392 r  C2/EN4_i_1/O
                         net (fo=1, routed)           0.000     0.392    C2_n_13
    SLICE_X60Y25         FDRE                                         r  EN4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  EN4_reg/C

Slack:                    inf
  Source:                 C3/number_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN5_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.227ns (55.209%)  route 0.184ns (44.791%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  C3/number_reg[1]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  C3/number_reg[1]/Q
                         net (fo=7, routed)           0.184     0.312    C3/Q[1]
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.099     0.411 r  C3/EN5_i_1/O
                         net (fo=1, routed)           0.000     0.411    C3_n_10
    SLICE_X63Y25         FDRE                                         r  EN5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  EN5_reg/C

Slack:                    inf
  Source:                 C4/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.192ns (46.075%)  route 0.225ns (53.925%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/carry_borrow_reg/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  C4/carry_borrow_reg/Q
                         net (fo=5, routed)           0.160     0.301    C4/CB_M0
    SLICE_X63Y25         LUT4 (Prop_lut4_I2_O)        0.051     0.352 r  C4/EN3_i_1/O
                         net (fo=1, routed)           0.065     0.417    EN30
    SLICE_X62Y25         FDRE                                         r  EN3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  EN3_reg/C

Slack:                    inf
  Source:                 C3/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.241%)  route 0.288ns (60.759%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  C3/carry_borrow_reg/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  C3/carry_borrow_reg/Q
                         net (fo=7, routed)           0.288     0.429    C3/CB_S1
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.045     0.474 r  C3/EN2_i_1/O
                         net (fo=1, routed)           0.000     0.474    EN20
    SLICE_X62Y25         FDRE                                         r  EN2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  EN2_reg/C

Slack:                    inf
  Source:                 C2/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.543%)  route 0.271ns (56.457%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE                         0.000     0.000 r  C2/carry_borrow_reg/C
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  C2/carry_borrow_reg/Q
                         net (fo=5, routed)           0.271     0.435    C2/CB_S0
    SLICE_X61Y25         LUT6 (Prop_lut6_I3_O)        0.045     0.480 r  C2/EN1_i_1/O
                         net (fo=1, routed)           0.000     0.480    EN10
    SLICE_X61Y25         FDRE                                         r  EN1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  EN1_reg/C

Slack:                    inf
  Source:                 C4/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN7_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/carry_borrow_reg/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C4/carry_borrow_reg/Q
                         net (fo=5, routed)           0.198     0.339    C3/CB_M0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.384 r  C3/resetare_i_1/O
                         net (fo=5, routed)           0.290     0.674    EN7
    SLICE_X61Y23         FDRE                                         r  EN7_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  EN7_reg/C

Slack:                    inf
  Source:                 C4/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            prev_State_m_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/carry_borrow_reg/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C4/carry_borrow_reg/Q
                         net (fo=5, routed)           0.198     0.339    C3/CB_M0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.384 r  C3/resetare_i_1/O
                         net (fo=5, routed)           0.290     0.674    EN7
    SLICE_X61Y23         FDRE                                         r  prev_State_m_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  prev_State_m_reg/C

Slack:                    inf
  Source:                 C4/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            prev_state_s_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/carry_borrow_reg/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C4/carry_borrow_reg/Q
                         net (fo=5, routed)           0.198     0.339    C3/CB_M0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.384 r  C3/resetare_i_1/O
                         net (fo=5, routed)           0.290     0.674    EN7
    SLICE_X61Y23         FDRE                                         r  prev_state_s_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  prev_state_s_reg/C

Slack:                    inf
  Source:                 C4/carry_borrow_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetare_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.613%)  route 0.488ns (72.387%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  C4/carry_borrow_reg/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C4/carry_borrow_reg/Q
                         net (fo=5, routed)           0.198     0.339    C3/CB_M0
    SLICE_X60Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.384 r  C3/resetare_i_1/O
                         net (fo=5, routed)           0.290     0.674    EN7
    SLICE_X61Y23         FDSE                                         r  resetare_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.849     1.976    clk_IBUF_BUFG
    SLICE_X61Y23         FDSE                                         r  resetare_reg/C





