// Seed: 176920123
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input wor id_5,
    input wor id_6,
    output supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input supply0 id_10
);
  wire id_12;
  wand id_13 = id_6 - 1;
  wire id_14;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wor  id_2,
    output wire id_3,
    input  wor  id_4
);
  wand id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_2,
      id_1,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign id_3 = 1 && 1;
endmodule
