============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Oct 29 2024  12:00:48 pm
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: VIOLATED Late External Delay Assertion
Endpoint:   carry_out16 (v) checked with leading edge of 'func_clk'
Beginpoint: cin         (v) triggered by leading edge of 'func_clk'
Other End Arrival Time           1000
- External Delay                  600
= Required Time                   400
- Arrival Time                    484
= Slack Time                      -84
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-------------------------------------------------------------------------------
           Pin         Edge   Cell    Fanout Load Slew Delay  Arrival Required 
                                             (fF) (ps)  (ps) Time(ps) Time(ps) 
-------------------------------------------------------------------------------
       cin             v                   2  0.9    0    +0      400      316 
       g2719/A         v                                  +0      400      316 
       g2719/Y         ^     INVX2         3  1.2   19   +15      415      331 
       g2642/A0        ^                                  +0      415      331 
       g2642/Y         v     OAI21X1       1  0.0   58   +69      484      400 
       carry_out16 <<< v                                  +0      484      400 
-------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')
