// Seed: 3033289479
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output supply0 id_4,
    output logic id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    output id_9,
    output id_10
    , id_13,
    output logic id_11,
    input id_12
);
  type_26(
      1, id_6, id_0, 1, 1, 1, 1
  );
  assign id_10   = 1;
  assign id_13   = 1'b0;
  assign id_4[1] = id_8;
  logic id_14, id_15, id_16, id_17, id_18;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    inout id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13,
    output id_14
    , id_43,
    output id_15,
    output id_16,
    input logic id_17,
    output reg id_18,
    output logic id_19,
    input id_20,
    input logic id_21,
    inout reg id_22,
    input id_23,
    input id_24
    , id_44,
    input logic id_25,
    input logic id_26,
    input id_27,
    input logic id_28,
    output logic id_29,
    output logic id_30,
    output id_31,
    input logic id_32,
    input logic id_33,
    input id_34,
    input id_35,
    output logic id_36,
    input id_37,
    output id_38,
    input id_39,
    input id_40,
    input logic id_41,
    input logic id_42
);
  always begin
    id_43 <= 1;
  end
  logic id_45;
  initial begin : id_46
    id_18 <= id_22;
  end
  logic id_47;
  logic id_48;
  type_69(
      1
  );
  logic id_49;
endmodule
