<stg><name>avg_pool<16, 7></name>


<trans_list>

<trans id="62" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %3 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln96 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln96, label %4, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
.preheader1.preheader:0  %zext_ln104 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="5">
<![CDATA[
.preheader1.preheader:1  %zext_ln104_1 = zext i5 %i_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader1.preheader:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="8">
<![CDATA[
.preheader1.preheader:3  %zext_ln104_2 = zext i8 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader1.preheader:4  %sub_ln104 = sub i9 %zext_ln104_2, %zext_ln104_1

]]></Node>
<StgValue><ssdm name="sub_ln104"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="9">
<![CDATA[
.preheader1.preheader:5  %sext_ln104 = sext i9 %sub_ln104 to i10

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:6  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader1:0  %m_0 = phi half [ 0x0, %.preheader1.preheader ], [ %m_1, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="m_0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:1  %j_0 = phi i3 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:2  %icmp_ln99 = icmp eq i3 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:4  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln99, label %3, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln104_3 = zext i3 %j_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln104_3"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:1  %add_ln104 = add i10 %zext_ln104_3, %sext_ln104

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:2  %sext_ln104_1 = sext i10 %add_ln104 to i11

]]></Node>
<StgValue><ssdm name="sext_ln104_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="10">
<![CDATA[
.preheader.preheader:3  %trunc_ln104 = trunc i10 %add_ln104 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln104"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.preheader.preheader:4  %p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln104, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:5  %sub_ln104_1 = sub i11 %p_shl1_cast, %sext_ln104_1

]]></Node>
<StgValue><ssdm name="sub_ln104_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="5" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x4048800000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader:0  %m_1 = phi half [ %m, %2 ], [ %m_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:1  %k_0 = phi i3 [ %k, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %icmp_ln101 = icmp eq i3 %k_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:4  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln101, label %.preheader1.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="3">
<![CDATA[
:0  %zext_ln104_4 = zext i3 %k_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln104_4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln104_1 = add i11 %sub_ln104_1, %zext_ln104_4

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln104_5 = zext i11 %add_ln104_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln104_5"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %in_addr = getelementptr [784 x half]* %in_r, i64 0, i64 %zext_ln104_5

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="10">
<![CDATA[
:4  %in_load = load half* %in_addr, align 2

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="10">
<![CDATA[
:4  %in_load = load half* %in_addr, align 2

]]></Node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %m = fadd half %m_1, %in_load

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="2">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %m = fadd half %m_1, %in_load

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="4" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x4048800000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="56" st_id="8" stage="3" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x4048800000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="2" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x4048800000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="58" st_id="10" stage="1" lat="5">
<core>HDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp = fdiv half %m_0, 0x4048800000000000

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %out_addr = getelementptr [16 x half]* %out_r, i64 0, i64 %zext_ln104

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
:2  store half %tmp, half* %out_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="76" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="i_0" fromId="78" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="80" from="br_ln96" to="i_0" fromId="11" toId="12">
</dataflow>
<dataflow id="81" from="i" to="i_0" fromId="15" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="82" from="br_ln96" to="i_0" fromId="61" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="83" from="i_0" to="icmp_ln96" fromId="12" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="icmp_ln96" fromId="84" toId="13">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="86" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_88" to="empty" fromId="88" toId="14">
</dataflow>
<dataflow id="90" from="StgValue_88" to="empty" fromId="88" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_88" to="empty" fromId="88" toId="14">
</dataflow>
<dataflow id="92" from="i_0" to="i" fromId="12" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_93" to="i" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="icmp_ln96" to="br_ln96" fromId="13" toId="16">
</dataflow>
<dataflow id="96" from="i_0" to="zext_ln104" fromId="12" toId="17">
</dataflow>
<dataflow id="97" from="i_0" to="zext_ln104_1" fromId="12" toId="18">
</dataflow>
<dataflow id="99" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_s" fromId="98" toId="19">
</dataflow>
<dataflow id="100" from="i_0" to="tmp_s" fromId="12" toId="19">
</dataflow>
<dataflow id="102" from="StgValue_101" to="tmp_s" fromId="101" toId="19">
</dataflow>
<dataflow id="103" from="tmp_s" to="zext_ln104_2" fromId="19" toId="20">
</dataflow>
<dataflow id="104" from="zext_ln104_2" to="sub_ln104" fromId="20" toId="21">
</dataflow>
<dataflow id="105" from="zext_ln104_1" to="sub_ln104" fromId="18" toId="21">
</dataflow>
<dataflow id="106" from="sub_ln104" to="sext_ln104" fromId="21" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_107" to="m_0" fromId="107" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln99" to="m_0" fromId="23" toId="25">
</dataflow>
<dataflow id="110" from="m_1" to="m_0" fromId="39" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="br_ln0" to="m_0" fromId="50" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="112" from="StgValue_101" to="j_0" fromId="101" toId="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="br_ln99" to="j_0" fromId="23" toId="26">
</dataflow>
<dataflow id="114" from="j" to="j_0" fromId="29" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln0" to="j_0" fromId="50" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="116" from="j_0" to="icmp_ln99" fromId="26" toId="27">
</dataflow>
<dataflow id="118" from="StgValue_117" to="icmp_ln99" fromId="117" toId="27">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty_69" fromId="86" toId="28">
</dataflow>
<dataflow id="121" from="StgValue_120" to="empty_69" fromId="120" toId="28">
</dataflow>
<dataflow id="122" from="StgValue_120" to="empty_69" fromId="120" toId="28">
</dataflow>
<dataflow id="123" from="StgValue_120" to="empty_69" fromId="120" toId="28">
</dataflow>
<dataflow id="124" from="j_0" to="j" fromId="26" toId="29">
</dataflow>
<dataflow id="126" from="StgValue_125" to="j" fromId="125" toId="29">
</dataflow>
<dataflow id="127" from="icmp_ln99" to="br_ln99" fromId="27" toId="30">
</dataflow>
<dataflow id="128" from="j_0" to="zext_ln104_3" fromId="26" toId="31">
</dataflow>
<dataflow id="129" from="zext_ln104_3" to="add_ln104" fromId="31" toId="32">
</dataflow>
<dataflow id="130" from="sext_ln104" to="add_ln104" fromId="22" toId="32">
</dataflow>
<dataflow id="131" from="add_ln104" to="sext_ln104_1" fromId="32" toId="33">
</dataflow>
<dataflow id="132" from="add_ln104" to="trunc_ln104" fromId="32" toId="34">
</dataflow>
<dataflow id="134" from="_ssdm_op_BitConcatenate.i11.i8.i3" to="p_shl1_cast" fromId="133" toId="35">
</dataflow>
<dataflow id="135" from="trunc_ln104" to="p_shl1_cast" fromId="34" toId="35">
</dataflow>
<dataflow id="136" from="StgValue_101" to="p_shl1_cast" fromId="101" toId="35">
</dataflow>
<dataflow id="137" from="p_shl1_cast" to="sub_ln104_1" fromId="35" toId="36">
</dataflow>
<dataflow id="138" from="sext_ln104_1" to="sub_ln104_1" fromId="33" toId="36">
</dataflow>
<dataflow id="139" from="m_0" to="tmp" fromId="25" toId="38">
</dataflow>
<dataflow id="141" from="StgValue_140" to="tmp" fromId="140" toId="38">
</dataflow>
<dataflow id="142" from="m" to="m_1" fromId="53" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="143" from="br_ln101" to="m_1" fromId="54" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="144" from="m_0" to="m_1" fromId="25" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="br_ln101" to="m_1" fromId="37" toId="39">
</dataflow>
<dataflow id="146" from="k" to="k_0" fromId="43" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="147" from="br_ln101" to="k_0" fromId="54" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="148" from="StgValue_101" to="k_0" fromId="101" toId="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="br_ln101" to="k_0" fromId="37" toId="40">
</dataflow>
<dataflow id="150" from="k_0" to="icmp_ln101" fromId="40" toId="41">
</dataflow>
<dataflow id="151" from="StgValue_117" to="icmp_ln101" fromId="117" toId="41">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopTripCount" to="empty_70" fromId="86" toId="42">
</dataflow>
<dataflow id="153" from="StgValue_120" to="empty_70" fromId="120" toId="42">
</dataflow>
<dataflow id="154" from="StgValue_120" to="empty_70" fromId="120" toId="42">
</dataflow>
<dataflow id="155" from="StgValue_120" to="empty_70" fromId="120" toId="42">
</dataflow>
<dataflow id="156" from="k_0" to="k" fromId="40" toId="43">
</dataflow>
<dataflow id="157" from="StgValue_125" to="k" fromId="125" toId="43">
</dataflow>
<dataflow id="158" from="icmp_ln101" to="br_ln101" fromId="41" toId="44">
</dataflow>
<dataflow id="159" from="k_0" to="zext_ln104_4" fromId="40" toId="45">
</dataflow>
<dataflow id="160" from="sub_ln104_1" to="add_ln104_1" fromId="36" toId="46">
</dataflow>
<dataflow id="161" from="zext_ln104_4" to="add_ln104_1" fromId="45" toId="46">
</dataflow>
<dataflow id="162" from="add_ln104_1" to="zext_ln104_5" fromId="46" toId="47">
</dataflow>
<dataflow id="163" from="in_r" to="in_addr" fromId="76" toId="48">
</dataflow>
<dataflow id="165" from="StgValue_164" to="in_addr" fromId="164" toId="48">
</dataflow>
<dataflow id="166" from="zext_ln104_5" to="in_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="167" from="in_addr" to="in_load" fromId="48" toId="49">
</dataflow>
<dataflow id="168" from="in_addr" to="in_load" fromId="48" toId="51">
</dataflow>
<dataflow id="169" from="m_1" to="m" fromId="39" toId="52">
</dataflow>
<dataflow id="170" from="in_load" to="m" fromId="51" toId="52">
</dataflow>
<dataflow id="171" from="m_1" to="m" fromId="39" toId="53">
</dataflow>
<dataflow id="172" from="in_load" to="m" fromId="51" toId="53">
</dataflow>
<dataflow id="173" from="m_0" to="tmp" fromId="25" toId="55">
</dataflow>
<dataflow id="174" from="StgValue_140" to="tmp" fromId="140" toId="55">
</dataflow>
<dataflow id="175" from="m_0" to="tmp" fromId="25" toId="56">
</dataflow>
<dataflow id="176" from="StgValue_140" to="tmp" fromId="140" toId="56">
</dataflow>
<dataflow id="177" from="m_0" to="tmp" fromId="25" toId="57">
</dataflow>
<dataflow id="178" from="StgValue_140" to="tmp" fromId="140" toId="57">
</dataflow>
<dataflow id="179" from="m_0" to="tmp" fromId="25" toId="58">
</dataflow>
<dataflow id="180" from="StgValue_140" to="tmp" fromId="140" toId="58">
</dataflow>
<dataflow id="181" from="out_r" to="out_addr" fromId="77" toId="59">
</dataflow>
<dataflow id="182" from="StgValue_164" to="out_addr" fromId="164" toId="59">
</dataflow>
<dataflow id="183" from="zext_ln104" to="out_addr" fromId="17" toId="59">
</dataflow>
<dataflow id="184" from="tmp" to="store_ln107" fromId="58" toId="60">
</dataflow>
<dataflow id="185" from="out_addr" to="store_ln107" fromId="59" toId="60">
</dataflow>
<dataflow id="186" from="icmp_ln96" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="187" from="icmp_ln99" to="StgValue_3" fromId="27" toId="3">
</dataflow>
<dataflow id="188" from="icmp_ln101" to="StgValue_4" fromId="41" toId="4">
</dataflow>
</dataflows>


</stg>
