<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p61" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_61{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_61{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_61{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_61{left:79px;bottom:998px;letter-spacing:-0.17px;}
#t5_61{left:137px;bottom:998px;letter-spacing:-0.16px;}
#t6_61{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_61{left:425px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8_61{left:690px;bottom:998px;letter-spacing:-0.11px;}
#t9_61{left:690px;bottom:981px;letter-spacing:-0.12px;}
#ta_61{left:190px;bottom:956px;letter-spacing:-0.14px;}
#tb_61{left:425px;bottom:956px;letter-spacing:-0.11px;}
#tc_61{left:190px;bottom:932px;letter-spacing:-0.14px;}
#td_61{left:425px;bottom:932px;letter-spacing:-0.13px;}
#te_61{left:79px;bottom:907px;letter-spacing:-0.17px;}
#tf_61{left:137px;bottom:907px;letter-spacing:-0.16px;}
#tg_61{left:190px;bottom:907px;letter-spacing:-0.14px;}
#th_61{left:425px;bottom:907px;letter-spacing:-0.12px;}
#ti_61{left:690px;bottom:907px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tj_61{left:690px;bottom:891px;letter-spacing:-0.12px;}
#tk_61{left:190px;bottom:866px;letter-spacing:-0.14px;}
#tl_61{left:425px;bottom:866px;letter-spacing:-0.11px;}
#tm_61{left:190px;bottom:842px;letter-spacing:-0.14px;}
#tn_61{left:425px;bottom:842px;letter-spacing:-0.13px;}
#to_61{left:79px;bottom:817px;letter-spacing:-0.17px;}
#tp_61{left:137px;bottom:817px;letter-spacing:-0.16px;}
#tq_61{left:190px;bottom:817px;letter-spacing:-0.14px;}
#tr_61{left:425px;bottom:817px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_61{left:690px;bottom:817px;letter-spacing:-0.11px;}
#tt_61{left:690px;bottom:800px;letter-spacing:-0.12px;}
#tu_61{left:190px;bottom:776px;letter-spacing:-0.14px;}
#tv_61{left:425px;bottom:776px;letter-spacing:-0.11px;}
#tw_61{left:190px;bottom:752px;letter-spacing:-0.14px;}
#tx_61{left:425px;bottom:752px;letter-spacing:-0.13px;}
#ty_61{left:79px;bottom:727px;letter-spacing:-0.17px;}
#tz_61{left:137px;bottom:727px;letter-spacing:-0.16px;}
#t10_61{left:190px;bottom:727px;letter-spacing:-0.14px;}
#t11_61{left:425px;bottom:727px;letter-spacing:-0.12px;}
#t12_61{left:690px;bottom:727px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_61{left:690px;bottom:710px;letter-spacing:-0.12px;}
#t14_61{left:190px;bottom:686px;letter-spacing:-0.14px;}
#t15_61{left:425px;bottom:686px;letter-spacing:-0.11px;}
#t16_61{left:190px;bottom:661px;letter-spacing:-0.14px;}
#t17_61{left:425px;bottom:661px;letter-spacing:-0.13px;}
#t18_61{left:79px;bottom:637px;letter-spacing:-0.17px;}
#t19_61{left:137px;bottom:637px;letter-spacing:-0.16px;}
#t1a_61{left:190px;bottom:637px;letter-spacing:-0.13px;}
#t1b_61{left:425px;bottom:637px;letter-spacing:-0.11px;}
#t1c_61{left:425px;bottom:616px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t1d_61{left:425px;bottom:599px;letter-spacing:-0.12px;}
#t1e_61{left:425px;bottom:582px;letter-spacing:-0.12px;}
#t1f_61{left:425px;bottom:565px;letter-spacing:-0.11px;}
#t1g_61{left:425px;bottom:544px;letter-spacing:-0.11px;}
#t1h_61{left:425px;bottom:527px;letter-spacing:-0.12px;}
#t1i_61{left:690px;bottom:637px;letter-spacing:-0.12px;word-spacing:-1.37px;}
#t1j_61{left:690px;bottom:620px;}
#t1k_61{left:190px;bottom:503px;letter-spacing:-0.13px;}
#t1l_61{left:425px;bottom:503px;letter-spacing:-0.11px;}
#t1m_61{left:425px;bottom:486px;letter-spacing:-0.12px;}
#t1n_61{left:425px;bottom:469px;letter-spacing:-0.11px;}
#t1o_61{left:190px;bottom:444px;letter-spacing:-0.13px;}
#t1p_61{left:425px;bottom:444px;letter-spacing:-0.11px;}
#t1q_61{left:425px;bottom:428px;letter-spacing:-0.12px;}
#t1r_61{left:425px;bottom:411px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_61{left:190px;bottom:386px;letter-spacing:-0.13px;}
#t1t_61{left:425px;bottom:386px;letter-spacing:-0.12px;}
#t1u_61{left:79px;bottom:362px;letter-spacing:-0.14px;}
#t1v_61{left:137px;bottom:362px;letter-spacing:-0.16px;}
#t1w_61{left:190px;bottom:362px;letter-spacing:-0.14px;}
#t1x_61{left:425px;bottom:362px;letter-spacing:-0.12px;}
#t1y_61{left:690px;bottom:362px;letter-spacing:-0.1px;}
#t1z_61{left:690px;bottom:345px;letter-spacing:-0.13px;}
#t20_61{left:690px;bottom:328px;letter-spacing:-0.12px;}
#t21_61{left:690px;bottom:312px;letter-spacing:-0.08px;}
#t22_61{left:690px;bottom:290px;letter-spacing:-0.1px;}
#t23_61{left:690px;bottom:273px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t24_61{left:690px;bottom:257px;letter-spacing:-0.13px;}
#t25_61{left:690px;bottom:240px;letter-spacing:-0.13px;}
#t26_61{left:690px;bottom:223px;letter-spacing:-0.1px;}
#t27_61{left:190px;bottom:199px;}
#t28_61{left:425px;bottom:199px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t29_61{left:425px;bottom:182px;letter-spacing:-0.11px;}
#t2a_61{left:190px;bottom:157px;}
#t2b_61{left:425px;bottom:157px;letter-spacing:-0.12px;word-spacing:-0.24px;}
#t2c_61{left:425px;bottom:140px;letter-spacing:-0.12px;}
#t2d_61{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2e_61{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2f_61{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2g_61{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_61{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2i_61{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2j_61{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2k_61{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2l_61{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2m_61{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_61{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_61{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_61{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_61{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_61{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts61" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg61Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg61" style="-webkit-user-select: none;"><object width="935" height="1210" data="61/61.svg" type="image/svg+xml" id="pdf61" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_61" class="t s1_61">Vol. 4 </span><span id="t2_61" class="t s1_61">2-45 </span>
<span id="t3_61" class="t s2_61">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_61" class="t s3_61">584H </span><span id="t5_61" class="t s3_61">1412 </span><span id="t6_61" class="t s3_61">IA32_RTIT_ADDR2_A </span><span id="t7_61" class="t s3_61">Region 2 Start Address (R/W) </span><span id="t8_61" class="t s3_61">If (CPUID.(EAX=07H, </span>
<span id="t9_61" class="t s3_61">ECX=1):EAX[2:0] &gt; 2) </span>
<span id="ta_61" class="t s3_61">47:0 </span><span id="tb_61" class="t s3_61">Virtual Address </span>
<span id="tc_61" class="t s3_61">63:48 </span><span id="td_61" class="t s3_61">SignExt_VA </span>
<span id="te_61" class="t s3_61">585H </span><span id="tf_61" class="t s3_61">1413 </span><span id="tg_61" class="t s3_61">IA32_RTIT_ADDR2_B </span><span id="th_61" class="t s3_61">Region 2 End Address (R/W) </span><span id="ti_61" class="t s3_61">If (CPUID.(EAX=07H, </span>
<span id="tj_61" class="t s3_61">ECX=1):EAX[2:0] &gt; 2) </span>
<span id="tk_61" class="t s3_61">47:0 </span><span id="tl_61" class="t s3_61">Virtual Address </span>
<span id="tm_61" class="t s3_61">63:48 </span><span id="tn_61" class="t s3_61">SignExt_VA </span>
<span id="to_61" class="t s3_61">586H </span><span id="tp_61" class="t s3_61">1414 </span><span id="tq_61" class="t s3_61">IA32_RTIT_ADDR3_A </span><span id="tr_61" class="t s3_61">Region 3 Start Address (R/W) </span><span id="ts_61" class="t s3_61">If (CPUID.(EAX=07H, </span>
<span id="tt_61" class="t s3_61">ECX=1):EAX[2:0] &gt; 3) </span>
<span id="tu_61" class="t s3_61">47:0 </span><span id="tv_61" class="t s3_61">Virtual Address </span>
<span id="tw_61" class="t s3_61">63:48 </span><span id="tx_61" class="t s3_61">SignExt_VA </span>
<span id="ty_61" class="t s3_61">587H </span><span id="tz_61" class="t s3_61">1415 </span><span id="t10_61" class="t s3_61">IA32_RTIT_ADDR3_B </span><span id="t11_61" class="t s3_61">Region 3 End Address (R/W) </span><span id="t12_61" class="t s3_61">If (CPUID.(EAX=07H, </span>
<span id="t13_61" class="t s3_61">ECX=1):EAX[2:0] &gt; 3) </span>
<span id="t14_61" class="t s3_61">47:0 </span><span id="t15_61" class="t s3_61">Virtual Address </span>
<span id="t16_61" class="t s3_61">63:48 </span><span id="t17_61" class="t s3_61">SignExt_VA </span>
<span id="t18_61" class="t s3_61">600H </span><span id="t19_61" class="t s3_61">1536 </span><span id="t1a_61" class="t s3_61">IA32_DS_AREA </span><span id="t1b_61" class="t s3_61">DS Save Area (R/W) </span>
<span id="t1c_61" class="t s3_61">Points to the linear address of the first byte </span>
<span id="t1d_61" class="t s3_61">of the DS buffer management area, which </span>
<span id="t1e_61" class="t s3_61">is used to manage the BTS and PEBS </span>
<span id="t1f_61" class="t s3_61">buffers. </span>
<span id="t1g_61" class="t s3_61">See Section 20.6.3.4, “Debug Store (DS) </span>
<span id="t1h_61" class="t s3_61">Mechanism.” </span>
<span id="t1i_61" class="t s3_61">If( CPUID.01H:EDX.DS[21] = </span>
<span id="t1j_61" class="t s3_61">1 </span>
<span id="t1k_61" class="t s3_61">63:0 </span><span id="t1l_61" class="t s3_61">The linear address of the first byte of the </span>
<span id="t1m_61" class="t s3_61">DS buffer management area, if IA-32e </span>
<span id="t1n_61" class="t s3_61">mode is active. </span>
<span id="t1o_61" class="t s3_61">31:0 </span><span id="t1p_61" class="t s3_61">The linear address of the first byte of the </span>
<span id="t1q_61" class="t s3_61">DS buffer management area, if not in IA- </span>
<span id="t1r_61" class="t s3_61">32e mode. </span>
<span id="t1s_61" class="t s3_61">63:32 </span><span id="t1t_61" class="t s3_61">Reserved if not in IA-32e mode. </span>
<span id="t1u_61" class="t s3_61">6A0H </span><span id="t1v_61" class="t s3_61">1696 </span><span id="t1w_61" class="t s3_61">IA32_U_CET </span><span id="t1x_61" class="t s3_61">Configure User Mode CET (R/W) </span><span id="t1y_61" class="t s3_61">Bits 1:0 are defined if </span>
<span id="t1z_61" class="t s3_61">CPUID.(EAX=07H, </span>
<span id="t20_61" class="t s3_61">ECX=0H):ECX.CET_SS[07] </span>
<span id="t21_61" class="t s3_61">= 1. </span>
<span id="t22_61" class="t s3_61">Bits 5:2 and bits 63:10 are </span>
<span id="t23_61" class="t s3_61">defined if </span>
<span id="t24_61" class="t s3_61">CPUID.(EAX=07H, </span>
<span id="t25_61" class="t s3_61">ECX=0H):EDX.CET_IBT[20] </span>
<span id="t26_61" class="t s3_61">= 1. </span>
<span id="t27_61" class="t s3_61">0 </span><span id="t28_61" class="t s3_61">SH_STK_EN: When set to 1, enable shadow </span>
<span id="t29_61" class="t s3_61">stacks at CPL3. </span>
<span id="t2a_61" class="t s3_61">1 </span><span id="t2b_61" class="t s3_61">WR_SHSTK_EN: When set to 1, enables the </span>
<span id="t2c_61" class="t s3_61">WRSSD/WRSSQ instructions. </span>
<span id="t2d_61" class="t s4_61">Table 2-2. </span><span id="t2e_61" class="t s4_61">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2f_61" class="t s5_61">Register </span>
<span id="t2g_61" class="t s5_61">Address </span>
<span id="t2h_61" class="t s5_61">Architectural MSR Name / Bit Fields </span>
<span id="t2i_61" class="t s5_61">(Former MSR Name) </span><span id="t2j_61" class="t s5_61">MSR/Bit Description </span><span id="t2k_61" class="t s5_61">Comment </span>
<span id="t2l_61" class="t s5_61">Hex </span><span id="t2m_61" class="t s5_61">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
