git clone --depth 1 --no-tags https://github.com/SSJ2085/SPI-VIP.git f:/verilog_sva_gh_scraper/data/full_repos/721483785
git clone --depth 1 --no-tags https://github.com/1Abdulbasith/Abduls-front-end-project.git f:/verilog_sva_gh_scraper/data/full_repos/727447080
git clone --depth 1 --no-tags https://github.com/Robertwilcox/540_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/722267921
git clone --depth 1 --no-tags https://github.com/Engineer-Ayesha-Shafique/RISC-V-Pipelined-Processor-with-CSR.git f:/verilog_sva_gh_scraper/data/full_repos/728289282
git clone --depth 1 --no-tags https://github.com/Devil-SX/Transformer_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/715971264
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/SystemVerilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/730723172
git clone --depth 1 --no-tags https://github.com/oskarwires/uart2.git f:/verilog_sva_gh_scraper/data/full_repos/732467790
git clone --depth 1 --no-tags https://github.com/fpgarevolution/FlyingCubes3D.git f:/verilog_sva_gh_scraper/data/full_repos/731647251
git clone --depth 1 --no-tags https://github.com/daniel-sudz/comparch.git f:/verilog_sva_gh_scraper/data/full_repos/730028903
git clone --depth 1 --no-tags https://github.com/ahmedsherif99/High-Level-Synthesis-on-a-FFT-Butterfly-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/721524571
git clone --depth 1 --no-tags https://github.com/404allen404/Crossbar.git f:/verilog_sva_gh_scraper/data/full_repos/724667452
git clone --depth 1 --no-tags https://github.com/zrporz/ComputerOrganizationPipeLine.git f:/verilog_sva_gh_scraper/data/full_repos/731652125
git clone --depth 1 --no-tags https://github.com/kitune-san/KF76489.git f:/verilog_sva_gh_scraper/data/full_repos/720680890
git clone --depth 1 --no-tags https://github.com/mgwang37/fp32_adder.git f:/verilog_sva_gh_scraper/data/full_repos/723040078
git clone --depth 1 --no-tags https://github.com/ad0bre/FloatingPOINTless.git f:/verilog_sva_gh_scraper/data/full_repos/721571372
git clone --depth 1 --no-tags https://github.com/lightcharm/Kuznyechik_cipher.git f:/verilog_sva_gh_scraper/data/full_repos/729611753
git clone --depth 1 --no-tags https://github.com/MasterPlayer/Analog-Device-AXI-Reconfiguration.git f:/verilog_sva_gh_scraper/data/full_repos/729079527
git clone --depth 1 --no-tags https://github.com/andreemedeiros/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/732133055
git clone --depth 1 --no-tags https://github.com/achellasamy/zk-SNARK.git f:/verilog_sva_gh_scraper/data/full_repos/719289912
git clone --depth 1 --no-tags https://github.com/andreemedeiros/CIC-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/731722259
git clone --depth 1 --no-tags https://github.com/haihaunguyen/RISCV_SIDA-TEST_STUPID.git f:/verilog_sva_gh_scraper/data/full_repos/723105394
git clone --depth 1 --no-tags https://github.com/Mark-S2004/ASIC-ATM-based-bank-system.git f:/verilog_sva_gh_scraper/data/full_repos/723495669
git clone --depth 1 --no-tags https://github.com/chms7/chms_fpu.git f:/verilog_sva_gh_scraper/data/full_repos/726708650
git clone --depth 1 --no-tags https://github.com/theta-machines/t0-core.git f:/verilog_sva_gh_scraper/data/full_repos/718879550
git clone --depth 1 --no-tags https://github.com/robfinch/Qupls.git f:/verilog_sva_gh_scraper/data/full_repos/721430812
git clone --depth 1 --no-tags https://github.com/hamza-akhtar-dev/riscv-processor-3-stage-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/729612586
git clone --depth 1 --no-tags https://github.com/Carl7yan/h2p.git f:/verilog_sva_gh_scraper/data/full_repos/723303071
git clone --depth 1 --no-tags https://github.com/MaximilianHq/Canway-s-Game-Of-Life.git f:/verilog_sva_gh_scraper/data/full_repos/719608168
git clone --depth 1 --no-tags https://github.com/dsheffie/rv32core.git f:/verilog_sva_gh_scraper/data/full_repos/718406883
git clone --depth 1 --no-tags https://github.com/Ali-Mokhtar02/ALSU-Verilog-Code-and-UVM-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/718680569
git clone --depth 1 --no-tags https://github.com/Shoaken/ELEC6234-picoMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/716554809
git clone --depth 1 --no-tags https://github.com/RoaLogic/ahb3lite_sdram_ctrl.git f:/verilog_sva_gh_scraper/data/full_repos/716337358
git clone --depth 1 --no-tags https://github.com/qchen4/EE271Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/720342083
git clone --depth 1 --no-tags https://github.com/ChUrl/quartus-8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/716810998
git clone --depth 1 --no-tags https://github.com/kellylove1987/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/722456653
git clone --depth 1 --no-tags https://github.com/ShutterSpeedLabs/SystemVerilogPartOne.git f:/verilog_sva_gh_scraper/data/full_repos/721456116
git clone --depth 1 --no-tags https://github.com/Kamalesh377/single-cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/720321406
git clone --depth 1 --no-tags https://github.com/rykent/SHA256_core.git f:/verilog_sva_gh_scraper/data/full_repos/724474041
git clone --depth 1 --no-tags https://github.com/tornupnegatives/fletchers-checksum.git f:/verilog_sva_gh_scraper/data/full_repos/723487389
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/register_file.git f:/verilog_sva_gh_scraper/data/full_repos/726710535
git clone --depth 1 --no-tags https://github.com/mithraapoorva/axi_scoreboard.git f:/verilog_sva_gh_scraper/data/full_repos/727631839
git clone --depth 1 --no-tags https://github.com/mik0lam/comporgfinal.git f:/verilog_sva_gh_scraper/data/full_repos/729283077
git clone --depth 1 --no-tags https://github.com/dineshannayya/riscduino_dcore_gf180.git f:/verilog_sva_gh_scraper/data/full_repos/719994055
git clone --depth 1 --no-tags https://github.com/dungxnef/RISCV32i_edu.git f:/verilog_sva_gh_scraper/data/full_repos/729629241
git clone --depth 1 --no-tags https://github.com/kavanachidananda/axi_scoreboard1.git f:/verilog_sva_gh_scraper/data/full_repos/727177621
git clone --depth 1 --no-tags https://github.com/JosephPopo/Chisel_Formal.git f:/verilog_sva_gh_scraper/data/full_repos/730374740
git clone --depth 1 --no-tags https://github.com/JustCryen/wannabe-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/730154360
git clone --depth 1 --no-tags https://github.com/PratMaha/bsg_manycore_ISA.git f:/verilog_sva_gh_scraper/data/full_repos/728813691
git clone --depth 1 --no-tags https://github.com/minghungumich/TestSetup-Intel16OpenTitanSoC.git f:/verilog_sva_gh_scraper/data/full_repos/720299161
git clone --depth 1 --no-tags https://github.com/joeya20/ece6463-proj.git f:/verilog_sva_gh_scraper/data/full_repos/732179816
git clone --depth 1 --no-tags https://github.com/RuchchaSD/RISCV32I_pipelined_processor.git f:/verilog_sva_gh_scraper/data/full_repos/728510906
git clone --depth 1 --no-tags https://github.com/sifferman/structs.git f:/verilog_sva_gh_scraper/data/full_repos/720572296
git clone --depth 1 --no-tags https://github.com/KoraSHughes/LLMCodeGen.git f:/verilog_sva_gh_scraper/data/full_repos/720221369
git clone --depth 1 --no-tags https://github.com/Kur02/Uni_Notes-Homework.git f:/verilog_sva_gh_scraper/data/full_repos/727716241
git clone --depth 1 --no-tags https://github.com/nguyendaithien/IP_WIDE-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/717272704
git clone --depth 1 --no-tags https://github.com/AVprog/UVM_helloworld.git f:/verilog_sva_gh_scraper/data/full_repos/721573418
git clone --depth 1 --no-tags https://github.com/mill-lab/kcu1500_routex.git f:/verilog_sva_gh_scraper/data/full_repos/724465846
git clone --depth 1 --no-tags https://github.com/K-Kielak/tlv-exercises.git f:/verilog_sva_gh_scraper/data/full_repos/718298899
git clone --depth 1 --no-tags https://github.com/romanirofaeil/ALU_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/715987136
git clone --depth 1 --no-tags https://github.com/bkimk/LC3-ISA.git f:/verilog_sva_gh_scraper/data/full_repos/716282179
git clone --depth 1 --no-tags https://github.com/ienseong/foc_clarke.git f:/verilog_sva_gh_scraper/data/full_repos/716790476
git clone --depth 1 --no-tags https://github.com/AVprog/UVM-example.git f:/verilog_sva_gh_scraper/data/full_repos/719513439
git clone --depth 1 --no-tags https://github.com/michealsafwat/ALU-Verification-using-Systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/728855333
git clone --depth 1 --no-tags https://github.com/suhan0123/axi4_testbech.git f:/verilog_sva_gh_scraper/data/full_repos/730033978
git clone --depth 1 --no-tags https://github.com/hghe/Lab-Project-DLD---Carsten-and-Gabe.git f:/verilog_sva_gh_scraper/data/full_repos/717246773
git clone --depth 1 --no-tags https://github.com/Antonia2000/Request_Acknowledge_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/730189090
git clone --depth 1 --no-tags https://github.com/fedejone/test_pattern_generator.git f:/verilog_sva_gh_scraper/data/full_repos/726281989
git clone --depth 1 --no-tags https://github.com/sssabry/systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/732203079
git clone --depth 1 --no-tags https://github.com/muzafferkal/jtag-axi-bridge.git f:/verilog_sva_gh_scraper/data/full_repos/721280979
git clone --depth 1 --no-tags https://github.com/pmonserrat/RISCV.ISDIGI.2324.git f:/verilog_sva_gh_scraper/data/full_repos/724743040
git clone --depth 1 --no-tags https://github.com/Lentscode/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/725970976
git clone --depth 1 --no-tags https://github.com/Chandlerxlnx/vivado_example.git f:/verilog_sva_gh_scraper/data/full_repos/717979939
git clone --depth 1 --no-tags https://github.com/AnushaShakkara/memory_controller.git f:/verilog_sva_gh_scraper/data/full_repos/717160089
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/729614884
git clone --depth 1 --no-tags https://github.com/jbdavid-inno/analog-uvm-tb.git f:/verilog_sva_gh_scraper/data/full_repos/718346401
git clone --depth 1 --no-tags https://github.com/deekshithtirumala/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/717053383
git clone --depth 1 --no-tags https://github.com/aGhandhii/pipelined-arm64-processor.git f:/verilog_sva_gh_scraper/data/full_repos/717539375
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axi_memory_writer_pkt_intr.git f:/verilog_sva_gh_scraper/data/full_repos/721714784
git clone --depth 1 --no-tags https://github.com/NavyaVernekar/System-Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/722409862
git clone --depth 1 --no-tags https://github.com/nebhrajani-a/ieee-fpga-workshop.git f:/verilog_sva_gh_scraper/data/full_repos/716414045
git clone --depth 1 --no-tags https://github.com/IcaroMendes00/Verifica-o-Funcional-de-Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/715853847
git clone --depth 1 --no-tags https://github.com/prydin/dds.git f:/verilog_sva_gh_scraper/data/full_repos/719793398
git clone --depth 1 --no-tags https://github.com/sergiupopescu22/Microprocessor_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/720175507
git clone --depth 1 --no-tags https://github.com/bumjoooon/ohshitgit.git f:/verilog_sva_gh_scraper/data/full_repos/722793763
git clone --depth 1 --no-tags https://github.com/Allie09/DLD-Project.git f:/verilog_sva_gh_scraper/data/full_repos/723743975
git clone --depth 1 --no-tags https://github.com/teshnizi2/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/725235228
git clone --depth 1 --no-tags https://github.com/vishalvp123/Interview-Question.git f:/verilog_sva_gh_scraper/data/full_repos/725133959
git clone --depth 1 --no-tags https://github.com/dsheffie/hw-rasterizer.git f:/verilog_sva_gh_scraper/data/full_repos/723760494
git clone --depth 1 --no-tags https://github.com/wilburfrrrrrr/risc_v_segmentado.git f:/verilog_sva_gh_scraper/data/full_repos/725870171
git clone --depth 1 --no-tags https://github.com/manmohanverma1234/project_sv.git f:/verilog_sva_gh_scraper/data/full_repos/726916320
git clone --depth 1 --no-tags https://github.com/bwa55221/verilog_sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/729661851
git clone --depth 1 --no-tags https://github.com/ShaheerSajid/pakfpu.git f:/verilog_sva_gh_scraper/data/full_repos/723394689
git clone --depth 1 --no-tags https://github.com/everGreenGH/riscv-processor.git f:/verilog_sva_gh_scraper/data/full_repos/730246968
git clone --depth 1 --no-tags https://github.com/ishwo0/FPGA-Digital-Canvas.git f:/verilog_sva_gh_scraper/data/full_repos/728559969
git clone --depth 1 --no-tags https://github.com/crismz/AdC.git f:/verilog_sva_gh_scraper/data/full_repos/730380078
git clone --depth 1 --no-tags https://github.com/fzaman500/PictoChatGPA.git f:/verilog_sva_gh_scraper/data/full_repos/723817572
git clone --depth 1 --no-tags https://github.com/GhostOf0days/Computer-Organization-Final-Project-f23.git f:/verilog_sva_gh_scraper/data/full_repos/718992268
git clone --depth 1 --no-tags https://github.com/MSaqi/Verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/722429052
git clone --depth 1 --no-tags https://github.com/souza-marcos/One-Time-Pad-Cypher.git f:/verilog_sva_gh_scraper/data/full_repos/727219964
git clone --depth 1 --no-tags https://github.com/valmyr/UVM_testbench_of_a_classified_dut.git f:/verilog_sva_gh_scraper/data/full_repos/731402073
