<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p357" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_357{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_357{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_357{left:513px;bottom:1141px;letter-spacing:-0.14px;}
#t4_357{left:70px;bottom:707px;letter-spacing:0.13px;}
#t5_357{left:152px;bottom:707px;letter-spacing:0.15px;}
#t6_357{left:70px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t7_357{left:70px;bottom:668px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_357{left:70px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_357{left:70px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#ta_357{left:70px;bottom:617px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_357{left:70px;bottom:600px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tc_357{left:70px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_357{left:70px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_357{left:70px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_357{left:76px;bottom:1037px;letter-spacing:-0.15px;}
#tg_357{left:332px;bottom:1037px;letter-spacing:-0.12px;}
#th_357{left:332px;bottom:1020px;letter-spacing:-0.12px;}
#ti_357{left:76px;bottom:996px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tj_357{left:332px;bottom:996px;letter-spacing:-0.12px;}
#tk_357{left:332px;bottom:979px;letter-spacing:-0.12px;}
#tl_357{left:76px;bottom:955px;letter-spacing:-0.14px;}
#tm_357{left:332px;bottom:955px;letter-spacing:-0.12px;}
#tn_357{left:332px;bottom:938px;letter-spacing:-0.12px;}
#to_357{left:76px;bottom:914px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_357{left:76px;bottom:897px;letter-spacing:-0.14px;}
#tq_357{left:332px;bottom:914px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#tr_357{left:332px;bottom:897px;letter-spacing:-0.12px;}
#ts_357{left:76px;bottom:872px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tt_357{left:332px;bottom:872px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#tu_357{left:332px;bottom:855px;letter-spacing:-0.11px;}
#tv_357{left:76px;bottom:831px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tw_357{left:332px;bottom:831px;letter-spacing:-0.11px;}
#tx_357{left:332px;bottom:814px;letter-spacing:-0.12px;}
#ty_357{left:76px;bottom:790px;letter-spacing:-0.16px;}
#tz_357{left:332px;bottom:790px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_357{left:76px;bottom:765px;letter-spacing:-0.15px;}
#t11_357{left:332px;bottom:765px;letter-spacing:-0.12px;}
#t12_357{left:160px;bottom:498px;letter-spacing:0.1px;word-spacing:0.04px;}
#t13_357{left:246px;bottom:498px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t14_357{left:99px;bottom:472px;letter-spacing:-0.14px;}
#t15_357{left:98px;bottom:455px;letter-spacing:-0.14px;}
#t16_357{left:210px;bottom:472px;letter-spacing:-0.13px;}
#t17_357{left:209px;bottom:455px;letter-spacing:-0.14px;}
#t18_357{left:443px;bottom:464px;letter-spacing:-0.11px;}
#t19_357{left:687px;bottom:464px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_357{left:77px;bottom:428px;letter-spacing:-0.1px;}
#t1b_357{left:186px;bottom:428px;letter-spacing:-0.1px;}
#t1c_357{left:301px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.31px;}
#t1d_357{left:665px;bottom:428px;letter-spacing:-0.19px;}
#t1e_357{left:77px;bottom:403px;letter-spacing:-0.1px;}
#t1f_357{left:186px;bottom:403px;letter-spacing:-0.1px;}
#t1g_357{left:301px;bottom:403px;letter-spacing:-0.13px;word-spacing:-0.32px;}
#t1h_357{left:665px;bottom:403px;letter-spacing:-0.19px;}
#t1i_357{left:77px;bottom:379px;letter-spacing:-0.1px;}
#t1j_357{left:186px;bottom:379px;letter-spacing:-0.1px;}
#t1k_357{left:301px;bottom:379px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1l_357{left:665px;bottom:379px;letter-spacing:-0.1px;}
#t1m_357{left:77px;bottom:354px;letter-spacing:-0.1px;}
#t1n_357{left:186px;bottom:354px;letter-spacing:-0.1px;}
#t1o_357{left:301px;bottom:354px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t1p_357{left:665px;bottom:354px;letter-spacing:-0.1px;}
#t1q_357{left:77px;bottom:330px;letter-spacing:-0.1px;}
#t1r_357{left:186px;bottom:330px;letter-spacing:-0.12px;}
#t1s_357{left:301px;bottom:330px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t1t_357{left:665px;bottom:330px;letter-spacing:-0.11px;}
#t1u_357{left:77px;bottom:305px;letter-spacing:-0.11px;}
#t1v_357{left:186px;bottom:305px;letter-spacing:-0.1px;}
#t1w_357{left:301px;bottom:305px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1x_357{left:665px;bottom:305px;letter-spacing:-0.1px;}
#t1y_357{left:77px;bottom:281px;letter-spacing:-0.1px;}
#t1z_357{left:186px;bottom:281px;letter-spacing:-0.12px;}
#t20_357{left:301px;bottom:281px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t21_357{left:665px;bottom:281px;letter-spacing:-0.11px;}
#t22_357{left:77px;bottom:257px;letter-spacing:-0.1px;}
#t23_357{left:186px;bottom:257px;letter-spacing:-0.1px;}
#t24_357{left:301px;bottom:257px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t25_357{left:665px;bottom:257px;letter-spacing:-0.09px;}
#t26_357{left:77px;bottom:232px;letter-spacing:-0.1px;}
#t27_357{left:186px;bottom:232px;letter-spacing:-0.1px;}
#t28_357{left:301px;bottom:232px;letter-spacing:-0.15px;word-spacing:-0.26px;}
#t29_357{left:665px;bottom:232px;letter-spacing:-0.1px;}
#t2a_357{left:77px;bottom:208px;letter-spacing:-0.11px;}
#t2b_357{left:186px;bottom:208px;letter-spacing:-0.1px;}
#t2c_357{left:301px;bottom:208px;letter-spacing:-0.14px;word-spacing:-0.27px;}
#t2d_357{left:665px;bottom:208px;letter-spacing:-0.1px;}
#t2e_357{left:77px;bottom:183px;letter-spacing:-0.1px;}
#t2f_357{left:186px;bottom:183px;letter-spacing:-0.13px;}
#t2g_357{left:301px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.27px;}
#t2h_357{left:665px;bottom:183px;letter-spacing:-0.11px;}
#t2i_357{left:77px;bottom:159px;letter-spacing:-0.15px;}
#t2j_357{left:186px;bottom:159px;letter-spacing:-0.14px;}
#t2k_357{left:300px;bottom:159px;letter-spacing:-0.14px;word-spacing:-0.3px;}
#t2l_357{left:665px;bottom:159px;letter-spacing:-0.07px;}
#t2m_357{left:77px;bottom:134px;letter-spacing:-0.16px;}
#t2n_357{left:186px;bottom:134px;letter-spacing:-0.16px;}
#t2o_357{left:300px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t2p_357{left:665px;bottom:134px;letter-spacing:-0.07px;}
#t2q_357{left:233px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2r_357{left:319px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2s_357{left:637px;bottom:1086px;letter-spacing:0.12px;}
#t2t_357{left:76px;bottom:1063px;letter-spacing:-0.11px;}
#t2u_357{left:332px;bottom:1063px;letter-spacing:-0.13px;}

.s1_357{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_357{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_357{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_357{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_357{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_357{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_357{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts357" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg357Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg357" style="-webkit-user-select: none;"><object width="935" height="1210" data="357/357.svg" type="image/svg+xml" id="pdf357" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_357" class="t s1_357">Vol. 1 </span><span id="t2_357" class="t s1_357">14-11 </span>
<span id="t3_357" class="t s2_357">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t4_357" class="t s3_357">14.2.3 </span><span id="t5_357" class="t s3_357">Arithmetic Primitives for 128-bit Vector and Scalar processing </span>
<span id="t6_357" class="t s4_357">Intel AVX provides a full complement of 128-bit numeric processing instructions that employ VEX-prefix encoding. </span>
<span id="t7_357" class="t s4_357">These VEX-encoded instructions generally provide the same functionality over instructions operating on XMM </span>
<span id="t8_357" class="t s4_357">register that are encoded using SIMD prefixes. The 128-bit numeric processing instructions in AVX cover floating- </span>
<span id="t9_357" class="t s4_357">point and integer data processing; across 128-bit vector and scalar processing. Table 14-5 lists the state of promo- </span>
<span id="ta_357" class="t s4_357">tion of legacy SIMD arithmetic ISA to VEX-128 encoding. Legacy SIMD floating-point arithmetic ISA promoted to </span>
<span id="tb_357" class="t s4_357">VEX-256 encoding also support VEX-128 encoding (see Table 14-2). </span>
<span id="tc_357" class="t s4_357">The enhancement in Intel AVX on 128-bit floating-point compare operation provides 32 conditional predicates to </span>
<span id="td_357" class="t s4_357">improve programming flexibility in evaluating conditional expressions. This contrasts with floating-point SIMD </span>
<span id="te_357" class="t s4_357">compare instructions in Intel SSE and SSE2 supporting only eight conditional predicates. </span>
<span id="tf_357" class="t s5_357">VPERMILPD ymm1, ymm2/m256 imm8 </span><span id="tg_357" class="t s5_357">Permute double precision floating-point values in ymm2/mem using controls from imm8 </span>
<span id="th_357" class="t s5_357">and store result in ymm1. </span>
<span id="ti_357" class="t s5_357">VPERMILPS ymm1, ymm2, ymm/m256 </span><span id="tj_357" class="t s5_357">Permute single precision floating-point values in ymm2 using controls from ymm3/mem </span>
<span id="tk_357" class="t s5_357">and store result in ymm1. </span>
<span id="tl_357" class="t s5_357">VPERMILPS ymm1, ymm2/m256, imm8 </span><span id="tm_357" class="t s5_357">Permute single precision floating-point values in ymm2/mem using controls from imm8 </span>
<span id="tn_357" class="t s5_357">and store result in ymm1. </span>
<span id="to_357" class="t s5_357">VPERM2F128 ymm1, ymm2, </span>
<span id="tp_357" class="t s5_357">ymm3/m256, imm8 </span>
<span id="tq_357" class="t s5_357">Permute 128-bit floating-point fields in ymm2 and ymm3/mem using controls from imm8 </span>
<span id="tr_357" class="t s5_357">and store result in ymm1. </span>
<span id="ts_357" class="t s5_357">VTESTPS ymm1, ymm2/m256 </span><span id="tt_357" class="t s5_357">Set ZF if ymm2/mem AND ymm1 result is all 0s in packed single precision sign bits. Set CF </span>
<span id="tu_357" class="t s5_357">if ymm2/mem AND NOT ymm1 result is all 0s in packed single precision sign bits. </span>
<span id="tv_357" class="t s5_357">VTESTPD ymm1, ymm2/m256 </span><span id="tw_357" class="t s5_357">Set ZF if ymm2/mem AND ymm1 result is all 0s in packed double precision sign bits. Set </span>
<span id="tx_357" class="t s5_357">CF if ymm2/mem AND NOT ymm1 result is all 0s in packed double precision sign bits. </span>
<span id="ty_357" class="t s5_357">VZEROALL </span><span id="tz_357" class="t s5_357">Zero all YMM registers. </span>
<span id="t10_357" class="t s5_357">VZEROUPPER </span><span id="t11_357" class="t s5_357">Zero upper 128 bits of all YMM registers. </span>
<span id="t12_357" class="t s6_357">Table 14-5. </span><span id="t13_357" class="t s6_357">Promotion of Legacy SIMD ISA to 128-bit Arithmetic Intel® AVX instruction </span>
<span id="t14_357" class="t s7_357">VEX.256 </span>
<span id="t15_357" class="t s7_357">Encoding </span>
<span id="t16_357" class="t s7_357">VEX.128 </span>
<span id="t17_357" class="t s7_357">Encoding </span>
<span id="t18_357" class="t s7_357">Instruction </span><span id="t19_357" class="t s7_357">Reason Not Promoted </span>
<span id="t1a_357" class="t s5_357">no </span><span id="t1b_357" class="t s5_357">no </span><span id="t1c_357" class="t s5_357">CVTPI2PS, CVTPI2PD, CVTPD2PI </span><span id="t1d_357" class="t s5_357">MMX </span>
<span id="t1e_357" class="t s5_357">no </span><span id="t1f_357" class="t s5_357">no </span><span id="t1g_357" class="t s5_357">CVTTPS2PI, CVTTPD2PI, CVTPS2PI </span><span id="t1h_357" class="t s5_357">MMX </span>
<span id="t1i_357" class="t s5_357">no </span><span id="t1j_357" class="t s5_357">yes </span><span id="t1k_357" class="t s5_357">CVTSI2SS, CVTSI2SD, CVTSD2SI </span><span id="t1l_357" class="t s5_357">Scalar </span>
<span id="t1m_357" class="t s5_357">no </span><span id="t1n_357" class="t s5_357">yes </span><span id="t1o_357" class="t s5_357">CVTTSS2SI, CVTTSD2SI, CVTSS2SI </span><span id="t1p_357" class="t s5_357">Scalar </span>
<span id="t1q_357" class="t s5_357">no </span><span id="t1r_357" class="t s5_357">yes </span><span id="t1s_357" class="t s5_357">COMISD, RSQRTSS, RCPSS </span><span id="t1t_357" class="t s5_357">Scalar </span>
<span id="t1u_357" class="t s5_357">no </span><span id="t1v_357" class="t s5_357">yes </span><span id="t1w_357" class="t s5_357">UCOMISS, UCOMISD, COMISS, </span><span id="t1x_357" class="t s5_357">Scalar </span>
<span id="t1y_357" class="t s5_357">no </span><span id="t1z_357" class="t s5_357">yes </span><span id="t20_357" class="t s5_357">ADDSS, ADDSD, SUBSS, SUBSD </span><span id="t21_357" class="t s5_357">Scalar </span>
<span id="t22_357" class="t s5_357">no </span><span id="t23_357" class="t s5_357">yes </span><span id="t24_357" class="t s5_357">MULSS, MULSD, DIVSS, DIVSD </span><span id="t25_357" class="t s5_357">Scalar </span>
<span id="t26_357" class="t s5_357">no </span><span id="t27_357" class="t s5_357">yes </span><span id="t28_357" class="t s5_357">SQRTSS, SQRTSD </span><span id="t29_357" class="t s5_357">Scalar </span>
<span id="t2a_357" class="t s5_357">no </span><span id="t2b_357" class="t s5_357">yes </span><span id="t2c_357" class="t s5_357">CVTSS2SD, CVTSD2SS </span><span id="t2d_357" class="t s5_357">Scalar </span>
<span id="t2e_357" class="t s5_357">no </span><span id="t2f_357" class="t s5_357">yes </span><span id="t2g_357" class="t s5_357">MINSS, MINSD, MAXSS, MAXSD </span><span id="t2h_357" class="t s5_357">Scalar </span>
<span id="t2i_357" class="t s5_357">no </span><span id="t2j_357" class="t s5_357">yes </span><span id="t2k_357" class="t s5_357">PAND, PANDN, POR, PXOR </span><span id="t2l_357" class="t s5_357">VI </span>
<span id="t2m_357" class="t s5_357">no </span><span id="t2n_357" class="t s5_357">yes </span><span id="t2o_357" class="t s5_357">PCMPGTB, PCMPGTW, PCMPGTD </span><span id="t2p_357" class="t s5_357">VI </span>
<span id="t2q_357" class="t s6_357">Table 14-4. </span><span id="t2r_357" class="t s6_357">256-bit Intel® AVX Instruction Enhancements </span><span id="t2s_357" class="t s6_357">(Contd.) </span>
<span id="t2t_357" class="t s7_357">Instruction </span><span id="t2u_357" class="t s7_357">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
