Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  5 17:21:55 2025
| Host         : LAPTOP-PGUMC0OJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debug_module_wrapper_timing_summary_routed.rpt -pb debug_module_wrapper_timing_summary_routed.pb -rpx debug_module_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : debug_module_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       52          
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 33          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (245)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (164)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (25)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (245)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: GPIO_T14 (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: debug_module_i/Clock_div_0/U0/temp_1MHz_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: debug_module_i/Clock_div_0/U0/temp_800hz_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/counter_reset_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/echo_analyzer_0/U0/delay_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: debug_module_i/seg_buff_0/U0/counter_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (164)
--------------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (25)
-------------------------------
 There are 25 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.296        0.000                      0                   48        0.070        0.000                      0                   48        1.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk                                    {0.000 4.000}        8.000           125.000         
  clk_out1_debug_module_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_debug_module_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                            {0.000 5.000}        8.000           125.000         
  clk_out1_debug_module_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_debug_module_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out1_debug_module_clk_wiz_0_0         16.296        0.000                      0                   48        0.219        0.000                      0                   48        9.500        0.000                       0                    27  
  clkfbout_debug_module_clk_wiz_0_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                              1.000        0.000                       0                     1  
  clk_out1_debug_module_clk_wiz_0_0_1       16.303        0.000                      0                   48        0.219        0.000                      0                   48        9.500        0.000                       0                    27  
  clkfbout_debug_module_clk_wiz_0_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_debug_module_clk_wiz_0_0_1  clk_out1_debug_module_clk_wiz_0_0         16.296        0.000                      0                   48        0.070        0.000                      0                   48  
clk_out1_debug_module_clk_wiz_0_0    clk_out1_debug_module_clk_wiz_0_0_1       16.296        0.000                      0                   48        0.070        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                                                                                                         
(none)                               clkfbout_debug_module_clk_wiz_0_0                                         
(none)                               clkfbout_debug_module_clk_wiz_0_0_1                                       
(none)                                                                    clk_out1_debug_module_clk_wiz_0_0    
(none)                                                                    clk_out1_debug_module_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_debug_module_clk_wiz_0_0
  To Clock:  clk_out1_debug_module_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.446ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.861ns (54.530%)  route 1.552ns (45.470%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.557ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.667    -2.557    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.456    -2.101 r  debug_module_i/Clock_div_0/U0/cntval_reg[1]/Q
                         net (fo=2, routed)           0.600    -1.501    debug_module_i/Clock_div_0/U0/cntval[1]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.845 r  debug_module_i/Clock_div_0/U0/cntval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.845    debug_module_i/Clock_div_0/U0/cntval_reg[4]_i_2_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.731 r  debug_module_i/Clock_div_0/U0/cntval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.731    debug_module_i/Clock_div_0/U0/cntval_reg[8]_i_2_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.617 r  debug_module_i/Clock_div_0/U0/cntval_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.617    debug_module_i/Clock_div_0/U0/cntval_reg[12]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.395 r  debug_module_i/Clock_div_0/U0/cntval_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.951     0.556    debug_module_i/Clock_div_0/U0/cntval_reg[15]_i_3_n_7
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.299     0.855 r  debug_module_i/Clock_div_0/U0/cntval[13]_i_1/O
                         net (fo=1, routed)           0.000     0.855    debug_module_i/Clock_div_0/U0/cntval[13]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/C
                         clock pessimism             -0.389    17.419    
                         clock uncertainty           -0.149    17.270    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.031    17.301    debug_module_i/Clock_div_0/U0/cntval_reg[13]
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 16.446    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.526ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.766ns (23.235%)  route 2.531ns (76.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.193ns = ( 17.807 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518    -2.038 r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.230    debug_module_i/Clock_div_0/U0/cntval[4]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124    -1.106 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_2/O
                         net (fo=19, routed)          1.723     0.616    debug_module_i/Clock_div_0/U0/temp_800hz_i_2_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124     0.740 r  debug_module_i/Clock_div_0/U0/cntval[3]_i_1/O
                         net (fo=1, routed)           0.000     0.740    debug_module_i/Clock_div_0/U0/cntval[3]_i_1_n_0
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.493    17.807    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[3]/C
                         clock pessimism             -0.423    17.384    
                         clock uncertainty           -0.149    17.235    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    17.266    debug_module_i/Clock_div_0/U0/cntval_reg[3]
  -------------------------------------------------------------------
                         required time                         17.266    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 16.526    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.828ns (27.178%)  route 2.219ns (72.822%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/Q
                         net (fo=2, routed)           0.695    -1.405    debug_module_i/Clock_div_0/U0/cntval_1MHz[4]
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124    -1.281 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_3/O
                         net (fo=4, routed)           0.517    -0.764    debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124    -0.640 r  debug_module_i/Clock_div_0/U0/temp_1MHz_i_2/O
                         net (fo=6, routed)           0.604    -0.036    debug_module_i/Clock_div_0/U0/temp_1MHz_i_2_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.088 r  debug_module_i/Clock_div_0/U0/cntval[15]_i_1/O
                         net (fo=16, routed)          0.403     0.490    debug_module_i/Clock_div_0/U0/cntval[15]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    17.031    debug_module_i/Clock_div_0/U0/cntval_reg[12]
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 16.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.490 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/Q
                         net (fo=3, routed)           0.084    -0.406    debug_module_i/Clock_div_0/U0/cntval_1MHz[3]
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.099    -0.307 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    debug_module_i/Clock_div_0/U0/cntval_1MHz[4]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092    -0.526    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.838%)  route 0.153ns (45.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.153    -0.323    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    debug_module_i/Clock_div_0/U0/cntval_1MHz[0]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
                         clock pessimism             -0.215    -0.605    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092    -0.513    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.000%)  route 0.152ns (45.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.152    -0.324    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_2_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
                         clock pessimism             -0.215    -0.605    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.091    -0.514    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.298%)  route 0.177ns (48.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/Q
                         net (fo=8, routed)           0.177    -0.300    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.045    -0.255 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debug_module_i/Clock_div_0/U0/cntval_1MHz[5]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
                         clock pessimism             -0.215    -0.605    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092    -0.513    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/temp_800hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.561    -0.619    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/Q
                         net (fo=6, routed)           0.168    -0.309    debug_module_i/Clock_div_0/U0/clk_out_400Hz
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debug_module_i/Clock_div_0/U0/temp_800hz_i_1_n_0
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
                         clock pessimism             -0.229    -0.619    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.091    -0.528    debug_module_i/Clock_div_0/U0/temp_800hz_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.187ns (42.704%)  route 0.251ns (57.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.226    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.046    -0.180 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    debug_module_i/Clock_div_0/U0/cntval_1MHz[3]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.107    -0.511    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.573%)  route 0.251ns (57.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.226    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.091    -0.527    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.349%)  route 0.253ns (57.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/Q
                         net (fo=8, routed)           0.253    -0.223    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.178 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092    -0.526    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.243%)  route 0.232ns (47.757%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.454 f  debug_module_i/Clock_div_0/U0/cntval_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.334    debug_module_i/Clock_div_0/U0/cntval[5]
    SLICE_X46Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_2/O
                         net (fo=19, routed)          0.113    -0.176    debug_module_i/Clock_div_0/U0/temp_800hz_i_2_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.131 r  debug_module_i/Clock_div_0/U0/cntval[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    debug_module_i/Clock_div_0/U0/cntval[7]_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/C
                         clock pessimism             -0.212    -0.602    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.121    -0.481    debug_module_i/Clock_div_0/U0/cntval_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.283%)  route 0.279ns (54.717%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  debug_module_i/Clock_div_0/U0/cntval_reg[14]/Q
                         net (fo=2, routed)           0.135    -0.342    debug_module_i/Clock_div_0/U0/cntval[14]
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          0.144    -0.152    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.107 r  debug_module_i/Clock_div_0/U0/cntval[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    debug_module_i/Clock_div_0/U0/cntval[14]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
                         clock pessimism             -0.229    -0.618    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.092    -0.526    debug_module_i/Clock_div_0/U0/cntval_reg[14]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_debug_module_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  debug_module_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X48Y45    debug_module_i/Clock_div_0/U0/cntval_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_debug_module_clk_wiz_0_0
  To Clock:  clkfbout_debug_module_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_debug_module_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  debug_module_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         3.000       1.000      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         3.000       1.000      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_debug_module_clk_wiz_0_0_1
  To Clock:  clk_out1_debug_module_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.303ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.141    17.243    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.831    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.303    

Slack (MET) :             16.303ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.141    17.243    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.831    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.303    

Slack (MET) :             16.303ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.141    17.243    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.831    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.303    

Slack (MET) :             16.453ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.861ns (54.530%)  route 1.552ns (45.470%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.557ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.667    -2.557    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.456    -2.101 r  debug_module_i/Clock_div_0/U0/cntval_reg[1]/Q
                         net (fo=2, routed)           0.600    -1.501    debug_module_i/Clock_div_0/U0/cntval[1]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.845 r  debug_module_i/Clock_div_0/U0/cntval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.845    debug_module_i/Clock_div_0/U0/cntval_reg[4]_i_2_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.731 r  debug_module_i/Clock_div_0/U0/cntval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.731    debug_module_i/Clock_div_0/U0/cntval_reg[8]_i_2_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.617 r  debug_module_i/Clock_div_0/U0/cntval_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.617    debug_module_i/Clock_div_0/U0/cntval_reg[12]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.395 r  debug_module_i/Clock_div_0/U0/cntval_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.951     0.556    debug_module_i/Clock_div_0/U0/cntval_reg[15]_i_3_n_7
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.299     0.855 r  debug_module_i/Clock_div_0/U0/cntval[13]_i_1/O
                         net (fo=1, routed)           0.000     0.855    debug_module_i/Clock_div_0/U0/cntval[13]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/C
                         clock pessimism             -0.389    17.419    
                         clock uncertainty           -0.141    17.277    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.031    17.308    debug_module_i/Clock_div_0/U0/cntval_reg[13]
  -------------------------------------------------------------------
                         required time                         17.308    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 16.453    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.141    17.243    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.831    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.141    17.243    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.831    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.141    17.243    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.831    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.492ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.141    17.243    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.831    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]
  -------------------------------------------------------------------
                         required time                         16.831    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.492    

Slack (MET) :             16.533ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.766ns (23.235%)  route 2.531ns (76.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.193ns = ( 17.807 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518    -2.038 r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.230    debug_module_i/Clock_div_0/U0/cntval[4]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124    -1.106 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_2/O
                         net (fo=19, routed)          1.723     0.616    debug_module_i/Clock_div_0/U0/temp_800hz_i_2_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124     0.740 r  debug_module_i/Clock_div_0/U0/cntval[3]_i_1/O
                         net (fo=1, routed)           0.000     0.740    debug_module_i/Clock_div_0/U0/cntval[3]_i_1_n_0
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.493    17.807    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[3]/C
                         clock pessimism             -0.423    17.384    
                         clock uncertainty           -0.141    17.242    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    17.273    debug_module_i/Clock_div_0/U0/cntval_reg[3]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 16.533    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.828ns (27.178%)  route 2.219ns (72.822%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/Q
                         net (fo=2, routed)           0.695    -1.405    debug_module_i/Clock_div_0/U0/cntval_1MHz[4]
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124    -1.281 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_3/O
                         net (fo=4, routed)           0.517    -0.764    debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124    -0.640 r  debug_module_i/Clock_div_0/U0/temp_1MHz_i_2/O
                         net (fo=6, routed)           0.604    -0.036    debug_module_i/Clock_div_0/U0/temp_1MHz_i_2_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.088 r  debug_module_i/Clock_div_0/U0/cntval[15]_i_1/O
                         net (fo=16, routed)          0.403     0.490    debug_module_i/Clock_div_0/U0/cntval[15]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.141    17.243    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    17.038    debug_module_i/Clock_div_0/U0/cntval_reg[12]
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 16.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.490 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/Q
                         net (fo=3, routed)           0.084    -0.406    debug_module_i/Clock_div_0/U0/cntval_1MHz[3]
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.099    -0.307 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    debug_module_i/Clock_div_0/U0/cntval_1MHz[4]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092    -0.526    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.838%)  route 0.153ns (45.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.153    -0.323    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    debug_module_i/Clock_div_0/U0/cntval_1MHz[0]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
                         clock pessimism             -0.215    -0.605    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092    -0.513    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.000%)  route 0.152ns (45.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.152    -0.324    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_2_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
                         clock pessimism             -0.215    -0.605    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.091    -0.514    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.298%)  route 0.177ns (48.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/Q
                         net (fo=8, routed)           0.177    -0.300    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.045    -0.255 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debug_module_i/Clock_div_0/U0/cntval_1MHz[5]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
                         clock pessimism             -0.215    -0.605    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092    -0.513    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/temp_800hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.561    -0.619    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/Q
                         net (fo=6, routed)           0.168    -0.309    debug_module_i/Clock_div_0/U0/clk_out_400Hz
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debug_module_i/Clock_div_0/U0/temp_800hz_i_1_n_0
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
                         clock pessimism             -0.229    -0.619    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.091    -0.528    debug_module_i/Clock_div_0/U0/temp_800hz_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.187ns (42.704%)  route 0.251ns (57.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.226    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.046    -0.180 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    debug_module_i/Clock_div_0/U0/cntval_1MHz[3]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.107    -0.511    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.573%)  route 0.251ns (57.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.226    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.091    -0.527    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.349%)  route 0.253ns (57.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/Q
                         net (fo=8, routed)           0.253    -0.223    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.178 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                         clock pessimism             -0.228    -0.618    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092    -0.526    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.243%)  route 0.232ns (47.757%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.454 f  debug_module_i/Clock_div_0/U0/cntval_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.334    debug_module_i/Clock_div_0/U0/cntval[5]
    SLICE_X46Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_2/O
                         net (fo=19, routed)          0.113    -0.176    debug_module_i/Clock_div_0/U0/temp_800hz_i_2_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.131 r  debug_module_i/Clock_div_0/U0/cntval[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    debug_module_i/Clock_div_0/U0/cntval[7]_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/C
                         clock pessimism             -0.212    -0.602    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.121    -0.481    debug_module_i/Clock_div_0/U0/cntval_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.283%)  route 0.279ns (54.717%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  debug_module_i/Clock_div_0/U0/cntval_reg[14]/Q
                         net (fo=2, routed)           0.135    -0.342    debug_module_i/Clock_div_0/U0/cntval[14]
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          0.144    -0.152    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.107 r  debug_module_i/Clock_div_0/U0/cntval[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    debug_module_i/Clock_div_0/U0/cntval[14]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
                         clock pessimism             -0.229    -0.618    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.092    -0.526    debug_module_i/Clock_div_0/U0/cntval_reg[14]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_debug_module_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  debug_module_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X48Y45    debug_module_i/Clock_div_0/U0/cntval_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X44Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y46    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_debug_module_clk_wiz_0_0_1
  To Clock:  clkfbout_debug_module_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_debug_module_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  debug_module_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_debug_module_clk_wiz_0_0_1
  To Clock:  clk_out1_debug_module_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.446ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.861ns (54.530%)  route 1.552ns (45.470%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.557ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.667    -2.557    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.456    -2.101 r  debug_module_i/Clock_div_0/U0/cntval_reg[1]/Q
                         net (fo=2, routed)           0.600    -1.501    debug_module_i/Clock_div_0/U0/cntval[1]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.845 r  debug_module_i/Clock_div_0/U0/cntval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.845    debug_module_i/Clock_div_0/U0/cntval_reg[4]_i_2_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.731 r  debug_module_i/Clock_div_0/U0/cntval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.731    debug_module_i/Clock_div_0/U0/cntval_reg[8]_i_2_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.617 r  debug_module_i/Clock_div_0/U0/cntval_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.617    debug_module_i/Clock_div_0/U0/cntval_reg[12]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.395 r  debug_module_i/Clock_div_0/U0/cntval_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.951     0.556    debug_module_i/Clock_div_0/U0/cntval_reg[15]_i_3_n_7
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.299     0.855 r  debug_module_i/Clock_div_0/U0/cntval[13]_i_1/O
                         net (fo=1, routed)           0.000     0.855    debug_module_i/Clock_div_0/U0/cntval[13]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/C
                         clock pessimism             -0.389    17.419    
                         clock uncertainty           -0.149    17.270    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.031    17.301    debug_module_i/Clock_div_0/U0/cntval_reg[13]
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 16.446    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.526ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.766ns (23.235%)  route 2.531ns (76.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.193ns = ( 17.807 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518    -2.038 r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.230    debug_module_i/Clock_div_0/U0/cntval[4]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124    -1.106 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_2/O
                         net (fo=19, routed)          1.723     0.616    debug_module_i/Clock_div_0/U0/temp_800hz_i_2_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124     0.740 r  debug_module_i/Clock_div_0/U0/cntval[3]_i_1/O
                         net (fo=1, routed)           0.000     0.740    debug_module_i/Clock_div_0/U0/cntval[3]_i_1_n_0
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.493    17.807    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[3]/C
                         clock pessimism             -0.423    17.384    
                         clock uncertainty           -0.149    17.235    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    17.266    debug_module_i/Clock_div_0/U0/cntval_reg[3]
  -------------------------------------------------------------------
                         required time                         17.266    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 16.526    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.828ns (27.178%)  route 2.219ns (72.822%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/Q
                         net (fo=2, routed)           0.695    -1.405    debug_module_i/Clock_div_0/U0/cntval_1MHz[4]
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124    -1.281 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_3/O
                         net (fo=4, routed)           0.517    -0.764    debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124    -0.640 r  debug_module_i/Clock_div_0/U0/temp_1MHz_i_2/O
                         net (fo=6, routed)           0.604    -0.036    debug_module_i/Clock_div_0/U0/temp_1MHz_i_2_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.088 r  debug_module_i/Clock_div_0/U0/cntval[15]_i_1/O
                         net (fo=16, routed)          0.403     0.490    debug_module_i/Clock_div_0/U0/cntval[15]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    17.031    debug_module_i/Clock_div_0/U0/cntval_reg[12]
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 16.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.490 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/Q
                         net (fo=3, routed)           0.084    -0.406    debug_module_i/Clock_div_0/U0/cntval_1MHz[3]
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.099    -0.307 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    debug_module_i/Clock_div_0/U0/cntval_1MHz[4]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092    -0.377    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.838%)  route 0.153ns (45.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.153    -0.323    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    debug_module_i/Clock_div_0/U0/cntval_1MHz[0]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
                         clock pessimism             -0.215    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092    -0.364    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.000%)  route 0.152ns (45.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.152    -0.324    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_2_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
                         clock pessimism             -0.215    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.091    -0.365    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.298%)  route 0.177ns (48.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/Q
                         net (fo=8, routed)           0.177    -0.300    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.045    -0.255 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debug_module_i/Clock_div_0/U0/cntval_1MHz[5]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
                         clock pessimism             -0.215    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092    -0.364    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/temp_800hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.561    -0.619    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/Q
                         net (fo=6, routed)           0.168    -0.309    debug_module_i/Clock_div_0/U0/clk_out_400Hz
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debug_module_i/Clock_div_0/U0/temp_800hz_i_1_n_0
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
                         clock pessimism             -0.229    -0.619    
                         clock uncertainty            0.149    -0.470    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.091    -0.379    debug_module_i/Clock_div_0/U0/temp_800hz_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.187ns (42.704%)  route 0.251ns (57.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.226    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.046    -0.180 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    debug_module_i/Clock_div_0/U0/cntval_1MHz[3]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.107    -0.362    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.573%)  route 0.251ns (57.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.226    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.091    -0.378    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.349%)  route 0.253ns (57.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/Q
                         net (fo=8, routed)           0.253    -0.223    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.178 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092    -0.377    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.243%)  route 0.232ns (47.757%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.454 f  debug_module_i/Clock_div_0/U0/cntval_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.334    debug_module_i/Clock_div_0/U0/cntval[5]
    SLICE_X46Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_2/O
                         net (fo=19, routed)          0.113    -0.176    debug_module_i/Clock_div_0/U0/temp_800hz_i_2_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.131 r  debug_module_i/Clock_div_0/U0/cntval[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    debug_module_i/Clock_div_0/U0/cntval[7]_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/C
                         clock pessimism             -0.212    -0.602    
                         clock uncertainty            0.149    -0.453    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.121    -0.332    debug_module_i/Clock_div_0/U0/cntval_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.283%)  route 0.279ns (54.717%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  debug_module_i/Clock_div_0/U0/cntval_reg[14]/Q
                         net (fo=2, routed)           0.135    -0.342    debug_module_i/Clock_div_0/U0/cntval[14]
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          0.144    -0.152    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.107 r  debug_module_i/Clock_div_0/U0/cntval[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    debug_module_i/Clock_div_0/U0/cntval[14]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
                         clock pessimism             -0.229    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.092    -0.377    debug_module_i/Clock_div_0/U0/cntval_reg[14]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_debug_module_clk_wiz_0_0
  To Clock:  clk_out1_debug_module_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.296ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.733ns (23.763%)  route 2.352ns (76.237%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.526     0.528    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X44Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                 16.296    

Slack (MET) :             16.446ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.861ns (54.530%)  route 1.552ns (45.470%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.557ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.667    -2.557    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.456    -2.101 r  debug_module_i/Clock_div_0/U0/cntval_reg[1]/Q
                         net (fo=2, routed)           0.600    -1.501    debug_module_i/Clock_div_0/U0/cntval[1]
    SLICE_X47Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    -0.845 r  debug_module_i/Clock_div_0/U0/cntval_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.845    debug_module_i/Clock_div_0/U0/cntval_reg[4]_i_2_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.731 r  debug_module_i/Clock_div_0/U0/cntval_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.731    debug_module_i/Clock_div_0/U0/cntval_reg[8]_i_2_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.617 r  debug_module_i/Clock_div_0/U0/cntval_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.617    debug_module_i/Clock_div_0/U0/cntval_reg[12]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    -0.395 r  debug_module_i/Clock_div_0/U0/cntval_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.951     0.556    debug_module_i/Clock_div_0/U0/cntval_reg[15]_i_3_n_7
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.299     0.855 r  debug_module_i/Clock_div_0/U0/cntval[13]_i_1/O
                         net (fo=1, routed)           0.000     0.855    debug_module_i/Clock_div_0/U0/cntval[13]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/C
                         clock pessimism             -0.389    17.419    
                         clock uncertainty           -0.149    17.270    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.031    17.301    debug_module_i/Clock_div_0/U0/cntval_reg[13]
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                          -0.855    
  -------------------------------------------------------------------
                         slack                                 16.446    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.485ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.733ns (25.316%)  route 2.162ns (74.684%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/Q
                         net (fo=2, routed)           0.815    -1.285    debug_module_i/Clock_div_0/U0/cntval[12]
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124    -1.161 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          1.011    -0.150    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.153     0.003 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_1/O
                         net (fo=7, routed)           0.336     0.339    debug_module_i/Clock_div_0/U0/cntval_1MHz_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X45Y46         FDCE (Setup_fdce_C_CE)      -0.412    16.824    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                 16.485    

Slack (MET) :             16.526ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.766ns (23.235%)  route 2.531ns (76.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.193ns = ( 17.807 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDCE (Prop_fdce_C_Q)         0.518    -2.038 r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/Q
                         net (fo=2, routed)           0.808    -1.230    debug_module_i/Clock_div_0/U0/cntval[4]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124    -1.106 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_2/O
                         net (fo=19, routed)          1.723     0.616    debug_module_i/Clock_div_0/U0/temp_800hz_i_2_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I0_O)        0.124     0.740 r  debug_module_i/Clock_div_0/U0/cntval[3]_i_1/O
                         net (fo=1, routed)           0.000     0.740    debug_module_i/Clock_div_0/U0/cntval[3]_i_1_n_0
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.493    17.807    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[3]/C
                         clock pessimism             -0.423    17.384    
                         clock uncertainty           -0.149    17.235    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    17.266    debug_module_i/Clock_div_0/U0/cntval_reg[3]
  -------------------------------------------------------------------
                         required time                         17.266    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 16.526    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@20.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.828ns (27.178%)  route 2.219ns (72.822%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns = ( 17.808 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.556ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.668    -2.556    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.456    -2.100 f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/Q
                         net (fo=2, routed)           0.695    -1.405    debug_module_i/Clock_div_0/U0/cntval_1MHz[4]
    SLICE_X45Y46         LUT2 (Prop_lut2_I1_O)        0.124    -1.281 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_3/O
                         net (fo=4, routed)           0.517    -0.764    debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_3_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I4_O)        0.124    -0.640 r  debug_module_i/Clock_div_0/U0/temp_1MHz_i_2/O
                         net (fo=6, routed)           0.604    -0.036    debug_module_i/Clock_div_0/U0/temp_1MHz_i_2_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.124     0.088 r  debug_module_i/Clock_div_0/U0/cntval[15]_i_1/O
                         net (fo=16, routed)          0.403     0.490    debug_module_i/Clock_div_0/U0/cntval[15]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    14.215 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    16.222    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.313 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    17.808    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C
                         clock pessimism             -0.423    17.385    
                         clock uncertainty           -0.149    17.236    
    SLICE_X48Y47         FDCE (Setup_fdce_C_CE)      -0.205    17.031    debug_module_i/Clock_div_0/U0/cntval_reg[12]
  -------------------------------------------------------------------
                         required time                         17.031    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 16.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.128    -0.490 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/Q
                         net (fo=3, routed)           0.084    -0.406    debug_module_i/Clock_div_0/U0/cntval_1MHz[3]
    SLICE_X45Y46         LUT6 (Prop_lut6_I5_O)        0.099    -0.307 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    debug_module_i/Clock_div_0/U0/cntval_1MHz[4]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092    -0.377    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.838%)  route 0.153ns (45.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.153    -0.323    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    debug_module_i/Clock_div_0/U0/cntval_1MHz[0]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C
                         clock pessimism             -0.215    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092    -0.364    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.000%)  route 0.152ns (45.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.152    -0.324    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.279 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.279    debug_module_i/Clock_div_0/U0/cntval_1MHz[6]_i_2_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C
                         clock pessimism             -0.215    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.091    -0.365    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.298%)  route 0.177ns (48.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/Q
                         net (fo=8, routed)           0.177    -0.300    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]
    SLICE_X44Y46         LUT5 (Prop_lut5_I3_O)        0.045    -0.255 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debug_module_i/Clock_div_0/U0/cntval_1MHz[5]_i_1_n_0
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C
                         clock pessimism             -0.215    -0.605    
                         clock uncertainty            0.149    -0.456    
    SLICE_X44Y46         FDCE (Hold_fdce_C_D)         0.092    -0.364    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/temp_800hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.561    -0.619    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/Q
                         net (fo=6, routed)           0.168    -0.309    debug_module_i/Clock_div_0/U0/clk_out_400Hz
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_1/O
                         net (fo=1, routed)           0.000    -0.264    debug_module_i/Clock_div_0/U0/temp_800hz_i_1_n_0
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C
                         clock pessimism             -0.229    -0.619    
                         clock uncertainty            0.149    -0.470    
    SLICE_X49Y45         FDCE (Hold_fdce_C_D)         0.091    -0.379    debug_module_i/Clock_div_0/U0/temp_800hz_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.187ns (42.704%)  route 0.251ns (57.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.226    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.046    -0.180 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    debug_module_i/Clock_div_0/U0/cntval_1MHz[3]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.107    -0.362    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.573%)  route 0.251ns (57.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/Q
                         net (fo=7, routed)           0.251    -0.226    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.045    -0.181 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    debug_module_i/Clock_div_0/U0/cntval_1MHz[2]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.091    -0.378    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.349%)  route 0.253ns (57.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/Q
                         net (fo=8, routed)           0.253    -0.223    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.045    -0.178 r  debug_module_i/Clock_div_0/U0/cntval_1MHz[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    debug_module_i/Clock_div_0/U0/cntval_1MHz[1]_i_1_n_0
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C
                         clock pessimism             -0.228    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X45Y46         FDCE (Hold_fdce_C_D)         0.092    -0.377    debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.254ns (52.243%)  route 0.232ns (47.757%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.454 f  debug_module_i/Clock_div_0/U0/cntval_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.334    debug_module_i/Clock_div_0/U0/cntval[5]
    SLICE_X46Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.289 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_2/O
                         net (fo=19, routed)          0.113    -0.176    debug_module_i/Clock_div_0/U0/temp_800hz_i_2_n_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I0_O)        0.045    -0.131 r  debug_module_i/Clock_div_0/U0/cntval[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    debug_module_i/Clock_div_0/U0/cntval[7]_i_1_n_0
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/C
                         clock pessimism             -0.212    -0.602    
                         clock uncertainty            0.149    -0.453    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.121    -0.332    debug_module_i/Clock_div_0/U0/cntval_reg[7]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_debug_module_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_debug_module_clk_wiz_0_0_1 rise@0.000ns - clk_out1_debug_module_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.283%)  route 0.279ns (54.717%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.562    -0.618    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  debug_module_i/Clock_div_0/U0/cntval_reg[14]/Q
                         net (fo=2, routed)           0.135    -0.342    debug_module_i/Clock_div_0/U0/cntval[14]
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.045    -0.297 r  debug_module_i/Clock_div_0/U0/temp_800hz_i_4/O
                         net (fo=19, routed)          0.144    -0.152    debug_module_i/Clock_div_0/U0/temp_800hz_i_4_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.107 r  debug_module_i/Clock_div_0/U0/cntval[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    debug_module_i/Clock_div_0/U0/cntval[14]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C
                         clock pessimism             -0.229    -0.618    
                         clock uncertainty            0.149    -0.469    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.092    -0.377    debug_module_i/Clock_div_0/U0/cntval_reg[14]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.270    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           176 Endpoints
Min Delay           176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debug_module_i/seg_buff_0/U0/buff_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sgmnt[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.161ns  (logic 4.902ns (43.918%)  route 6.259ns (56.082%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         LDCE                         0.000     0.000 r  debug_module_i/seg_buff_0/U0/buff_reg[4]/G
    SLICE_X50Y46         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  debug_module_i/seg_buff_0/U0/buff_reg[4]/Q
                         net (fo=1, routed)           0.889     1.685    debug_module_i/segment_test_2_0/U0/distance[4]
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.809 r  debug_module_i/segment_test_2_0/U0/sgmnt[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.970     2.779    debug_module_i/segment_test_2_0/U0/sel0[0]
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.152     2.931 r  debug_module_i/segment_test_2_0/U0/sgmnt[3]_INST_0/O
                         net (fo=1, routed)           4.401     7.331    sgmnt_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.830    11.161 r  sgmnt_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.161    sgmnt[3]
    Y17                                                               r  sgmnt[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/seg_buff_0/U0/buff_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sgmnt[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.026ns  (logic 4.668ns (42.335%)  route 6.358ns (57.665%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         LDCE                         0.000     0.000 r  debug_module_i/seg_buff_0/U0/buff_reg[4]/G
    SLICE_X50Y46         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  debug_module_i/seg_buff_0/U0/buff_reg[4]/Q
                         net (fo=1, routed)           0.889     1.685    debug_module_i/segment_test_2_0/U0/distance[4]
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.809 r  debug_module_i/segment_test_2_0/U0/sgmnt[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.970     2.779    debug_module_i/segment_test_2_0/U0/sel0[0]
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.124     2.903 r  debug_module_i/segment_test_2_0/U0/sgmnt[2]_INST_0/O
                         net (fo=1, routed)           4.499     7.402    sgmnt_OBUF[2]
    Y16                  OBUF (Prop_obuf_I_O)         3.624    11.026 r  sgmnt_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.026    sgmnt[2]
    Y16                                                               r  sgmnt[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/segment_test_2_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sgmnt[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 4.257ns (39.355%)  route 6.560ns (60.645%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE                         0.000     0.000 r  debug_module_i/segment_test_2_0/U0/counter_reg[0]/C
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debug_module_i/segment_test_2_0/U0/counter_reg[0]/Q
                         net (fo=10, routed)          1.574     2.030    debug_module_i/segment_test_2_0/U0/counter[0]
    SLICE_X52Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.154 r  debug_module_i/segment_test_2_0/U0/sgmnt[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.841     2.995    debug_module_i/segment_test_2_0/U0/sel0[2]
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.124     3.119 r  debug_module_i/segment_test_2_0/U0/sgmnt[4]_INST_0/O
                         net (fo=1, routed)           4.145     7.264    sgmnt_OBUF[4]
    U18                  OBUF (Prop_obuf_I_O)         3.553    10.817 r  sgmnt_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.817    sgmnt[4]
    U18                                                               r  sgmnt[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/seg_buff_0/U0/buff_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sgmnt[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.704ns  (logic 4.853ns (45.343%)  route 5.850ns (54.657%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         LDCE                         0.000     0.000 r  debug_module_i/seg_buff_0/U0/buff_reg[4]/G
    SLICE_X50Y46         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  debug_module_i/seg_buff_0/U0/buff_reg[4]/Q
                         net (fo=1, routed)           0.889     1.685    debug_module_i/segment_test_2_0/U0/distance[4]
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.809 r  debug_module_i/segment_test_2_0/U0/sgmnt[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.967     2.776    debug_module_i/segment_test_2_0/U0/sel0[0]
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.152     2.928 r  debug_module_i/segment_test_2_0/U0/sgmnt[0]_INST_0/O
                         net (fo=1, routed)           3.994     6.922    sgmnt_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.781    10.704 r  sgmnt_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.704    sgmnt[0]
    Y18                                                               r  sgmnt[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/segment_test_2_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sgmnt[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.656ns  (logic 4.482ns (42.063%)  route 6.174ns (57.937%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE                         0.000     0.000 r  debug_module_i/segment_test_2_0/U0/counter_reg[0]/C
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debug_module_i/segment_test_2_0/U0/counter_reg[0]/Q
                         net (fo=10, routed)          1.574     2.030    debug_module_i/segment_test_2_0/U0/counter[0]
    SLICE_X52Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.154 r  debug_module_i/segment_test_2_0/U0/sgmnt[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.841     2.995    debug_module_i/segment_test_2_0/U0/sel0[2]
    SLICE_X52Y49         LUT4 (Prop_lut4_I3_O)        0.154     3.149 r  debug_module_i/segment_test_2_0/U0/sgmnt[5]_INST_0/O
                         net (fo=1, routed)           3.758     6.908    sgmnt_OBUF[5]
    W18                  OBUF (Prop_obuf_I_O)         3.748    10.656 r  sgmnt_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.656    sgmnt[5]
    W18                                                               r  sgmnt[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/segment_test_2_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.465ns  (logic 4.462ns (42.633%)  route 6.004ns (57.367%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE                         0.000     0.000 r  debug_module_i/segment_test_2_0/U0/counter_reg[1]/C
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debug_module_i/segment_test_2_0/U0/counter_reg[1]/Q
                         net (fo=9, routed)           1.040     1.459    debug_module_i/segment_test_2_0/U0/counter[1]
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.327     1.786 r  debug_module_i/segment_test_2_0/U0/control_seg[0]_INST_0/O
                         net (fo=1, routed)           4.964     6.750    control_seg_OBUF[0]
    F19                  OBUF (Prop_obuf_I_O)         3.716    10.465 r  control_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.465    control_seg[0]
    F19                                                               r  control_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/seg_buff_0/U0/buff_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            sgmnt[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.425ns  (logic 4.586ns (43.985%)  route 5.840ns (56.015%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         LDCE                         0.000     0.000 r  debug_module_i/seg_buff_0/U0/buff_reg[9]/G
    SLICE_X50Y49         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  debug_module_i/seg_buff_0/U0/buff_reg[9]/Q
                         net (fo=1, routed)           1.119     1.915    debug_module_i/segment_test_2_0/U0/distance[9]
    SLICE_X50Y49         LUT6 (Prop_lut6_I5_O)        0.124     2.039 r  debug_module_i/segment_test_2_0/U0/sgmnt[6]_INST_0_i_4/O
                         net (fo=7, routed)           0.830     2.869    debug_module_i/segment_test_2_0/U0/sel0[1]
    SLICE_X52Y48         LUT4 (Prop_lut4_I3_O)        0.124     2.993 r  debug_module_i/segment_test_2_0/U0/sgmnt[6]_INST_0/O
                         net (fo=1, routed)           3.890     6.884    sgmnt_OBUF[6]
    W19                  OBUF (Prop_obuf_I_O)         3.542    10.425 r  sgmnt_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.425    sgmnt[6]
    W19                                                               r  sgmnt[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/seg_buff_0/U0/buff_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            sgmnt[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.360ns  (logic 4.617ns (44.567%)  route 5.743ns (55.433%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         LDCE                         0.000     0.000 r  debug_module_i/seg_buff_0/U0/buff_reg[4]/G
    SLICE_X50Y46         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 r  debug_module_i/seg_buff_0/U0/buff_reg[4]/Q
                         net (fo=1, routed)           0.889     1.685    debug_module_i/segment_test_2_0/U0/distance[4]
    SLICE_X52Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.809 r  debug_module_i/segment_test_2_0/U0/sgmnt[6]_INST_0_i_3/O
                         net (fo=7, routed)           0.967     2.776    debug_module_i/segment_test_2_0/U0/sel0[0]
    SLICE_X52Y49         LUT4 (Prop_lut4_I1_O)        0.124     2.900 r  debug_module_i/segment_test_2_0/U0/sgmnt[1]_INST_0/O
                         net (fo=1, routed)           3.887     6.787    sgmnt_OBUF[1]
    Y19                  OBUF (Prop_obuf_I_O)         3.573    10.360 r  sgmnt_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.360    sgmnt[1]
    Y19                                                               r  sgmnt[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/segment_test_2_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 4.278ns (43.803%)  route 5.488ns (56.197%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE                         0.000     0.000 r  debug_module_i/segment_test_2_0/U0/counter_reg[1]/C
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debug_module_i/segment_test_2_0/U0/counter_reg[1]/Q
                         net (fo=9, routed)           1.040     1.459    debug_module_i/segment_test_2_0/U0/counter[1]
    SLICE_X49Y45         LUT2 (Prop_lut2_I0_O)        0.299     1.758 r  debug_module_i/segment_test_2_0/U0/control_seg[1]_INST_0/O
                         net (fo=1, routed)           4.448     6.206    control_seg_OBUF[1]
    V10                  OBUF (Prop_obuf_I_O)         3.560     9.765 r  control_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.765    control_seg[1]
    V10                                                               r  control_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/segment_test_2_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            control_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.277ns  (logic 4.340ns (46.779%)  route 4.937ns (53.221%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE                         0.000     0.000 r  debug_module_i/segment_test_2_0/U0/counter_reg[1]/C
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  debug_module_i/segment_test_2_0/U0/counter_reg[1]/Q
                         net (fo=9, routed)           0.840     1.259    debug_module_i/segment_test_2_0/U0/counter[1]
    SLICE_X49Y45         LUT2 (Prop_lut2_I1_O)        0.299     1.558 r  debug_module_i/segment_test_2_0/U0/control_seg[2]_INST_0/O
                         net (fo=1, routed)           4.098     5.655    control_seg_OBUF[2]
    V8                   OBUF (Prop_obuf_I_O)         3.622     9.277 r  control_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.277    control_seg[2]
    V8                                                                r  control_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debug_module_i/echo_analyzer_0/U0/reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/counter_reg[6]/C
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debug_module_i/echo_analyzer_0/U0/counter_reg[6]/Q
                         net (fo=2, routed)           0.112     0.253    debug_module_i/echo_analyzer_0/U0/counter_reg[6]
    SLICE_X52Y46         LDCE                                         r  debug_module_i/echo_analyzer_0/U0/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debug_module_i/echo_analyzer_0/U0/reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/counter_reg[12]/C
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debug_module_i/echo_analyzer_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.114     0.255    debug_module_i/echo_analyzer_0/U0/counter_reg[12]
    SLICE_X52Y48         LDCE                                         r  debug_module_i/echo_analyzer_0/U0/reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debug_module_i/echo_analyzer_0/U0/reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/counter_reg[13]/C
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debug_module_i/echo_analyzer_0/U0/counter_reg[13]/Q
                         net (fo=2, routed)           0.116     0.257    debug_module_i/echo_analyzer_0/U0/counter_reg[13]
    SLICE_X50Y48         LDCE                                         r  debug_module_i/echo_analyzer_0/U0/reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debug_module_i/echo_analyzer_0/U0/reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/counter_reg[11]/C
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debug_module_i/echo_analyzer_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.121     0.262    debug_module_i/echo_analyzer_0/U0/counter_reg[11]
    SLICE_X50Y47         LDCE                                         r  debug_module_i/echo_analyzer_0/U0/reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/reg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            debug_module_i/seg_buff_0/U0/buff_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.158ns (60.172%)  route 0.105ns (39.828%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         LDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/reg_reg[4]/G
    SLICE_X52Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  debug_module_i/echo_analyzer_0/U0/reg_reg[4]/Q
                         net (fo=1, routed)           0.105     0.263    debug_module_i/seg_buff_0/U0/reg_buf[4]
    SLICE_X50Y46         LDCE                                         r  debug_module_i/seg_buff_0/U0/buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            debug_module_i/echo_analyzer_0/U0/reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/counter_reg[5]/C
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  debug_module_i/echo_analyzer_0/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.128     0.269    debug_module_i/echo_analyzer_0/U0/counter_reg[5]
    SLICE_X50Y48         LDCE                                         r  debug_module_i/echo_analyzer_0/U0/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/reg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            debug_module_i/seg_buff_0/U0/buff_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.158ns (58.339%)  route 0.113ns (41.661%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         LDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/reg_reg[3]/G
    SLICE_X52Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  debug_module_i/echo_analyzer_0/U0/reg_reg[3]/Q
                         net (fo=1, routed)           0.113     0.271    debug_module_i/seg_buff_0/U0/reg_buf[3]
    SLICE_X53Y46         LDCE                                         r  debug_module_i/seg_buff_0/U0/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/reg_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            debug_module_i/seg_buff_0/U0/buff_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.158ns (57.911%)  route 0.115ns (42.089%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         LDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/reg_reg[12]/G
    SLICE_X52Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  debug_module_i/echo_analyzer_0/U0/reg_reg[12]/Q
                         net (fo=1, routed)           0.115     0.273    debug_module_i/seg_buff_0/U0/reg_buf[12]
    SLICE_X52Y47         LDCE                                         r  debug_module_i/seg_buff_0/U0/buff_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/reg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            debug_module_i/seg_buff_0/U0/buff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.753%)  route 0.116ns (42.247%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         LDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/reg_reg[0]/G
    SLICE_X52Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  debug_module_i/echo_analyzer_0/U0/reg_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    debug_module_i/seg_buff_0/U0/reg_buf[0]
    SLICE_X53Y46         LDCE                                         r  debug_module_i/seg_buff_0/U0/buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debug_module_i/echo_analyzer_0/U0/reg_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            debug_module_i/seg_buff_0/U0/buff_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.158ns (56.949%)  route 0.119ns (43.051%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         LDCE                         0.000     0.000 r  debug_module_i/echo_analyzer_0/U0/reg_reg[10]/G
    SLICE_X52Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  debug_module_i/echo_analyzer_0/U0/reg_reg[10]/Q
                         net (fo=1, routed)           0.119     0.277    debug_module_i/seg_buff_0/U0/reg_buf[10]
    SLICE_X52Y47         LDCE                                         r  debug_module_i/seg_buff_0/U0/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_debug_module_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_debug_module_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 0.029ns (1.660%)  route 1.718ns (98.340%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_debug_module_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    20.406 f  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.903    17.984 f  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.768    18.752    debug_module_i/clk_wiz_0/inst/clkfbout_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.781 f  debug_module_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.950    19.731    debug_module_i/clk_wiz_0/inst/clkfbout_buf_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_debug_module_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.890ns  (logic 0.091ns (2.339%)  route 3.799ns (97.661%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.350ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clkfbout_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.792    -1.895    debug_module_i/clk_wiz_0/inst/clkfbout_buf_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_debug_module_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_debug_module_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 0.029ns (1.660%)  route 1.718ns (98.340%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.348ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_debug_module_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    20.406 f  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.903    17.984 f  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.768    18.752    debug_module_i/clk_wiz_0/inst/clkfbout_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.781 f  debug_module_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.950    19.731    debug_module_i/clk_wiz_0/inst/clkfbout_buf_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_debug_module_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.890ns  (logic 0.091ns (2.339%)  route 3.799ns (97.661%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.348ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clkfbout_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.792    -1.895    debug_module_i/clk_wiz_0/inst/clkfbout_buf_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_debug_module_clk_wiz_0_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.711ns  (logic 1.463ns (21.804%)  route 5.248ns (78.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.248     6.711    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X44Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.711ns  (logic 1.463ns (21.804%)  route 5.248ns (78.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.248     6.711    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X44Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.711ns  (logic 1.463ns (21.804%)  route 5.248ns (78.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.248     6.711    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X44Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.463ns (21.818%)  route 5.244ns (78.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.244     6.707    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X45Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.463ns (21.818%)  route 5.244ns (78.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.244     6.707    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X45Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.463ns (21.818%)  route 5.244ns (78.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.244     6.707    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X45Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.463ns (21.818%)  route 5.244ns (78.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.244     6.707    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X45Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.463ns (22.187%)  route 5.132ns (77.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.132     6.596    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    -2.191    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[10]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.463ns (22.187%)  route 5.132ns (77.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.132     6.596    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    -2.191    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[11]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.463ns (22.187%)  route 5.132ns (77.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.405ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.132     6.596    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    -2.191    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.363ns  (logic 0.231ns (9.794%)  route 2.131ns (90.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.131     2.363    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X48Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.363ns  (logic 0.231ns (9.794%)  route 2.131ns (90.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.131     2.363    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X48Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.363ns  (logic 0.231ns (9.794%)  route 2.131ns (90.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.131     2.363    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X48Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.473ns  (logic 0.231ns (9.356%)  route 2.242ns (90.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.242     2.473    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y45         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.473ns  (logic 0.231ns (9.356%)  route 2.242ns (90.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.242     2.473    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y45         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[6]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.473ns  (logic 0.231ns (9.356%)  route 2.242ns (90.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.242     2.473    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y45         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/temp_1MHz_reg/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.483ns  (logic 0.231ns (9.318%)  route 2.252ns (90.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.252     2.483    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X48Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/temp_1MHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_1MHz_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.484ns  (logic 0.231ns (9.317%)  route 2.252ns (90.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.252     2.484    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[5]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.484ns  (logic 0.231ns (9.317%)  route 2.252ns (90.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.252     2.484    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[8]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/temp_800hz_reg/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.484ns  (logic 0.231ns (9.315%)  route 2.253ns (90.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.253     2.484    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X49Y45         FDCE                                         f  debug_module_i/Clock_div_0/U0/temp_800hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_debug_module_clk_wiz_0_0_1

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.711ns  (logic 1.463ns (21.804%)  route 5.248ns (78.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.248     6.711    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X44Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[0]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.711ns  (logic 1.463ns (21.804%)  route 5.248ns (78.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.248     6.711    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X44Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[5]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.711ns  (logic 1.463ns (21.804%)  route 5.248ns (78.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.248     6.711    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X44Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X44Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[6]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.463ns (21.818%)  route 5.244ns (78.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.244     6.707    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X45Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[1]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.463ns (21.818%)  route 5.244ns (78.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.244     6.707    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X45Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[2]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.463ns (21.818%)  route 5.244ns (78.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.244     6.707    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X45Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[3]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.707ns  (logic 1.463ns (21.818%)  route 5.244ns (78.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.244     6.707    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X45Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.494    -2.192    debug_module_i/Clock_div_0/U0/clk
    SLICE_X45Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_1MHz_reg[4]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.463ns (22.187%)  route 5.132ns (77.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.132     6.596    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    -2.191    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[10]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.463ns (22.187%)  route 5.132ns (77.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.132     6.596    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    -2.191    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[11]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.596ns  (logic 1.463ns (22.187%)  route 5.132ns (77.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          5.132     6.596    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          1.495    -2.191    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.363ns  (logic 0.231ns (9.794%)  route 2.131ns (90.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.131     2.363    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X48Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[12]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.363ns  (logic 0.231ns (9.794%)  route 2.131ns (90.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.131     2.363    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X48Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[13]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.363ns  (logic 0.231ns (9.794%)  route 2.131ns (90.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.131     2.363    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X48Y47         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.830    -0.389    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[14]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.473ns  (logic 0.231ns (9.356%)  route 2.242ns (90.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.242     2.473    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y45         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[4]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.473ns  (logic 0.231ns (9.356%)  route 2.242ns (90.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.242     2.473    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y45         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[6]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.473ns  (logic 0.231ns (9.356%)  route 2.242ns (90.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.242     2.473    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y45         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[7]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/temp_1MHz_reg/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.483ns  (logic 0.231ns (9.318%)  route 2.252ns (90.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.252     2.483    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X48Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/temp_1MHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X48Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_1MHz_reg/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.484ns  (logic 0.231ns (9.317%)  route 2.252ns (90.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.252     2.484    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[5]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/cntval_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.484ns  (logic 0.231ns (9.317%)  route 2.252ns (90.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.252     2.484    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X46Y46         FDCE                                         f  debug_module_i/Clock_div_0/U0/cntval_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X46Y46         FDCE                                         r  debug_module_i/Clock_div_0/U0/cntval_reg[8]/C

Slack:                    inf
  Source:                 nrst
                            (input port)
  Destination:            debug_module_i/Clock_div_0/U0/temp_800hz_reg/CLR
                            (removal check against rising-edge clock clk_out1_debug_module_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.484ns  (logic 0.231ns (9.315%)  route 2.253ns (90.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  nrst (IN)
                         net (fo=0)                   0.000     0.000    nrst
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  nrst_IBUF_inst/O
                         net (fo=25, routed)          2.253     2.484    debug_module_i/Clock_div_0/U0/nrst
    SLICE_X49Y45         FDCE                                         f  debug_module_i/Clock_div_0/U0/temp_800hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_debug_module_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    debug_module_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  debug_module_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    debug_module_i/clk_wiz_0/inst/clk_in1_debug_module_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  debug_module_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    debug_module_i/clk_wiz_0/inst/clk_out1_debug_module_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  debug_module_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=25, routed)          0.829    -0.390    debug_module_i/Clock_div_0/U0/clk
    SLICE_X49Y45         FDCE                                         r  debug_module_i/Clock_div_0/U0/temp_800hz_reg/C





