{
  "module_name": "panel-samsung-s6e63m0.c",
  "hash_id": "8a99ba273832ba88387aa72bece13f6b7000858b98c024a60ae0f1c173c47ad2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/panel/panel-samsung-s6e63m0.c",
  "human_readable_source": "\n \n\n#include <drm/drm_modes.h>\n#include <drm/drm_panel.h>\n\n#include <linux/backlight.h>\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/module.h>\n#include <linux/regulator/consumer.h>\n#include <linux/media-bus-format.h>\n\n#include <video/mipi_display.h>\n\n#include \"panel-samsung-s6e63m0.h\"\n\n#define S6E63M0_LCD_ID_VALUE_M2\t\t0xA4\n#define S6E63M0_LCD_ID_VALUE_SM2\t0xB4\n#define S6E63M0_LCD_ID_VALUE_SM2_1\t0xB6\n\n#define NUM_GAMMA_LEVELS\t28\n#define GAMMA_TABLE_COUNT\t23\n\n#define MAX_BRIGHTNESS\t\t(NUM_GAMMA_LEVELS - 1)\n\n \nstatic u8 const s6e63m0_gamma_22[NUM_GAMMA_LEVELS][GAMMA_TABLE_COUNT] = {\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0xA1, 0x51, 0x7B, 0xCE,\n\t  0xCB, 0xC2, 0xC7, 0xCB, 0xBC, 0xDA, 0xDD,\n\t  0xD3, 0x00, 0x53, 0x00, 0x52, 0x00, 0x6F, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x97, 0x58, 0x71, 0xCC,\n\t  0xCB, 0xC0, 0xC5, 0xC9, 0xBA, 0xD9, 0xDC,\n\t  0xD1, 0x00, 0x5B, 0x00, 0x5A, 0x00, 0x7A, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x96, 0x58, 0x72, 0xCB,\n\t  0xCA, 0xBF, 0xC6, 0xC9, 0xBA, 0xD6, 0xD9,\n\t  0xCD, 0x00, 0x61, 0x00, 0x61, 0x00, 0x83, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x91, 0x5E, 0x6E, 0xC9,\n\t  0xC9, 0xBD, 0xC4, 0xC9, 0xB8, 0xD3, 0xD7,\n\t  0xCA, 0x00, 0x69, 0x00, 0x67, 0x00, 0x8D, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x8E, 0x62, 0x6B, 0xC7,\n\t  0xC9, 0xBB, 0xC3, 0xC7, 0xB7, 0xD3, 0xD7,\n\t  0xCA, 0x00, 0x6E, 0x00, 0x6C, 0x00, 0x94, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x89, 0x68, 0x65, 0xC9,\n\t  0xC9, 0xBC, 0xC1, 0xC5, 0xB6, 0xD2, 0xD5,\n\t  0xC9, 0x00, 0x73, 0x00, 0x72, 0x00, 0x9A, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x89, 0x69, 0x64, 0xC7,\n\t  0xC8, 0xBB, 0xC0, 0xC5, 0xB4, 0xD2, 0xD5,\n\t  0xC9, 0x00, 0x77, 0x00, 0x76, 0x00, 0xA0, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x86, 0x69, 0x60, 0xC6,\n\t  0xC8, 0xBA, 0xBF, 0xC4, 0xB4, 0xD0, 0xD4,\n\t  0xC6, 0x00, 0x7C, 0x00, 0x7A, 0x00, 0xA7, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x86, 0x6A, 0x60, 0xC5,\n\t  0xC7, 0xBA, 0xBD, 0xC3, 0xB2, 0xD0, 0xD4,\n\t  0xC5, 0x00, 0x80, 0x00, 0x7E, 0x00, 0xAD, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x82, 0x6B, 0x5E, 0xC4,\n\t  0xC8, 0xB9, 0xBD, 0xC2, 0xB1, 0xCE, 0xD2,\n\t  0xC4, 0x00, 0x85, 0x00, 0x82, 0x00, 0xB3, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x8C, 0x6C, 0x60, 0xC3,\n\t  0xC7, 0xB9, 0xBC, 0xC1, 0xAF, 0xCE, 0xD2,\n\t  0xC3, 0x00, 0x88, 0x00, 0x86, 0x00, 0xB8, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x80, 0x6C, 0x5F, 0xC1,\n\t  0xC6, 0xB7, 0xBC, 0xC1, 0xAE, 0xCD, 0xD0,\n\t  0xC2, 0x00, 0x8C, 0x00, 0x8A, 0x00, 0xBE, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x80, 0x6E, 0x5F, 0xC1,\n\t  0xC6, 0xB6, 0xBC, 0xC0, 0xAE, 0xCC, 0xD0,\n\t  0xC2, 0x00, 0x8F, 0x00, 0x8D, 0x00, 0xC2, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x7F, 0x6E, 0x5F, 0xC0,\n\t  0xC6, 0xB5, 0xBA, 0xBF, 0xAD, 0xCB, 0xCF,\n\t  0xC0, 0x00, 0x94, 0x00, 0x91, 0x00, 0xC8, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x7C, 0x6D, 0x5C, 0xC0,\n\t  0xC6, 0xB4, 0xBB, 0xBE, 0xAD, 0xCA, 0xCF,\n\t  0xC0, 0x00, 0x96, 0x00, 0x94, 0x00, 0xCC, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x7B, 0x6D, 0x5B, 0xC0,\n\t  0xC5, 0xB3, 0xBA, 0xBE, 0xAD, 0xCA, 0xCE,\n\t  0xBF,\t0x00, 0x99, 0x00, 0x97, 0x00, 0xD0, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x7A, 0x6D, 0x59, 0xC1,\n\t  0xC5, 0xB4, 0xB8, 0xBD, 0xAC, 0xC9, 0xCE,\n\t  0xBE, 0x00, 0x9D, 0x00, 0x9A, 0x00, 0xD5, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x79, 0x6D, 0x58, 0xC1,\n\t  0xC4, 0xB4, 0xB6, 0xBD, 0xAA, 0xCA, 0xCD,\n\t  0xBE, 0x00, 0x9F, 0x00, 0x9D, 0x00, 0xD9, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x79, 0x6D, 0x57, 0xC0,\n\t  0xC4, 0xB4, 0xB7, 0xBD, 0xAA, 0xC8, 0xCC,\n\t  0xBD, 0x00, 0xA2, 0x00, 0xA0, 0x00, 0xDD, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x78, 0x6F, 0x58, 0xBF,\n\t  0xC4, 0xB3, 0xB5, 0xBB, 0xA9, 0xC8, 0xCC,\n\t  0xBC, 0x00, 0xA6, 0x00, 0xA3, 0x00, 0xE2, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x75, 0x6F, 0x56, 0xBF,\n\t  0xC3, 0xB2, 0xB6, 0xBB, 0xA8, 0xC7, 0xCB,\n\t  0xBC, 0x00, 0xA8, 0x00, 0xA6, 0x00, 0xE6, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x76, 0x6F, 0x56, 0xC0,\n\t  0xC3, 0xB2, 0xB5, 0xBA, 0xA8, 0xC6, 0xCB,\n\t  0xBB, 0x00, 0xAA, 0x00, 0xA8, 0x00, 0xE9, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x74, 0x6D, 0x54, 0xBF,\n\t  0xC3, 0xB2, 0xB4, 0xBA, 0xA7, 0xC6, 0xCA,\n\t  0xBA, 0x00, 0xAD, 0x00, 0xAB, 0x00, 0xED, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x74, 0x6E, 0x54, 0xBD,\n\t  0xC2, 0xB0, 0xB5, 0xBA, 0xA7, 0xC5, 0xC9,\n\t  0xBA, 0x00, 0xB0, 0x00, 0xAE, 0x00, 0xF1, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x71, 0x6C, 0x50, 0xBD,\n\t  0xC3, 0xB0, 0xB4, 0xB8, 0xA6, 0xC6, 0xC9,\n\t  0xBB, 0x00, 0xB2, 0x00, 0xB1, 0x00, 0xF4, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x6E, 0x6C, 0x4D, 0xBE,\n\t  0xC3, 0xB1, 0xB3, 0xB8, 0xA5, 0xC6, 0xC8,\n\t  0xBB, 0x00, 0xB4, 0x00, 0xB3, 0x00, 0xF7, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x71, 0x70, 0x50, 0xBD,\n\t  0xC1, 0xB0, 0xB2, 0xB8, 0xA4, 0xC6, 0xC7,\n\t  0xBB, 0x00, 0xB6, 0x00, 0xB6, 0x00, 0xFA, },\n\t \n\t{ MCS_PGAMMACTL, 0x02,\n\t  0x18, 0x08, 0x24, 0x70, 0x6E, 0x4E, 0xBC,\n\t  0xC0, 0xAF, 0xB3, 0xB8, 0xA5, 0xC5, 0xC7,\n\t  0xBB, 0x00, 0xB9, 0x00, 0xB8, 0x00, 0xFC, },\n};\n\n#define NUM_ACL_LEVELS 7\n#define ACL_TABLE_COUNT 28\n\nstatic u8 const s6e63m0_acl[NUM_ACL_LEVELS][ACL_TABLE_COUNT] = {\n\t \n\t{ MCS_BCMODE,\n\t  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x00, 0x00, 0x00 },\n\t \n\t{ MCS_BCMODE,\n\t  0x4D, 0x96, 0x1D, 0x00, 0x00, 0x01, 0xDF, 0x00,\n\t  0x00, 0x03, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x01, 0x06, 0x0C, 0x11, 0x16, 0x1C, 0x21, 0x26,\n\t  0x2B, 0x31, 0x36 },\n\t \n\t{ MCS_BCMODE,\n\t  0x4D, 0x96, 0x1D, 0x00, 0x00, 0x01, 0xDF, 0x00,\n\t  0x00, 0x03, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x01, 0x07, 0x0C, 0x12, 0x18, 0x1E, 0x23, 0x29,\n\t  0x2F, 0x34, 0x3A },\n\t \n\t{ MCS_BCMODE,\n\t  0x4D, 0x96, 0x1D, 0x00, 0x00, 0x01, 0xDF, 0x00,\n\t  0x00, 0x03, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x01, 0x07, 0x0D, 0x13, 0x19, 0x1F, 0x25, 0x2B,\n\t  0x31, 0x37, 0x3D },\n\t \n\t{ MCS_BCMODE,\n\t  0x4D, 0x96, 0x1D, 0x00, 0x00, 0x01, 0xDF, 0x00,\n\t  0x00, 0x03, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x01, 0x07, 0x0E, 0x14, 0x1B, 0x21, 0x27, 0x2E,\n\t  0x34, 0x3B, 0x41 },\n\t \n\t{ MCS_BCMODE,\n\t  0x4D, 0x96, 0x1D, 0x00, 0x00, 0x01, 0xDF, 0x00,\n\t  0x00, 0x03, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x01, 0x08, 0x0E, 0x15, 0x1B, 0x22, 0x29, 0x2F,\n\t  0x36, 0x3C, 0x43 },\n\t \n\t{ MCS_BCMODE,\n\t  0x4D, 0x96, 0x1D, 0x00, 0x00, 0x01, 0xDF, 0x00,\n\t  0x00, 0x03, 0x1F, 0x00, 0x00, 0x00, 0x00, 0x00,\n\t  0x01, 0x08, 0x0F, 0x16, 0x1D, 0x24, 0x2A, 0x31,\n\t  0x38, 0x3F, 0x46 },\n};\n\n \nstatic u8 const s6e63m0_acl_per_gamma[NUM_GAMMA_LEVELS] = {\n\t \n\t0, 0, 0, 0,\n\t \n\t1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t \n\t6, 6, 6, 6, 6,\n};\n\n \n#define S6E63M0_ELVSS_LEVELS 5\n\nstatic u8 const s6e63m0_elvss_offsets[S6E63M0_ELVSS_LEVELS] = {\n\t0x00,    \n\t0x0D,    \n\t0x09,    \n\t0x07,    \n\t0x00,    \n};\n\n \nstatic u8 const s6e63m0_elvss_per_gamma[NUM_GAMMA_LEVELS] = {\n\t \n\t1, 1, 1, 1, 1, 1, 1, 1,\n\t \n\t2, 2, 2, 2, 2, 2,\n\t \n\t3, 3, 3, 3,\n\t \n\t4, 4, 4, 4, 4, 4, 4, 4, 4, 4,\n};\n\nstruct s6e63m0 {\n\tstruct device *dev;\n\tvoid *transport_data;\n\tint (*dcs_read)(struct device *dev, void *trsp, const u8 cmd, u8 *val);\n\tint (*dcs_write)(struct device *dev, void *trsp, const u8 *data, size_t len);\n\tstruct drm_panel panel;\n\tstruct backlight_device *bl_dev;\n\tu8 lcd_type;\n\tu8 elvss_pulse;\n\tbool dsi_mode;\n\n\tstruct regulator_bulk_data supplies[2];\n\tstruct gpio_desc *reset_gpio;\n\n\tbool prepared;\n\tbool enabled;\n\n\t \n\tint error;\n};\n\nstatic const struct drm_display_mode default_mode = {\n\t.clock\t\t= 25628,\n\t.hdisplay\t= 480,\n\t.hsync_start\t= 480 + 16,\n\t.hsync_end\t= 480 + 16 + 2,\n\t.htotal\t\t= 480 + 16 + 2 + 16,\n\t.vdisplay\t= 800,\n\t.vsync_start\t= 800 + 28,\n\t.vsync_end\t= 800 + 28 + 2,\n\t.vtotal\t\t= 800 + 28 + 2 + 1,\n\t.width_mm\t= 53,\n\t.height_mm\t= 89,\n\t.flags\t\t= DRM_MODE_FLAG_NVSYNC | DRM_MODE_FLAG_NHSYNC,\n};\n\nstatic inline struct s6e63m0 *panel_to_s6e63m0(struct drm_panel *panel)\n{\n\treturn container_of(panel, struct s6e63m0, panel);\n}\n\nstatic int s6e63m0_clear_error(struct s6e63m0 *ctx)\n{\n\tint ret = ctx->error;\n\n\tctx->error = 0;\n\treturn ret;\n}\n\nstatic void s6e63m0_dcs_read(struct s6e63m0 *ctx, const u8 cmd, u8 *data)\n{\n\tif (ctx->error < 0)\n\t\treturn;\n\n\tctx->error = ctx->dcs_read(ctx->dev, ctx->transport_data, cmd, data);\n}\n\nstatic void s6e63m0_dcs_write(struct s6e63m0 *ctx, const u8 *data, size_t len)\n{\n\tif (ctx->error < 0 || len == 0)\n\t\treturn;\n\n\tctx->error = ctx->dcs_write(ctx->dev, ctx->transport_data, data, len);\n}\n\n#define s6e63m0_dcs_write_seq_static(ctx, seq ...) \\\n\t({ \\\n\t\tstatic const u8 d[] = { seq }; \\\n\t\ts6e63m0_dcs_write(ctx, d, ARRAY_SIZE(d)); \\\n\t})\n\nstatic int s6e63m0_check_lcd_type(struct s6e63m0 *ctx)\n{\n\tu8 id1, id2, id3;\n\tint ret;\n\n\ts6e63m0_dcs_read(ctx, MCS_READ_ID1, &id1);\n\ts6e63m0_dcs_read(ctx, MCS_READ_ID2, &id2);\n\ts6e63m0_dcs_read(ctx, MCS_READ_ID3, &id3);\n\n\tret = s6e63m0_clear_error(ctx);\n\tif (ret) {\n\t\tdev_err(ctx->dev, \"error checking LCD type (%d)\\n\", ret);\n\t\tctx->lcd_type = 0x00;\n\t\treturn ret;\n\t}\n\n\tdev_info(ctx->dev, \"MTP ID: %02x %02x %02x\\n\", id1, id2, id3);\n\n\t \n\tswitch (id2) {\n\tcase S6E63M0_LCD_ID_VALUE_M2:\n\t\tdev_info(ctx->dev, \"detected LCD panel AMS397GE MIPI M2\\n\");\n\t\tctx->elvss_pulse = id3;\n\t\tbreak;\n\tcase S6E63M0_LCD_ID_VALUE_SM2:\n\tcase S6E63M0_LCD_ID_VALUE_SM2_1:\n\t\tdev_info(ctx->dev, \"detected LCD panel AMS397GE MIPI SM2\\n\");\n\t\tctx->elvss_pulse = id3;\n\t\tbreak;\n\tdefault:\n\t\tdev_info(ctx->dev, \"unknown LCD panel type %02x\\n\", id2);\n\t\t \n\t\tctx->elvss_pulse = 0x16;\n\t\tbreak;\n\t}\n\n\tctx->lcd_type = id2;\n\n\treturn 0;\n}\n\nstatic void s6e63m0_init(struct s6e63m0 *ctx)\n{\n\t \n\tif (ctx->dsi_mode)\n\t\ts6e63m0_dcs_write_seq_static(ctx, MCS_PANELCTL,\n\t\t\t\t\t     0x01, 0x2c, 0x2c, 0x07, 0x07, 0x5f, 0xb3,\n\t\t\t\t\t     0x6d, 0x97, 0x1d, 0x3a, 0x0f, 0x00, 0x00);\n\telse\n\t\ts6e63m0_dcs_write_seq_static(ctx, MCS_PANELCTL,\n\t\t\t\t\t     0x01, 0x27, 0x27, 0x07, 0x07, 0x54, 0x9f,\n\t\t\t\t\t     0x63, 0x8f, 0x1a, 0x33, 0x0d, 0x00, 0x00);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_DISCTL,\n\t\t\t\t     0x02, 0x03, 0x1c, 0x10, 0x10);\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_IFCTL,\n\t\t\t\t     0x03, 0x00, 0x00);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_PGAMMACTL,\n\t\t\t\t     0x00, 0x18, 0x08, 0x24, 0x64, 0x56, 0x33,\n\t\t\t\t     0xb6, 0xba, 0xa8, 0xac, 0xb1, 0x9d, 0xc1,\n\t\t\t\t     0xc1, 0xb7, 0x00, 0x9c, 0x00, 0x9f, 0x00,\n\t\t\t\t     0xd6);\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_PGAMMACTL,\n\t\t\t\t     0x01);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_SRCCTL,\n\t\t\t\t     0x00, 0x8e, 0x07);\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_PENTILE_1, 0x6c);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_GAMMA_DELTA_Y_RED,\n\t\t\t\t     0x2c, 0x12, 0x0c, 0x0a, 0x10, 0x0e, 0x17,\n\t\t\t\t     0x13, 0x1f, 0x1a, 0x2a, 0x24, 0x1f, 0x1b,\n\t\t\t\t     0x1a, 0x17, 0x2b, 0x26, 0x22, 0x20, 0x3a,\n\t\t\t\t     0x34, 0x30, 0x2c, 0x29, 0x26, 0x25, 0x23,\n\t\t\t\t     0x21, 0x20, 0x1e, 0x1e);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_GAMMA_DELTA_X_RED,\n\t\t\t\t     0x00, 0x00, 0x11, 0x22, 0x33, 0x44, 0x44,\n\t\t\t\t     0x44, 0x55, 0x55, 0x66, 0x66, 0x66, 0x66,\n\t\t\t\t     0x66, 0x66);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_GAMMA_DELTA_Y_GREEN,\n\t\t\t\t     0x2c, 0x12, 0x0c, 0x0a, 0x10, 0x0e, 0x17,\n\t\t\t\t     0x13, 0x1f, 0x1a, 0x2a, 0x24, 0x1f, 0x1b,\n\t\t\t\t     0x1a, 0x17, 0x2b, 0x26, 0x22, 0x20, 0x3a,\n\t\t\t\t     0x34, 0x30, 0x2c, 0x29, 0x26, 0x25, 0x23,\n\t\t\t\t     0x21, 0x20, 0x1e, 0x1e);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_GAMMA_DELTA_X_GREEN,\n\t\t\t\t     0x00, 0x00, 0x11, 0x22, 0x33, 0x44, 0x44,\n\t\t\t\t     0x44, 0x55, 0x55, 0x66, 0x66, 0x66, 0x66,\n\t\t\t\t     0x66, 0x66);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_GAMMA_DELTA_Y_BLUE,\n\t\t\t\t     0x2c, 0x12, 0x0c, 0x0a, 0x10, 0x0e, 0x17,\n\t\t\t\t     0x13, 0x1f, 0x1a, 0x2a, 0x24, 0x1f, 0x1b,\n\t\t\t\t     0x1a, 0x17, 0x2b, 0x26, 0x22, 0x20, 0x3a,\n\t\t\t\t     0x34, 0x30, 0x2c, 0x29, 0x26, 0x25, 0x23,\n\t\t\t\t     0x21, 0x20, 0x1e, 0x1e);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_GAMMA_DELTA_X_BLUE,\n\t\t\t\t     0x00, 0x00, 0x11, 0x22, 0x33, 0x44, 0x44,\n\t\t\t\t     0x44, 0x55, 0x55, 0x66, 0x66, 0x66, 0x66,\n\t\t\t\t     0x66, 0x66);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_BCMODE,\n\t\t\t\t     0x4d, 0x96, 0x1d, 0x00, 0x00, 0x01, 0xdf,\n\t\t\t\t     0x00, 0x00, 0x03, 0x1f, 0x00, 0x00, 0x00,\n\t\t\t\t     0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x06,\n\t\t\t\t     0x09, 0x0d, 0x0f, 0x12, 0x15, 0x18);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_TEMP_SWIRE,\n\t\t\t\t     0x10, 0x10, 0x0b, 0x05);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_MIECTL1,\n\t\t\t\t     0x01);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_ELVSS_ON,\n\t\t\t\t     0x0b);\n}\n\nstatic int s6e63m0_power_on(struct s6e63m0 *ctx)\n{\n\tint ret;\n\n\tret = regulator_bulk_enable(ARRAY_SIZE(ctx->supplies), ctx->supplies);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tmsleep(25);\n\n\t \n\tgpiod_set_value(ctx->reset_gpio, 1);\n\tmsleep(5);\n\tgpiod_set_value(ctx->reset_gpio, 0);\n\tmsleep(120);\n\n\treturn 0;\n}\n\nstatic int s6e63m0_power_off(struct s6e63m0 *ctx)\n{\n\tint ret;\n\n\tgpiod_set_value(ctx->reset_gpio, 1);\n\tmsleep(120);\n\n\tret = regulator_bulk_disable(ARRAY_SIZE(ctx->supplies), ctx->supplies);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn 0;\n}\n\nstatic int s6e63m0_disable(struct drm_panel *panel)\n{\n\tstruct s6e63m0 *ctx = panel_to_s6e63m0(panel);\n\n\tif (!ctx->enabled)\n\t\treturn 0;\n\n\tbacklight_disable(ctx->bl_dev);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MIPI_DCS_SET_DISPLAY_OFF);\n\tmsleep(10);\n\ts6e63m0_dcs_write_seq_static(ctx, MIPI_DCS_ENTER_SLEEP_MODE);\n\tmsleep(120);\n\n\tctx->enabled = false;\n\n\treturn 0;\n}\n\nstatic int s6e63m0_unprepare(struct drm_panel *panel)\n{\n\tstruct s6e63m0 *ctx = panel_to_s6e63m0(panel);\n\tint ret;\n\n\tif (!ctx->prepared)\n\t\treturn 0;\n\n\ts6e63m0_clear_error(ctx);\n\n\tret = s6e63m0_power_off(ctx);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tctx->prepared = false;\n\n\treturn 0;\n}\n\nstatic int s6e63m0_prepare(struct drm_panel *panel)\n{\n\tstruct s6e63m0 *ctx = panel_to_s6e63m0(panel);\n\tint ret;\n\n\tif (ctx->prepared)\n\t\treturn 0;\n\n\tret = s6e63m0_power_on(ctx);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\ts6e63m0_dcs_write_seq_static(ctx, MCS_LEVEL_2_KEY, 0x5a, 0x5a);\n\t \n\ts6e63m0_dcs_write_seq_static(ctx, MCS_MTP_KEY, 0x5a, 0x5a);\n\n\tret = s6e63m0_check_lcd_type(ctx);\n\tif (ret < 0)\n\t\treturn ret;\n\n\ts6e63m0_init(ctx);\n\n\tret = s6e63m0_clear_error(ctx);\n\n\tif (ret < 0)\n\t\ts6e63m0_unprepare(panel);\n\n\tctx->prepared = true;\n\n\treturn ret;\n}\n\nstatic int s6e63m0_enable(struct drm_panel *panel)\n{\n\tstruct s6e63m0 *ctx = panel_to_s6e63m0(panel);\n\n\tif (ctx->enabled)\n\t\treturn 0;\n\n\ts6e63m0_dcs_write_seq_static(ctx, MIPI_DCS_EXIT_SLEEP_MODE);\n\tmsleep(120);\n\ts6e63m0_dcs_write_seq_static(ctx, MIPI_DCS_SET_DISPLAY_ON);\n\tmsleep(10);\n\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_ERROR_CHECK,\n\t\t\t\t     0xE7, 0x14, 0x60, 0x17, 0x0A, 0x49, 0xC3,\n\t\t\t\t     0x8F, 0x19, 0x64, 0x91, 0x84, 0x76, 0x20,\n\t\t\t\t     0x0F, 0x00);\n\n\tbacklight_enable(ctx->bl_dev);\n\n\tctx->enabled = true;\n\n\treturn 0;\n}\n\nstatic int s6e63m0_get_modes(struct drm_panel *panel,\n\t\t\t     struct drm_connector *connector)\n{\n\tstruct drm_display_mode *mode;\n\tstatic const u32 bus_format = MEDIA_BUS_FMT_RGB888_1X24;\n\n\tmode = drm_mode_duplicate(connector->dev, &default_mode);\n\tif (!mode) {\n\t\tdev_err(panel->dev, \"failed to add mode %ux%u@%u\\n\",\n\t\t\tdefault_mode.hdisplay, default_mode.vdisplay,\n\t\t\tdrm_mode_vrefresh(&default_mode));\n\t\treturn -ENOMEM;\n\t}\n\n\tconnector->display_info.width_mm = mode->width_mm;\n\tconnector->display_info.height_mm = mode->height_mm;\n\tdrm_display_info_set_bus_formats(&connector->display_info,\n\t\t\t\t\t &bus_format, 1);\n\tconnector->display_info.bus_flags = DRM_BUS_FLAG_DE_LOW |\n\t\tDRM_BUS_FLAG_PIXDATA_DRIVE_NEGEDGE;\n\n\tdrm_mode_set_name(mode);\n\n\tmode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;\n\tdrm_mode_probed_add(connector, mode);\n\n\treturn 1;\n}\n\nstatic const struct drm_panel_funcs s6e63m0_drm_funcs = {\n\t.disable\t= s6e63m0_disable,\n\t.unprepare\t= s6e63m0_unprepare,\n\t.prepare\t= s6e63m0_prepare,\n\t.enable\t\t= s6e63m0_enable,\n\t.get_modes\t= s6e63m0_get_modes,\n};\n\nstatic int s6e63m0_set_brightness(struct backlight_device *bd)\n{\n\tstruct s6e63m0 *ctx = bl_get_data(bd);\n\tint brightness = bd->props.brightness;\n\tu8 elvss_val;\n\tu8 elvss_cmd_set[5];\n\tint i;\n\n\t \n\ti = s6e63m0_elvss_per_gamma[brightness];\n\telvss_val = ctx->elvss_pulse + s6e63m0_elvss_offsets[i];\n\tif (elvss_val > 0x1f)\n\t\telvss_val = 0x1f;\n\telvss_cmd_set[0] = MCS_TEMP_SWIRE;\n\telvss_cmd_set[1] = elvss_val;\n\telvss_cmd_set[2] = elvss_val;\n\telvss_cmd_set[3] = elvss_val;\n\telvss_cmd_set[4] = elvss_val;\n\ts6e63m0_dcs_write(ctx, elvss_cmd_set, 5);\n\n\t \n\ti = s6e63m0_acl_per_gamma[brightness];\n\ts6e63m0_dcs_write(ctx, s6e63m0_acl[i],\n\t\t\t  ARRAY_SIZE(s6e63m0_acl[i]));\n\n\t \n\ts6e63m0_dcs_write(ctx, s6e63m0_gamma_22[brightness],\n\t\t\t  ARRAY_SIZE(s6e63m0_gamma_22[brightness]));\n\ts6e63m0_dcs_write_seq_static(ctx, MCS_PGAMMACTL, 0x03);\n\n\n\treturn s6e63m0_clear_error(ctx);\n}\n\nstatic const struct backlight_ops s6e63m0_backlight_ops = {\n\t.update_status\t= s6e63m0_set_brightness,\n};\n\nstatic int s6e63m0_backlight_register(struct s6e63m0 *ctx, u32 max_brightness)\n{\n\tstruct backlight_properties props = {\n\t\t.type\t\t= BACKLIGHT_RAW,\n\t\t.brightness\t= max_brightness,\n\t\t.max_brightness = max_brightness,\n\t};\n\tstruct device *dev = ctx->dev;\n\tint ret = 0;\n\n\tctx->bl_dev = devm_backlight_device_register(dev, \"panel\", dev, ctx,\n\t\t\t\t\t\t     &s6e63m0_backlight_ops,\n\t\t\t\t\t\t     &props);\n\tif (IS_ERR(ctx->bl_dev)) {\n\t\tret = PTR_ERR(ctx->bl_dev);\n\t\tdev_err(dev, \"error registering backlight device (%d)\\n\", ret);\n\t}\n\n\treturn ret;\n}\n\nint s6e63m0_probe(struct device *dev, void *trsp,\n\t\t  int (*dcs_read)(struct device *dev, void *trsp, const u8 cmd, u8 *val),\n\t\t  int (*dcs_write)(struct device *dev, void *trsp, const u8 *data, size_t len),\n\t\t  bool dsi_mode)\n{\n\tstruct s6e63m0 *ctx;\n\tu32 max_brightness;\n\tint ret;\n\n\tctx = devm_kzalloc(dev, sizeof(struct s6e63m0), GFP_KERNEL);\n\tif (!ctx)\n\t\treturn -ENOMEM;\n\n\tctx->transport_data = trsp;\n\tctx->dsi_mode = dsi_mode;\n\tctx->dcs_read = dcs_read;\n\tctx->dcs_write = dcs_write;\n\tdev_set_drvdata(dev, ctx);\n\n\tctx->dev = dev;\n\tctx->enabled = false;\n\tctx->prepared = false;\n\n\tret = device_property_read_u32(dev, \"max-brightness\", &max_brightness);\n\tif (ret)\n\t\tmax_brightness = MAX_BRIGHTNESS;\n\tif (max_brightness > MAX_BRIGHTNESS) {\n\t\tdev_err(dev, \"illegal max brightness specified\\n\");\n\t\tmax_brightness = MAX_BRIGHTNESS;\n\t}\n\n\tctx->supplies[0].supply = \"vdd3\";\n\tctx->supplies[1].supply = \"vci\";\n\tret = devm_regulator_bulk_get(dev, ARRAY_SIZE(ctx->supplies),\n\t\t\t\t      ctx->supplies);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"failed to get regulators: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tctx->reset_gpio = devm_gpiod_get(dev, \"reset\", GPIOD_OUT_HIGH);\n\tif (IS_ERR(ctx->reset_gpio)) {\n\t\tdev_err(dev, \"cannot get reset-gpios %ld\\n\", PTR_ERR(ctx->reset_gpio));\n\t\treturn PTR_ERR(ctx->reset_gpio);\n\t}\n\n\tdrm_panel_init(&ctx->panel, dev, &s6e63m0_drm_funcs,\n\t\t       dsi_mode ? DRM_MODE_CONNECTOR_DSI :\n\t\t       DRM_MODE_CONNECTOR_DPI);\n\n\tret = s6e63m0_backlight_register(ctx, max_brightness);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tdrm_panel_add(&ctx->panel);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(s6e63m0_probe);\n\nvoid s6e63m0_remove(struct device *dev)\n{\n\tstruct s6e63m0 *ctx = dev_get_drvdata(dev);\n\n\tdrm_panel_remove(&ctx->panel);\n}\nEXPORT_SYMBOL_GPL(s6e63m0_remove);\n\nMODULE_AUTHOR(\"Pawe\u0142 Chmiel <pawel.mikolaj.chmiel@gmail.com>\");\nMODULE_DESCRIPTION(\"s6e63m0 LCD Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}