{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 17:35:52 2018 " "Info: Processing started: Fri Jun 08 17:35:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7seg_display_cnt10 -c 7seg_display_cnt10 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 7seg_display_cnt10 -c 7seg_display_cnt10" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file music.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Info: Found entity 1: music" {  } { { "music.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "do.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file do.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Do " "Info: Found entity 1: Do" {  } { { "Do.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/Do.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fa " "Info: Found entity 1: Fa" {  } { { "Fa.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/Fa.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "la.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file la.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 La " "Info: Found entity 1: La" {  } { { "La.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/La.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mi " "Info: Found entity 1: Mi" {  } { { "Mi.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/Mi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "re.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file re.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Re " "Info: Found entity 1: Re" {  } { { "Re.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/Re.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "si.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file si.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Si " "Info: Found entity 1: Si" {  } { { "Si.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/Si.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sol " "Info: Found entity 1: Sol" {  } { { "Sol.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/Sol.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt60.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt60.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt60 " "Info: Found entity 1: cnt60" {  } { { "cnt60.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cnt60.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switchlll.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file switchlll.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switchlll " "Info: Found entity 1: switchlll" {  } { { "switchlll.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/switchlll.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_select.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file seg_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seg_select " "Info: Found entity 1: seg_select" {  } { { "seg_select.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/seg_select.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debonce.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file debonce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debonce " "Info: Found entity 1: debonce" {  } { { "debonce.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/debonce.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntall.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cntall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntall " "Info: Found entity 1: cntall" {  } { { "cntall.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cntall.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m100.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file m100.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m100 " "Info: Found entity 1: m100" {  } { { "m100.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/m100.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_div.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fre_div.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fre_div " "Info: Found entity 1: fre_div" {  } { { "fre_div.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/fre_div.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_select.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dig_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dig_select " "Info: Found entity 1: dig_select" {  } { { "dig_select.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/dig_select.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt6 " "Info: Found entity 1: cnt6" {  } { { "cnt6.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cnt6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select1bit " "Info: Found entity 1: select1bit" {  } { { "select1bit.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/select1bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/display.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timealarm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timealarm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timealarm " "Info: Found entity 1: timealarm" {  } { { "timealarm.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/timealarm.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timedelay.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file timedelay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timedelay " "Info: Found entity 1: timedelay" {  } { { "timedelay.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/timedelay.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Info: Found entity 1: cnt8" {  } { { "cnt8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cnt8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file choose.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 choose " "Info: Found entity 1: choose" {  } { { "choose.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/choose.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chooseseg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file chooseseg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chooseseg " "Info: Found entity 1: chooseseg" {  } { { "chooseseg.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/chooseseg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Info: Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debonce debonce:inst11 " "Info: Elaborating entity \"debonce\" for hierarchy \"debonce:inst11\"" {  } { { "clock.bdf" "inst11" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 192 -344 -184 288 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchlll debonce:inst11\|switchlll:inst " "Info: Elaborating entity \"switchlll\" for hierarchy \"debonce:inst11\|switchlll:inst\"" {  } { { "debonce.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/debonce.bdf" { { 144 544 696 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 debonce:inst11\|switchlll:inst\|7474:inst1 " "Info: Elaborating entity \"7474\" for hierarchy \"debonce:inst11\|switchlll:inst\|7474:inst1\"" {  } { { "switchlll.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/switchlll.bdf" { { 64 360 480 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "debonce:inst11\|switchlll:inst\|7474:inst1 " "Info: Elaborated megafunction instantiation \"debonce:inst11\|switchlll:inst\|7474:inst1\"" {  } { { "switchlll.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/switchlll.bdf" { { 64 360 480 224 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_div fre_div:inst888 " "Info: Elaborating entity \"fre_div\" for hierarchy \"fre_div:inst888\"" {  } { { "clock.bdf" "inst888" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 0 96 264 96 "inst888" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74390 fre_div:inst888\|74390:inst1 " "Info: Elaborating entity \"74390\" for hierarchy \"fre_div:inst888\|74390:inst1\"" {  } { { "fre_div.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/fre_div.bdf" { { 80 424 536 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fre_div:inst888\|74390:inst1 " "Info: Elaborated megafunction instantiation \"fre_div:inst888\|74390:inst1\"" {  } { { "fre_div.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/fre_div.bdf" { { 80 424 536 240 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m100 fre_div:inst888\|m100:inst5 " "Info: Elaborating entity \"m100\" for hierarchy \"fre_div:inst888\|m100:inst5\"" {  } { { "fre_div.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/fre_div.bdf" { { 168 136 232 264 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timealarm timealarm:inst " "Info: Elaborating entity \"timealarm\" for hierarchy \"timealarm:inst\"" {  } { { "clock.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 600 768 960 856 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74194 timealarm:inst\|74194:inst3 " "Info: Elaborating entity \"74194\" for hierarchy \"timealarm:inst\|74194:inst3\"" {  } { { "timealarm.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/timealarm.bdf" { { 216 784 904 408 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timealarm:inst\|74194:inst3 " "Info: Elaborated megafunction instantiation \"timealarm:inst\|74194:inst3\"" {  } { { "timealarm.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/timealarm.bdf" { { 216 784 904 408 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntall cntall:inst7 " "Info: Elaborating entity \"cntall\" for hierarchy \"cntall:inst7\"" {  } { { "clock.bdf" "inst7" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 72 368 560 232 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music:inst3 " "Info: Elaborating entity \"music\" for hierarchy \"music:inst3\"" {  } { { "clock.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 688 1336 1432 784 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 music:inst3\|74151:inst7 " "Info: Elaborating entity \"74151\" for hierarchy \"music:inst3\|74151:inst7\"" {  } { { "music.bdf" "inst7" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 200 1216 1336 424 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "music:inst3\|74151:inst7 " "Info: Elaborated megafunction instantiation \"music:inst3\|74151:inst7\"" {  } { { "music.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 200 1216 1336 424 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 music:inst3\|74151:inst7\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"music:inst3\|74151:inst7\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/91/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music:inst3\|74151:inst7\|f74151:sub music:inst3\|74151:inst7 " "Info: Elaborated megafunction instantiation \"music:inst3\|74151:inst7\|f74151:sub\", which is child of megafunction instantiation \"music:inst3\|74151:inst7\"" {  } { { "74151.tdf" "" { Text "c:/altera/91/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "music.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 200 1216 1336 424 "inst7" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 music:inst3\|74139:inst18 " "Info: Elaborating entity \"74139\" for hierarchy \"music:inst3\|74139:inst18\"" {  } { { "music.bdf" "inst18" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { -72 936 1056 88 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "music:inst3\|74139:inst18 " "Info: Elaborated megafunction instantiation \"music:inst3\|74139:inst18\"" {  } { { "music.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { -72 936 1056 88 "inst18" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 music:inst3\|cnt8:inst20 " "Info: Elaborating entity \"cnt8\" for hierarchy \"music:inst3\|cnt8:inst20\"" {  } { { "music.bdf" "inst20" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { -200 640 760 -104 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "La music:inst3\|La:inst5 " "Info: Elaborating entity \"La\" for hierarchy \"music:inst3\|La:inst5\"" {  } { { "music.bdf" "inst5" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 672 472 584 768 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Do music:inst3\|Do:inst " "Info: Elaborating entity \"Do\" for hierarchy \"music:inst3\|Do:inst\"" {  } { { "music.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 72 464 592 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sol music:inst3\|Sol:inst4 " "Info: Elaborating entity \"Sol\" for hierarchy \"music:inst3\|Sol:inst4\"" {  } { { "music.bdf" "inst4" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 560 464 576 656 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mi music:inst3\|Mi:inst2 " "Info: Elaborating entity \"Mi\" for hierarchy \"music:inst3\|Mi:inst2\"" {  } { { "music.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 328 464 560 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fa music:inst3\|Fa:inst3 " "Info: Elaborating entity \"Fa\" for hierarchy \"music:inst3\|Fa:inst3\"" {  } { { "music.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 440 464 576 536 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Re music:inst3\|Re:inst1 " "Info: Elaborating entity \"Re\" for hierarchy \"music:inst3\|Re:inst1\"" {  } { { "music.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/music.bdf" { { 200 464 576 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timedelay timedelay:inst1 " "Info: Elaborating entity \"timedelay\" for hierarchy \"timedelay:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 800 -80 56 896 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt60 timedelay:inst1\|cnt60:inst2 " "Info: Elaborating entity \"cnt60\" for hierarchy \"timedelay:inst1\|cnt60:inst2\"" {  } { { "timedelay.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/timedelay.bdf" { { 168 624 776 264 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose choose:inst6 " "Info: Elaborating entity \"choose\" for hierarchy \"choose:inst6\"" {  } { { "clock.bdf" "inst6" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 240 1368 1552 336 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst9 " "Info: Elaborating entity \"display\" for hierarchy \"display:inst9\"" {  } { { "clock.bdf" "inst9" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 432 776 960 592 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_select display:inst9\|dig_select:inst1 " "Info: Elaborating entity \"dig_select\" for hierarchy \"display:inst9\|dig_select:inst1\"" {  } { { "display.bdf" "inst1" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/display.bdf" { { 32 304 448 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 display:inst9\|dig_select:inst1\|74138:inst " "Info: Elaborating entity \"74138\" for hierarchy \"display:inst9\|dig_select:inst1\|74138:inst\"" {  } { { "dig_select.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/dig_select.bdf" { { 56 312 432 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:inst9\|dig_select:inst1\|74138:inst " "Info: Elaborated megafunction instantiation \"display:inst9\|dig_select:inst1\|74138:inst\"" {  } { { "dig_select.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/dig_select.bdf" { { 56 312 432 216 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt6 display:inst9\|cnt6:inst " "Info: Elaborating entity \"cnt6\" for hierarchy \"display:inst9\|cnt6:inst\"" {  } { { "display.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/display.bdf" { { 32 56 176 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder display:inst9\|decoder:inst3 " "Info: Elaborating entity \"decoder\" for hierarchy \"display:inst9\|decoder:inst3\"" {  } { { "display.bdf" "inst3" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/display.bdf" { { 152 544 680 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 display:inst9\|decoder:inst3\|7448:inst " "Info: Elaborating entity \"7448\" for hierarchy \"display:inst9\|decoder:inst3\|7448:inst\"" {  } { { "decoder.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/decoder.bdf" { { 160 432 552 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:inst9\|decoder:inst3\|7448:inst " "Info: Elaborated megafunction instantiation \"display:inst9\|decoder:inst3\|7448:inst\"" {  } { { "decoder.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/decoder.bdf" { { 160 432 552 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_select display:inst9\|seg_select:inst2 " "Info: Elaborating entity \"seg_select\" for hierarchy \"display:inst9\|seg_select:inst2\"" {  } { { "display.bdf" "inst2" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/display.bdf" { { 152 144 328 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select1bit display:inst9\|seg_select:inst2\|select1bit:inst4 " "Info: Elaborating entity \"select1bit\" for hierarchy \"display:inst9\|seg_select:inst2\|select1bit:inst4\"" {  } { { "seg_select.bdf" "inst4" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/seg_select.bdf" { { 312 216 344 504 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 display:inst9\|seg_select:inst2\|select1bit:inst4\|74151:inst " "Info: Elaborating entity \"74151\" for hierarchy \"display:inst9\|seg_select:inst2\|select1bit:inst4\|74151:inst\"" {  } { { "select1bit.bdf" "inst" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/select1bit.bdf" { { 72 376 496 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "display:inst9\|seg_select:inst2\|select1bit:inst4\|74151:inst " "Info: Elaborated megafunction instantiation \"display:inst9\|seg_select:inst2\|select1bit:inst4\|74151:inst\"" {  } { { "select1bit.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/select1bit.bdf" { { 72 376 496 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chooseseg chooseseg:inst13 " "Info: Elaborating entity \"chooseseg\" for hierarchy \"chooseseg:inst13\"" {  } { { "clock.bdf" "inst13" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/clock.bdf" { { 456 1296 1480 552 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "10 " "Info: Ignored 10 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CASCADE" "10 " "Info: Ignored 10 CASCADE buffer(s)" {  } {  } 0 0 "Ignored %1!d! CASCADE buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cntall:inst7\|inst18~synth " "Warning: Found clock multiplexer cntall:inst7\|inst18~synth" {  } { { "cntall.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cntall.bdf" { { 344 152 216 392 "inst18" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cntall:inst7\|inst17~synth " "Warning: Found clock multiplexer cntall:inst7\|inst17~synth" {  } { { "cntall.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cntall.bdf" { { 712 216 280 760 "inst17" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "cntall.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cntall.bdf" { { 592 856 920 672 "inst5" "" } } } } { "cntall.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cntall.bdf" { { 936 968 1032 1016 "inst12" "" } } } } { "cnt8.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cnt8.bdf" { { 328 864 928 408 "inst1" "" } } } } { "cnt6.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cnt6.bdf" { { 336 832 896 416 "inst1" "" } } } } { "cntall.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cntall.bdf" { { 216 728 792 296 "inst2" "" } } } } { "cnt60.bdf" "" { Schematic "C:/Users/Administrator/Desktop/FPGA (2)/cnt60.bdf" { { 392 776 840 472 "inst2" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 65 " "Info: 65 registers lost all their fanouts during netlist optimizations. The first 65 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|34 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|33 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|31 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|32 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|3 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|5 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|6 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|7 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst1\|74390:inst\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|34 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|33 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|31 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|32 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|3 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|5 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|6 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|7 " "Info: Register \"music:inst3\|Re:inst1\|m100:inst2\|74390:inst\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|74390:inst\|34 " "Info: Register \"music:inst3\|Re:inst1\|74390:inst\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|74390:inst\|3 " "Info: Register \"music:inst3\|Re:inst1\|74390:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|74390:inst\|5 " "Info: Register \"music:inst3\|Re:inst1\|74390:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|74390:inst\|6 " "Info: Register \"music:inst3\|Re:inst1\|74390:inst\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Re:inst1\|74390:inst\|7 " "Info: Register \"music:inst3\|Re:inst1\|74390:inst\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|34 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|33 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|31 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|32 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|3 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|5 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|6 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|7 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst2\|74390:inst\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|34 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|33 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|31 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|32 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|3 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|5 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|6 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|7 " "Info: Register \"music:inst3\|Fa:inst3\|m100:inst3\|74390:inst\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|74390:inst\|7 " "Info: Register \"music:inst3\|Fa:inst3\|74390:inst\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|74390:inst1\|3 " "Info: Register \"music:inst3\|Fa:inst3\|74390:inst1\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|74390:inst1\|5 " "Info: Register \"music:inst3\|Fa:inst3\|74390:inst1\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|74390:inst1\|6 " "Info: Register \"music:inst3\|Fa:inst3\|74390:inst1\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Fa:inst3\|74390:inst1\|7 " "Info: Register \"music:inst3\|Fa:inst3\|74390:inst1\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|34 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|33 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|31 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|32 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|3 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|5 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|6 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|7 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst1\|74390:inst\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|34 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|33 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|31 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|32 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|3 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|5 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|6 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|7 " "Info: Register \"music:inst3\|Mi:inst2\|m100:inst2\|74390:inst\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|74390:inst\|3 " "Info: Register \"music:inst3\|Mi:inst2\|74390:inst\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|74390:inst\|5 " "Info: Register \"music:inst3\|Mi:inst2\|74390:inst\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|74390:inst\|6 " "Info: Register \"music:inst3\|Mi:inst2\|74390:inst\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|74390:inst3\|3 " "Info: Register \"music:inst3\|Mi:inst2\|74390:inst3\|3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|74390:inst3\|5 " "Info: Register \"music:inst3\|Mi:inst2\|74390:inst3\|5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|74390:inst3\|6 " "Info: Register \"music:inst3\|Mi:inst2\|74390:inst3\|6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music:inst3\|Mi:inst2\|74390:inst3\|7 " "Info: Register \"music:inst3\|Mi:inst2\|74390:inst3\|7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "457 " "Info: Implemented 457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "431 " "Info: Implemented 431 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 17:35:57 2018 " "Info: Processing ended: Fri Jun 08 17:35:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
