{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 19:33:07 2018 " "Info: Processing started: Thu Mar 22 19:33:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off atm_printer -c atm_printer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off atm_printer -c atm_printer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "s\$latch " "Warning: Node \"s\$latch\" is a latch" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "t\$latch " "Warning: Node \"t\$latch\" is a latch" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 49 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "s~0 " "Info: Detected gated clock \"s~0\" as buffer" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "s~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mode.m3 " "Info: Detected ripple clock \"mode.m3\" as buffer" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode.m3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mode.m4 " "Info: Detected ripple clock \"mode.m4\" as buffer" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode.m4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "mode.m2 " "Info: Detected ripple clock \"mode.m2\" as buffer" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mode.m2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register mode.m3 mode.m4 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"mode.m3\" and destination register \"mode.m4\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.029 ns + Longest register register " "Info: + Longest register to register delay is 1.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode.m3 1 REG LCFF_X30_Y1_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 5; REG Node = 'mode.m3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode.m3 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.437 ns) 0.945 ns Selector5~0 2 COMB LCCOMB_X30_Y1_N30 1 " "Info: 2: + IC(0.508 ns) + CELL(0.437 ns) = 0.945 ns; Loc. = LCCOMB_X30_Y1_N30; Fanout = 1; COMB Node = 'Selector5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { mode.m3 Selector5~0 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.029 ns mode.m4 3 REG LCFF_X30_Y1_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.029 ns; Loc. = LCFF_X30_Y1_N31; Fanout = 3; REG Node = 'mode.m4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector5~0 mode.m4 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.521 ns ( 50.63 % ) " "Info: Total cell delay = 0.521 ns ( 50.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.508 ns ( 49.37 % ) " "Info: Total interconnect delay = 0.508 ns ( 49.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { mode.m3 Selector5~0 mode.m4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.029 ns" { mode.m3 {} Selector5~0 {} mode.m4 {} } { 0.000ns 0.508ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.294 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.537 ns) 2.294 ns mode.m4 2 REG LCFF_X30_Y1_N31 3 " "Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.294 ns; Loc. = LCFF_X30_Y1_N31; Fanout = 3; REG Node = 'mode.m4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { clk mode.m4 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.72 % ) " "Info: Total cell delay = 1.347 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.28 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m4 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.294 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.537 ns) 2.294 ns mode.m3 2 REG LCFF_X30_Y1_N1 5 " "Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.294 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 5; REG Node = 'mode.m3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { clk mode.m3 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.72 % ) " "Info: Total cell delay = 1.347 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.28 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m3 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m4 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m3 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { mode.m3 Selector5~0 mode.m4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.029 ns" { mode.m3 {} Selector5~0 {} mode.m4 {} } { 0.000ns 0.508ns 0.000ns } { 0.000ns 0.437ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m4 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m3 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode.m4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { mode.m4 {} } {  } {  } "" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "mode.m3 t\$latch clk 436 ps " "Info: Found hold time violation between source  pin or register \"mode.m3\" and destination pin or register \"t\$latch\" for clock \"clk\" (Hold time is 436 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.160 ns + Largest " "Info: + Largest clock skew is 1.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.454 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.787 ns) 2.544 ns mode.m2 2 REG LCFF_X30_Y1_N19 4 " "Info: 2: + IC(0.947 ns) + CELL(0.787 ns) = 2.544 ns; Loc. = LCFF_X30_Y1_N19; Fanout = 4; REG Node = 'mode.m2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clk mode.m2 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.419 ns) 3.454 ns t\$latch 3 REG LCCOMB_X30_Y1_N20 1 " "Info: 3: + IC(0.491 ns) + CELL(0.419 ns) = 3.454 ns; Loc. = LCCOMB_X30_Y1_N20; Fanout = 1; REG Node = 't\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { mode.m2 t$latch } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.016 ns ( 58.37 % ) " "Info: Total cell delay = 2.016 ns ( 58.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 41.63 % ) " "Info: Total interconnect delay = 1.438 ns ( 41.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { clk mode.m2 t$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { clk {} clk~combout {} mode.m2 {} t$latch {} } { 0.000ns 0.000ns 0.947ns 0.491ns } { 0.000ns 0.810ns 0.787ns 0.419ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.294 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.537 ns) 2.294 ns mode.m3 2 REG LCFF_X30_Y1_N1 5 " "Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.294 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 5; REG Node = 'mode.m3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { clk mode.m3 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.72 % ) " "Info: Total cell delay = 1.347 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.28 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m3 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { clk mode.m2 t$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { clk {} clk~combout {} mode.m2 {} t$latch {} } { 0.000ns 0.000ns 0.947ns 0.491ns } { 0.000ns 0.810ns 0.787ns 0.419ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m3 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.474 ns - Shortest register register " "Info: - Shortest register to register delay is 0.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode.m3 1 REG LCFF_X30_Y1_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 5; REG Node = 'mode.m3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode.m3 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.150 ns) 0.474 ns t\$latch 2 REG LCCOMB_X30_Y1_N20 1 " "Info: 2: + IC(0.324 ns) + CELL(0.150 ns) = 0.474 ns; Loc. = LCCOMB_X30_Y1_N20; Fanout = 1; REG Node = 't\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { mode.m3 t$latch } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 31.65 % ) " "Info: Total cell delay = 0.150 ns ( 31.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.324 ns ( 68.35 % ) " "Info: Total interconnect delay = 0.324 ns ( 68.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { mode.m3 t$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.474 ns" { mode.m3 {} t$latch {} } { 0.000ns 0.324ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 49 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { clk mode.m2 t$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { clk {} clk~combout {} mode.m2 {} t$latch {} } { 0.000ns 0.000ns 0.947ns 0.491ns } { 0.000ns 0.810ns 0.787ns 0.419ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m3 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { mode.m3 t$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.474 ns" { mode.m3 {} t$latch {} } { 0.000ns 0.324ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mode.m1 b clk 4.099 ns register " "Info: tsu for register \"mode.m1\" (data pin = \"b\", clock pin = \"clk\") is 4.099 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.429 ns + Longest pin register " "Info: + Longest pin to register delay is 6.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns b 1 PIN PIN_AD12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 3; PIN Node = 'b'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.816 ns) + CELL(0.275 ns) 5.941 ns Selector2~0 2 COMB LCCOMB_X30_Y1_N22 1 " "Info: 2: + IC(4.816 ns) + CELL(0.275 ns) = 5.941 ns; Loc. = LCCOMB_X30_Y1_N22; Fanout = 1; COMB Node = 'Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.091 ns" { b Selector2~0 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 6.345 ns Selector2~1 3 COMB LCCOMB_X30_Y1_N2 1 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 6.345 ns; Loc. = LCCOMB_X30_Y1_N2; Fanout = 1; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Selector2~0 Selector2~1 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.429 ns mode.m1 4 REG LCFF_X30_Y1_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.429 ns; Loc. = LCFF_X30_Y1_N3; Fanout = 2; REG Node = 'mode.m1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector2~1 mode.m1 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 21.14 % ) " "Info: Total cell delay = 1.359 ns ( 21.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.070 ns ( 78.86 % ) " "Info: Total interconnect delay = 5.070 ns ( 78.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { b Selector2~0 Selector2~1 mode.m1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { b {} b~combout {} Selector2~0 {} Selector2~1 {} mode.m1 {} } { 0.000ns 0.000ns 4.816ns 0.254ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.294 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.537 ns) 2.294 ns mode.m1 2 REG LCFF_X30_Y1_N3 2 " "Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.294 ns; Loc. = LCFF_X30_Y1_N3; Fanout = 2; REG Node = 'mode.m1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { clk mode.m1 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.72 % ) " "Info: Total cell delay = 1.347 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.28 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m1 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.429 ns" { b Selector2~0 Selector2~1 mode.m1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.429 ns" { b {} b~combout {} Selector2~0 {} Selector2~1 {} mode.m1 {} } { 0.000ns 0.000ns 4.816ns 0.254ns 0.000ns } { 0.000ns 0.850ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m1 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk s s\$latch 7.049 ns register " "Info: tco from clock \"clk\" to destination pin \"s\" through register \"s\$latch\" is 7.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.683 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.787 ns) 2.544 ns mode.m3 2 REG LCFF_X30_Y1_N1 5 " "Info: 2: + IC(0.947 ns) + CELL(0.787 ns) = 2.544 ns; Loc. = LCFF_X30_Y1_N1; Fanout = 5; REG Node = 'mode.m3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clk mode.m3 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.420 ns) 3.291 ns s~0 3 COMB LCCOMB_X30_Y1_N26 1 " "Info: 3: + IC(0.327 ns) + CELL(0.420 ns) = 3.291 ns; Loc. = LCCOMB_X30_Y1_N26; Fanout = 1; COMB Node = 's~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { mode.m3 s~0 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 3.683 ns s\$latch 4 REG LCCOMB_X30_Y1_N24 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 3.683 ns; Loc. = LCCOMB_X30_Y1_N24; Fanout = 1; REG Node = 's\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { s~0 s$latch } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.167 ns ( 58.84 % ) " "Info: Total cell delay = 2.167 ns ( 58.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.516 ns ( 41.16 % ) " "Info: Total interconnect delay = 1.516 ns ( 41.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.683 ns" { clk mode.m3 s~0 s$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.683 ns" { clk {} clk~combout {} mode.m3 {} s~0 {} s$latch {} } { 0.000ns 0.000ns 0.947ns 0.327ns 0.242ns } { 0.000ns 0.810ns 0.787ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 49 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.366 ns + Longest register pin " "Info: + Longest register to pin delay is 3.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s\$latch 1 REG LCCOMB_X30_Y1_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y1_N24; Fanout = 1; REG Node = 's\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s$latch } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 49 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(2.788 ns) 3.366 ns s 2 PIN PIN_U12 0 " "Info: 2: + IC(0.578 ns) + CELL(2.788 ns) = 3.366 ns; Loc. = PIN_U12; Fanout = 0; PIN Node = 's'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { s$latch s } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 82.83 % ) " "Info: Total cell delay = 2.788 ns ( 82.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 17.17 % ) " "Info: Total interconnect delay = 0.578 ns ( 17.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { s$latch s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { s$latch {} s {} } { 0.000ns 0.578ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.683 ns" { clk mode.m3 s~0 s$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.683 ns" { clk {} clk~combout {} mode.m3 {} s~0 {} s$latch {} } { 0.000ns 0.000ns 0.947ns 0.327ns 0.242ns } { 0.000ns 0.810ns 0.787ns 0.420ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.366 ns" { s$latch s } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.366 ns" { s$latch {} s {} } { 0.000ns 0.578ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mode.m1 q clk -1.086 ns register " "Info: th for register \"mode.m1\" (data pin = \"q\", clock pin = \"clk\") is -1.086 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.294 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns clk 1 CLK PIN_Y12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.537 ns) 2.294 ns mode.m1 2 REG LCFF_X30_Y1_N3 2 " "Info: 2: + IC(0.947 ns) + CELL(0.537 ns) = 2.294 ns; Loc. = LCFF_X30_Y1_N3; Fanout = 2; REG Node = 'mode.m1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { clk mode.m1 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 58.72 % ) " "Info: Total cell delay = 1.347 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.947 ns ( 41.28 % ) " "Info: Total interconnect delay = 0.947 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m1 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.646 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns q 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { q } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.420 ns) 3.562 ns Selector2~1 2 COMB LCCOMB_X30_Y1_N2 1 " "Info: 2: + IC(2.163 ns) + CELL(0.420 ns) = 3.562 ns; Loc. = LCCOMB_X30_Y1_N2; Fanout = 1; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.583 ns" { q Selector2~1 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.646 ns mode.m1 3 REG LCFF_X30_Y1_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.646 ns; Loc. = LCFF_X30_Y1_N3; Fanout = 2; REG Node = 'mode.m1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector2~1 mode.m1 } "NODE_NAME" } } { "atm_printer.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/atm_printer/atm_printer.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.483 ns ( 40.67 % ) " "Info: Total cell delay = 1.483 ns ( 40.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.163 ns ( 59.33 % ) " "Info: Total interconnect delay = 2.163 ns ( 59.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { q Selector2~1 mode.m1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.646 ns" { q {} q~combout {} Selector2~1 {} mode.m1 {} } { 0.000ns 0.000ns 2.163ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { clk mode.m1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { clk {} clk~combout {} mode.m1 {} } { 0.000ns 0.000ns 0.947ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { q Selector2~1 mode.m1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.646 ns" { q {} q~combout {} Selector2~1 {} mode.m1 {} } { 0.000ns 0.000ns 2.163ns 0.000ns } { 0.000ns 0.979ns 0.420ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 19:33:07 2018 " "Info: Processing ended: Thu Mar 22 19:33:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
