/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 352 208)
	(text "pipeline" (rect 5 0 53 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 27 44 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "UIROM[32..0]" (rect 0 0 80 19)(font "Intel Clear" (font_size 8)))
		(text "UIROM[32..0]" (rect 21 43 101 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "DATA_ADDR_IN[10..0]" (rect 0 0 135 19)(font "Intel Clear" (font_size 8)))
		(text "DATA_ADDR_IN[10..0]" (rect 21 59 156 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 336 32)
		(output)
		(text "SH_OUT[1..0]" (rect 0 0 82 19)(font "Intel Clear" (font_size 8)))
		(text "SH_OUT[1..0]" (rect 233 27 315 46)(font "Intel Clear" (font_size 8)))
		(line (pt 336 32)(pt 320 32)(line_width 3))
	)
	(port
		(pt 336 48)
		(output)
		(text "ALU_OUT[3..0]" (rect 0 0 89 19)(font "Intel Clear" (font_size 8)))
		(text "ALU_OUT[3..0]" (rect 226 43 315 62)(font "Intel Clear" (font_size 8)))
		(line (pt 336 48)(pt 320 48)(line_width 3))
	)
	(port
		(pt 336 64)
		(output)
		(text "M3[1..0]" (rect 0 0 49 19)(font "Intel Clear" (font_size 8)))
		(text "M3[1..0]" (rect 266 59 315 78)(font "Intel Clear" (font_size 8)))
		(line (pt 336 64)(pt 320 64)(line_width 3))
	)
	(port
		(pt 336 80)
		(output)
		(text "T_OUT[6..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
		(text "T_OUT[6..0]" (rect 242 75 315 94)(font "Intel Clear" (font_size 8)))
		(line (pt 336 80)(pt 320 80)(line_width 3))
	)
	(port
		(pt 336 96)
		(output)
		(text "C_OUT[5..0]" (rect 0 0 73 19)(font "Intel Clear" (font_size 8)))
		(text "C_OUT[5..0]" (rect 242 91 315 110)(font "Intel Clear" (font_size 8)))
		(line (pt 336 96)(pt 320 96)(line_width 3))
	)
	(port
		(pt 336 112)
		(output)
		(text "DATA_ADD_OUT[10..0]" (rect 0 0 141 19)(font "Intel Clear" (font_size 8)))
		(text "DATA_ADD_OUT[10..0]" (rect 174 107 315 126)(font "Intel Clear" (font_size 8)))
		(line (pt 336 112)(pt 320 112)(line_width 3))
	)
	(port
		(pt 336 128)
		(output)
		(text "BRANCH_UPDATE_OUT" (rect 0 0 143 19)(font "Intel Clear" (font_size 8)))
		(text "BRANCH_UPDATE_OUT" (rect 172 123 315 142)(font "Intel Clear" (font_size 8)))
		(line (pt 336 128)(pt 320 128))
	)
	(port
		(pt 336 144)
		(output)
		(text "KMX" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
		(text "KMX" (rect 288 139 315 158)(font "Intel Clear" (font_size 8)))
		(line (pt 336 144)(pt 320 144))
	)
	(drawing
		(rectangle (rect 16 16 320 176))
	)
)
