<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2703' ll='2708' type='bool llvm::TargetLoweringBase::isFMADLegal(const llvm::SelectionDAG &amp; DAG, const llvm::SDNode * N) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2700'>/// Returns true if be combined with to form an ISD::FMAD. \p N may be an
  /// ISD::FADD, ISD::FSUB, or an ISD::FMUL which will be distributed into an
  /// fadd/fsub.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12525' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFADDForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12734' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFSUBForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='13055' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner34visitFMULForFMADistributiveCombineEPN4llvm6SDNodeE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4317' c='_ZNK4llvm16SITargetLowering11isFMADLegalERKNS_12SelectionDAGEPKNS_6SDNodeE'/>
