// Seed: 4177945567
module module_0 (
    output wor id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri id_5,
    output uwire id_6,
    output uwire id_7,
    input uwire id_8,
    input tri id_9,
    input wand id_10,
    input wire id_11
    , id_15,
    input wor id_12,
    input supply0 id_13
);
  final $display(1);
  id_16 :
  assert property (@(negedge id_9) id_16)
  else $display(1);
  wire id_17;
  assign id_2 = id_13;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    output uwire id_4,
    output wor id_5,
    input wire id_6,
    output uwire id_7,
    input wand id_8
    , id_13, id_14,
    output supply0 id_9,
    output tri id_10,
    input supply1 id_11
);
  module_0(
      id_2, id_8, id_5, id_9, id_5, id_8, id_4, id_5, id_11, id_3, id_0, id_3, id_1, id_3
  );
endmodule
