verilog work "up_counter_behavioral.v"
verilog work "clock_divider.v"
verilog work "wrapper.v"
