{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712832088521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712832088522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 17:41:27 2024 " "Processing started: Thu Apr 11 17:41:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712832088522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832088522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iir_filter_5tabs -c iir_filter_5tabs " "Command: quartus_map --read_settings_files=on --write_settings_files=off iir_filter_5tabs -c iir_filter_5tabs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832088522 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712832088801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712832088801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_filter_5tabs.v 1 1 " "Found 1 design units, including 1 entities, in source file iir_filter_5tabs.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_filter_5tabs " "Found entity 1: iir_filter_5tabs" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712832094790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832094790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_filter_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file iir_filter_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_stage " "Found entity 1: iir_stage" {  } { { "IIR_filter_stage.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/IIR_filter_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712832094792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832094792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iir_filter_5tabs " "Elaborating entity \"iir_filter_5tabs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712832094817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_stage iir_stage:stage1 " "Elaborating entity \"iir_stage\" for hierarchy \"iir_stage:stage1\"" {  } { { "iir_filter_5tabs.v" "stage1" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712832094824 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712832095331 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[0\] GND " "Pin \"data_out\[0\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[1\] GND " "Pin \"data_out\[1\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[2\] GND " "Pin \"data_out\[2\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[3\] GND " "Pin \"data_out\[3\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[4\] GND " "Pin \"data_out\[4\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[5\] GND " "Pin \"data_out\[5\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[6\] GND " "Pin \"data_out\[6\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[7\] GND " "Pin \"data_out\[7\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[8\] GND " "Pin \"data_out\[8\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[9\] GND " "Pin \"data_out\[9\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[10\] GND " "Pin \"data_out\[10\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[11\] GND " "Pin \"data_out\[11\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[12\] GND " "Pin \"data_out\[12\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[13\] GND " "Pin \"data_out\[13\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[14\] GND " "Pin \"data_out\[14\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_out\[15\] GND " "Pin \"data_out\[15\]\" is stuck at GND" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712832095346 "|iir_filter_5tabs|data_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712832095346 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712832095381 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712832095522 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712832095522 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[0\] " "No output dependent on input pin \"gain\[0\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[1\] " "No output dependent on input pin \"gain\[1\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[2\] " "No output dependent on input pin \"gain\[2\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[3\] " "No output dependent on input pin \"gain\[3\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[4\] " "No output dependent on input pin \"gain\[4\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[5\] " "No output dependent on input pin \"gain\[5\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[6\] " "No output dependent on input pin \"gain\[6\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[7\] " "No output dependent on input pin \"gain\[7\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[8\] " "No output dependent on input pin \"gain\[8\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[9\] " "No output dependent on input pin \"gain\[9\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[10\] " "No output dependent on input pin \"gain\[10\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[11\] " "No output dependent on input pin \"gain\[11\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[12\] " "No output dependent on input pin \"gain\[12\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[13\] " "No output dependent on input pin \"gain\[13\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[14\] " "No output dependent on input pin \"gain\[14\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gain\[15\] " "No output dependent on input pin \"gain\[15\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|gain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712832095608 "|iir_filter_5tabs|data_in[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712832095608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712832095609 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712832095609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712832095609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712832095625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 17:41:35 2024 " "Processing ended: Thu Apr 11 17:41:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712832095625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712832095625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712832095625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832095625 ""}
