==39472== Cachegrind, a cache and branch-prediction profiler
==39472== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39472== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39472== Command: ./sift .
==39472== 
--39472-- warning: L3 cache found, using its data for the LL simulation.
--39472-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39472-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39472== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39472== (see section Limitations in user manual)
==39472== NOTE: further instances of this message will not be shown
==39472== 
==39472== I   refs:      3,167,698,658
==39472== I1  misses:            6,401
==39472== LLi misses:            2,047
==39472== I1  miss rate:          0.00%
==39472== LLi miss rate:          0.00%
==39472== 
==39472== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39472== D1  misses:       23,316,479  ( 20,204,498 rd   +   3,111,981 wr)
==39472== LLd misses:        3,552,043  (  1,791,864 rd   +   1,760,179 wr)
==39472== D1  miss rate:           2.4% (        3.0%     +         1.0%  )
==39472== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39472== 
==39472== LL refs:          23,322,880  ( 20,210,899 rd   +   3,111,981 wr)
==39472== LL misses:         3,554,090  (  1,793,911 rd   +   1,760,179 wr)
==39472== LL miss rate:            0.1% (        0.0%     +         0.6%  )
