set tool_name "ModelSim-Altera (SystemVerilog)"
set corner_file_list {
    {{"Slow -5 0.9V 100 Model"} {SystemVerilogUART_5_900mv_100c_slow.svo SystemVerilogUART_5_900mv_100c_v_slow.sdo}}
    {{"Slow -5 0.9V -40 Model"} {SystemVerilogUART_5_900mv_-40c_slow.svo SystemVerilogUART_5_900mv_-40c_v_slow.sdo}}
    {{"Fast -M 0.9V -40 Model"} {SystemVerilogUART_min_900mv_-40c_fast.svo SystemVerilogUART_min_900mv_-40c_v_fast.sdo}}
}
