// Seed: 3231258599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_11 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  inout wire id_10;
  output supply1 id_9;
  inout wor id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_5,
      id_6,
      id_7,
      id_10,
      id_2,
      id_10
  );
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8 = -1 ^ id_10;
  logic [id_11 : -1] id_12 = id_8#(
      .id_12(1),
      .id_1 (1),
      .id_10(1),
      .id_1 (1),
      .id_2 (1)
  );
  assign id_9 = 1;
  logic id_13, id_14;
  logic id_15;
endmodule
