Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 26 18:41:59 2020
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_drc -file HDL_DUT_fil_drc_opted.rpt -pb HDL_DUT_fil_drc_opted.pb -rpx HDL_DUT_fil_drc_opted.rpx
| Design       : HDL_DUT_fil
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 32
+--------+----------+------------------------+------------+
| Rule   | Severity | Description            | Violations |
+--------+----------+------------------------+------------+
| DPIP-1 | Warning  | Input pipelining       | 3          |
| DPOP-1 | Warning  | PREG Output pipelining | 10         |
| DPOP-2 | Warning  | MREG Output pipelining | 18         |
| ZPS7-1 | Warning  | PS7 block required     | 1          |
+--------+----------+------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay11_reg_1_reg[0] input u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay11_reg_1_reg[0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1 input u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1__0 input u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_d_mul_temp output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_d_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_d_mul_temp__0 output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_d_mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_fi_2_0_2_0_fm_res_mul_temp output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_fi_2_0_2_0_fm_res_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_fi_2_0_2_0_fm_res_mul_temp__0 output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_fi_2_0_2_0_fm_res_mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1 output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1__0 output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_2 output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_2__0 output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp__0 output u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay10_reg_reg[0] multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay10_reg_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay10_reg_reg[0]__0 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay10_reg_reg[0]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay11_reg_1_reg[0] multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay11_reg_1_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay12_reg_1_reg[0] multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay12_reg_1_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay12_reg_1_reg[0]__0 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay12_reg_1_reg[0]__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay20_reg_reg[0] multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay20_reg_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay24_reg_reg[0] multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay24_reg_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay5_reg_reg[0] multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/Delay5_reg_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_d_mul_temp multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_d_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_d_mul_temp__0 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_d_mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_fi_2_0_2_0_fm_res_mul_temp multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_fi_2_0_2_0_fm_res_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_fi_2_0_2_0_fm_res_mul_temp__0 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_fi_2_0_2_0_fm_res_mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1__0 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_2 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_2__0 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp_2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp__0 multiplier stage u_mwfil_chiftop/u_dut/u_HDL_DUT/u_nfp_atan_comp/res_x_mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


