library ieee;
use ieee.std_logic_1164.all;

--summary: this component inverts numbers (multiply with -1) using the 2 compliment system

entity bin_inverter is
port(	number: in std_ulogic;
	invertedNumber: out std_ulogic
);
end bin_inverter;

architecture logic of bin_inverter is
begin

end logic;