// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "04/10/2022 23:35:41"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pd_project1 (
	c_flag,
	clk,
	instr,
	reg_wr_addr,
	z_flag,
	alu_op_a,
	alu_out,
	bs_out,
	mem_read_data,
	mem_wr_data,
	pc,
	ra,
	rb,
	reg_wr_data);
output 	c_flag;
input 	clk;
output 	[15:0] instr;
output 	[2:0] reg_wr_addr;
output 	z_flag;
output 	[15:0] alu_op_a;
output 	[15:0] alu_out;
output 	[15:0] bs_out;
output 	[15:0] mem_read_data;
output 	[15:0] mem_wr_data;
output 	[15:0] pc;
output 	[15:0] ra;
output 	[15:0] rb;
output 	[15:0] reg_wr_data;

// Design Ports Information
// c_flag	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[15]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[14]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[13]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[12]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[11]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[10]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[9]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[8]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[7]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[6]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[5]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[4]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[2]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[1]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[0]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_addr[2]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_addr[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_addr[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// z_flag	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[15]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[14]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[13]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[12]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[11]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[10]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[9]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[7]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[6]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[5]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[2]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op_a[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[15]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[14]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[13]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[12]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[11]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[10]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[9]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[7]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[6]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[5]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[3]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[2]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[1]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_out[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[15]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[14]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[13]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[11]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[10]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[9]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[8]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[7]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[6]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[5]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bs_out[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[15]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[14]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[13]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[12]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[10]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[9]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[8]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[7]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[5]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[2]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_read_data[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[15]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[14]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[13]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[12]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[11]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[10]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[9]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[7]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[6]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[4]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[2]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[1]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_wr_data[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[15]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[14]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[13]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[12]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[11]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[10]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[9]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[8]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[6]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[5]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[4]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[2]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[1]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ra[0]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[15]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[14]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[13]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[12]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[11]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[10]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[9]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[8]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[7]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[5]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[4]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[3]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[2]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rb[0]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[15]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[14]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[11]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[10]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[8]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[7]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[5]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[4]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[3]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[2]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[1]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_wr_data[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \pc_incrementer|Add0~61_sumout ;
wire \prog_counter|pc[0]~DUPLICATE_q ;
wire \pc_incrementer|Add0~62 ;
wire \pc_incrementer|Add0~9_sumout ;
wire \pc_incrementer|Add0~10 ;
wire \pc_incrementer|Add0~13_sumout ;
wire \pc_incrementer|Add0~14 ;
wire \pc_incrementer|Add0~17_sumout ;
wire \prog_counter|pc[1]~DUPLICATE_q ;
wire \instr_memory|rom~0_combout ;
wire \pc_incrementer|Add0~18 ;
wire \pc_incrementer|Add0~21_sumout ;
wire \pc_incrementer|Add0~22 ;
wire \pc_incrementer|Add0~25_sumout ;
wire \pc_incrementer|Add0~26 ;
wire \pc_incrementer|Add0~29_sumout ;
wire \pc_incrementer|Add0~30 ;
wire \pc_incrementer|Add0~33_sumout ;
wire \pc_incrementer|Add0~34 ;
wire \pc_incrementer|Add0~37_sumout ;
wire \pc_incrementer|Add0~38 ;
wire \pc_incrementer|Add0~1_sumout ;
wire \pc_incrementer|Add0~2 ;
wire \pc_incrementer|Add0~41_sumout ;
wire \pc_incrementer|Add0~42 ;
wire \pc_incrementer|Add0~45_sumout ;
wire \pc_incrementer|Add0~46 ;
wire \pc_incrementer|Add0~49_sumout ;
wire \prog_counter|pc[12]~DUPLICATE_q ;
wire \pc_incrementer|Add0~50 ;
wire \pc_incrementer|Add0~53_sumout ;
wire \pc_incrementer|Add0~54 ;
wire \pc_incrementer|Add0~57_sumout ;
wire \pc_incrementer|Add0~58 ;
wire \pc_incrementer|Add0~5_sumout ;
wire \ctrl_block|m5_sel~0_combout ;
wire \ctrl_block|m5_sel~1_combout ;
wire \ctrl_block|m5_sel~2_combout ;
wire \ctrl_block|c_en~combout ;
wire \inst|c_en_rr~q ;
wire \rr_ex_stg|c_en_ex~q ;
wire \instr_memory|instruction[9]~0_combout ;
wire \inst|m5_sel_rr~q ;
wire \rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ;
wire \instr_memory|rom~1_combout ;
wire \ctrl_block|Decoder0~0_combout ;
wire \ctrl_block|Decoder0~1_combout ;
wire \inst|rtype_rr~q ;
wire \rr_ex_stg|rtype_ex~q ;
wire \exec_mem_stg|m8_sel_mem[0]~feeder_combout ;
wire \mem_wb_stg|m8_sel_wb[0]~feeder_combout ;
wire \mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ;
wire \instr_memory|rom~2_combout ;
wire \instr_memory|instruction[10]~1_combout ;
wire \inst|instr_imm9_rr[6]~feeder_combout ;
wire \instr_memory|instruction[9]~2_combout ;
wire \m2|Mux1~0_combout ;
wire \mem_wb_stg|reg_wr_addr_wb[1]~feeder_combout ;
wire \m2|Mux2~0_combout ;
wire \register_file|reg_array_rtl_1_bypass[0]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[2]~feeder_combout ;
wire \register_file|reg_array~0_combout ;
wire \register_file|reg_array_rtl_1_bypass[37]~1_combout ;
wire \register_file|reg_array_rtl_1_bypass[38]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[8]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[7]~16_combout ;
wire \data_mem|ram_rtl_0_bypass[20]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[9]~15_combout ;
wire \register_file|reg_array_rtl_1_bypass[10]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[11]~14_combout ;
wire \register_file|reg_array_rtl_0_bypass[12]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[1]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[0]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[4]~feeder_combout ;
wire \register_file|reg_array~17_combout ;
wire \register_file|reg_array_rtl_0_bypass[14]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[13]~13_combout ;
wire \register_file|reg_array_rtl_0_bypass[16]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[15]~12_combout ;
wire \register_file|reg_array_rtl_0_bypass[8]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[7]~16_combout ;
wire \register_file|reg_array_rtl_0_bypass[19]~10_combout ;
wire \register_file|reg_array_rtl_0_bypass[20]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[21]~9_combout ;
wire \register_file|reg_array_rtl_0_bypass[22]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[23]~8_combout ;
wire \register_file|reg_array_rtl_0_bypass[24]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[25]~7_combout ;
wire \register_file|reg_array_rtl_0_bypass[26]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[9]~15_combout ;
wire \register_file|reg_array_rtl_0_bypass[29]~5_combout ;
wire \register_file|reg_array_rtl_1_bypass[32]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[31]~4_combout ;
wire \register_file|reg_array_rtl_0_bypass[33]~3_combout ;
wire \register_file|reg_array_rtl_1_bypass[35]~2_combout ;
wire \register_file|reg_array_rtl_1_bypass[36]~feeder_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a14 ;
wire \register_file|reg_array~2_combout ;
wire \rr_ex_stg|reg_data2_ex[14]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[35]~2_combout ;
wire \register_file|reg_array_rtl_0_bypass[36]~feeder_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a14 ;
wire \register_file|reg_array~19_combout ;
wire \rr_ex_stg|reg_data1_ex[14]~DUPLICATE_q ;
wire \barrel_shifter|m_0_1|y~0_combout ;
wire \register_file|reg_array_rtl_1_bypass[33]~3_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a13 ;
wire \register_file|reg_array_rtl_1_bypass[34]~feeder_combout ;
wire \register_file|reg_array~3_combout ;
wire \rr_ex_stg|reg_data2_ex[13]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[32]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[31]~4_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a12 ;
wire \register_file|reg_array~21_combout ;
wire \rr_ex_stg|reg_data1_ex[12]~feeder_combout ;
wire \barrel_shifter|m_0_3|y~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a11 ;
wire \register_file|reg_array_rtl_1_bypass[29]~5_combout ;
wire \register_file|reg_array_rtl_1_bypass[30]~feeder_combout ;
wire \register_file|reg_array~5_combout ;
wire \rr_ex_stg|reg_data2_ex[11]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[27]~6_combout ;
wire \register_file|reg_array_rtl_1_bypass[28]~feeder_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a10 ;
wire \register_file|reg_array~6_combout ;
wire \register_file|reg_array_rtl_0_bypass[28]~feeder_combout ;
wire \register_file|reg_array_rtl_0_bypass[27]~6_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a10 ;
wire \register_file|reg_array~23_combout ;
wire \rr_ex_stg|reg_data1_ex[10]~DUPLICATE_q ;
wire \barrel_shifter|m_0_5|y~0_combout ;
wire \register_file|reg_array_rtl_1_bypass[26]~feeder_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a9 ;
wire \register_file|reg_array_rtl_1_bypass[25]~7_combout ;
wire \register_file|reg_array~7_combout ;
wire \register_file|reg_array_rtl_1_bypass[24]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[23]~8_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a8 ;
wire \register_file|reg_array~8_combout ;
wire \barrel_shifter|m_0_7|y~0_combout ;
wire \ctrl_block|WideOr1~combout ;
wire \inst|m1_sel_rr~q ;
wire \m1|y[7]~0_combout ;
wire \register_file|reg_array_rtl_1_bypass[21]~9_combout ;
wire \register_file|reg_array_rtl_1_bypass[22]~feeder_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a7 ;
wire \register_file|reg_array~9_combout ;
wire \register_file|reg_array_rtl_1_bypass[19]~10_combout ;
wire \register_file|reg_array_rtl_1_bypass[20]~feeder_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a6 ;
wire \register_file|reg_array~10_combout ;
wire \m1|y[6]~1_combout ;
wire \register_file|reg_array_rtl_0_bypass[17]~11_combout ;
wire \register_file|reg_array_rtl_0_bypass[18]~feeder_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a5 ;
wire \register_file|reg_array~28_combout ;
wire \register_file|reg_array_rtl_1_bypass[17]~11_combout ;
wire \register_file|reg_array_rtl_1_bypass[18]~feeder_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a5 ;
wire \register_file|reg_array~11_combout ;
wire \register_file|reg_array_rtl_1_bypass[16]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[15]~12_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a4 ;
wire \register_file|reg_array~12_combout ;
wire \register_file|reg_array_rtl_1_bypass[14]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[13]~13_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a3 ;
wire \register_file|reg_array~13_combout ;
wire \register_file|reg_array_rtl_1_bypass[12]~feeder_combout ;
wire \register_file|reg_array_rtl_1_bypass[11]~14_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a2 ;
wire \register_file|reg_array~14_combout ;
wire \alu|Add0~62 ;
wire \alu|Add0~58 ;
wire \alu|Add0~54 ;
wire \alu|Add0~50 ;
wire \alu|Add0~46 ;
wire \alu|Add0~42 ;
wire \alu|Add0~38 ;
wire \alu|Add0~34 ;
wire \alu|Add0~30 ;
wire \alu|Add0~26 ;
wire \alu|Add0~22 ;
wire \alu|Add0~18 ;
wire \alu|Add0~14 ;
wire \alu|Add0~10 ;
wire \alu|Add0~5_sumout ;
wire \data_mem|ram_rtl_0_bypass[46]~feeder_combout ;
wire \alu|Add0~41_sumout ;
wire \rr_ex_stg|reg_data2_ex[6]~DUPLICATE_q ;
wire \exec_mem_stg|mem_wr_data_mem[6]~feeder_combout ;
wire \exec_mem_stg|mem_wr_data_mem[14]~feeder_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \data_mem|ram~1_combout ;
wire \m8|Mux1~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a13 ;
wire \register_file|reg_array_rtl_0_bypass[34]~feeder_combout ;
wire \register_file|reg_array~20_combout ;
wire \rr_ex_stg|reg_data1_ex[13]~feeder_combout ;
wire \alu|Add0~9_sumout ;
wire \data_mem|ram_rtl_0_bypass[44]~feeder_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \data_mem|ram~2_combout ;
wire \m8|Mux2~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a12 ;
wire \register_file|reg_array~4_combout ;
wire \rr_ex_stg|reg_data2_ex[12]~feeder_combout ;
wire \exec_mem_stg|mem_wr_data_mem[12]~feeder_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \data_mem|ram_rtl_0_bypass[42]~feeder_combout ;
wire \data_mem|ram~3_combout ;
wire \alu|Add0~13_sumout ;
wire \mem_wb_stg|alu_out_wb[12]~feeder_combout ;
wire \m8|Mux3~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a11 ;
wire \register_file|reg_array_rtl_0_bypass[30]~feeder_combout ;
wire \register_file|reg_array~22_combout ;
wire \rr_ex_stg|reg_data1_ex[11]~feeder_combout ;
wire \rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q ;
wire \alu|Add0~17_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \exec_mem_stg|mem_wr_data_mem[11]~DUPLICATE_q ;
wire \data_mem|ram_rtl_0_bypass[40]~feeder_combout ;
wire \data_mem|ram~4_combout ;
wire \m8|Mux4~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a1 ;
wire \register_file|reg_array_rtl_0_bypass[10]~feeder_combout ;
wire \register_file|reg_array~32_combout ;
wire \alu|Add0~57_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \data_mem|ram_rtl_0_bypass[38]~feeder_combout ;
wire \data_mem|ram~5_combout ;
wire \alu|Add0~21_sumout ;
wire \m8|Mux5~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a9 ;
wire \register_file|reg_array~24_combout ;
wire \alu|Add0~25_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \data_mem|ram_rtl_0_bypass[36]~feeder_combout ;
wire \data_mem|ram~6_combout ;
wire \m8|Mux6~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a8 ;
wire \register_file|reg_array~25_combout ;
wire \alu|Add0~29_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \data_mem|ram_rtl_0_bypass[34]~feeder_combout ;
wire \data_mem|ram~7_combout ;
wire \m8|Mux7~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a7 ;
wire \register_file|reg_array~26_combout ;
wire \alu|Add0~33_sumout ;
wire \data_mem|ram_rtl_0_bypass[32]~feeder_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \data_mem|ram~8_combout ;
wire \m8|Mux8~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a6 ;
wire \register_file|reg_array~27_combout ;
wire \alu|Add0~37_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \data_mem|ram_rtl_0_bypass[30]~feeder_combout ;
wire \data_mem|ram~9_combout ;
wire \m8|Mux9~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \register_file|reg_array~33_combout ;
wire \alu|Add0~61_sumout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \data_mem|ram_rtl_0_bypass[27]~feeder_combout ;
wire \data_mem|ram_rtl_0_bypass[28]~feeder_combout ;
wire \data_mem|ram~10_combout ;
wire \m8|Mux10~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a4 ;
wire \register_file|reg_array~29_combout ;
wire \barrel_shifter|m_0_11|y~0_combout ;
wire \alu|Add0~45_sumout ;
wire \data_mem|ram_rtl_0_bypass[26]~feeder_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \data_mem|ram~11_combout ;
wire \m8|Mux11~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a3 ;
wire \register_file|reg_array~30_combout ;
wire \alu|Add0~49_sumout ;
wire \data_mem|ram_rtl_0_bypass[24]~feeder_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \data_mem|ram~12_combout ;
wire \m8|Mux12~0_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a2 ;
wire \register_file|reg_array~31_combout ;
wire \alu|Add0~53_sumout ;
wire \data_mem|ram_rtl_0_bypass[22]~feeder_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \data_mem|ram~13_combout ;
wire \m8|Mux13~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a1 ;
wire \register_file|reg_array~15_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \data_mem|ram~14_combout ;
wire \m8|Mux14~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \register_file|reg_array~16_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \data_mem|ram_rtl_0_bypass[18]~feeder_combout ;
wire \data_mem|ram~15_combout ;
wire \m8|Mux15~0_combout ;
wire \register_file|reg_array_rtl_1|auto_generated|ram_block1a15 ;
wire \register_file|reg_array~1_combout ;
wire \alu|Add0~6 ;
wire \alu|Add0~1_sumout ;
wire \data_mem|ram_rtl_0_bypass[48]~feeder_combout ;
wire \data_mem|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \data_mem|ram~0_combout ;
wire \m8|Mux0~0_combout ;
wire \register_file|reg_array_rtl_0_bypass[37]~1_combout ;
wire \register_file|reg_array_rtl_0_bypass[38]~feeder_combout ;
wire \register_file|reg_array_rtl_0|auto_generated|ram_block1a15 ;
wire \register_file|reg_array~18_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~65_sumout ;
wire \cz_reg|c~0_combout ;
wire \cz_reg|c~q ;
wire \cz_reg|z~2_combout ;
wire \cz_reg|z~0_combout ;
wire \cz_reg|z~1_combout ;
wire \cz_reg|z~3_combout ;
wire \cz_reg|z~q ;
wire \m5|y[15]~0_combout ;
wire \m5|y[14]~1_combout ;
wire \m5|y[13]~2_combout ;
wire \m5|y[12]~3_combout ;
wire \m5|y[11]~4_combout ;
wire \m5|y[10]~5_combout ;
wire \m5|y[9]~6_combout ;
wire \m5|y[8]~7_combout ;
wire \m5|y[7]~8_combout ;
wire \m5|y[6]~9_combout ;
wire \m5|y[5]~10_combout ;
wire \m5|y[4]~11_combout ;
wire \m5|y[3]~12_combout ;
wire \m5|y[2]~13_combout ;
wire \m5|y[1]~14_combout ;
wire \m5|y[0]~15_combout ;
wire \barrel_shifter|m_0_0|y~0_combout ;
wire \barrel_shifter|m_0_2|y~0_combout ;
wire \barrel_shifter|m_0_4|y~0_combout ;
wire \barrel_shifter|m_0_6|y~0_combout ;
wire \barrel_shifter|m_0_8|y~0_combout ;
wire \barrel_shifter|m_0_9|y~0_combout ;
wire \barrel_shifter|m_0_10|y~0_combout ;
wire \barrel_shifter|m_0_12|y~0_combout ;
wire \barrel_shifter|m_0_13|y~0_combout ;
wire \barrel_shifter|m_0_14|y~0_combout ;
wire \m4|y[0]~0_combout ;
wire [15:0] \exec_mem_stg|alu_out_mem ;
wire [2:0] \mem_wb_stg|reg_wr_addr_wb ;
wire [15:0] \prog_counter|pc ;
wire [1:0] \rr_ex_stg|m8_sel_ex ;
wire [15:0] \rr_ex_stg|reg_data1_ex ;
wire [15:0] \rr_ex_stg|reg_data2_ex ;
wire [15:0] \rr_ex_stg|m1_out_ex ;
wire [15:0] \rr_ex_stg|imm9_ex ;
wire [0:48] \data_mem|ram_rtl_0_bypass ;
wire [0:38] \register_file|reg_array_rtl_1_bypass ;
wire [0:38] \register_file|reg_array_rtl_0_bypass ;
wire [1:0] \mem_wb_stg|m8_sel_wb ;
wire [15:0] \mem_wb_stg|data_mem_out_wb ;
wire [15:0] \mem_wb_stg|alu_out_wb ;
wire [2:0] \exec_mem_stg|m2_out_mem ;
wire [1:0] \exec_mem_stg|m8_sel_mem ;
wire [8:0] \inst|instr_imm9_rr ;
wire [15:0] \exec_mem_stg|mem_wr_data_mem ;
wire [2:0] \rr_ex_stg|m2_out_ex ;

wire [39:0] \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \data_mem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a1  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a2  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a3  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a4  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a5  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a6  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a7  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a8  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a9  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a10  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a11  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a12  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a13  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a14  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \data_mem|ram_rtl_0|auto_generated|ram_block1a15  = \data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a1  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a2  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a3  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a4  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a5  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a6  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a7  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a8  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a9  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a10  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a11  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a12  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a13  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a14  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \register_file|reg_array_rtl_1|auto_generated|ram_block1a15  = \register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a1  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a2  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a3  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a4  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a5  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a6  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a7  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a8  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a9  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a10  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a11  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a12  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a13  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a14  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \register_file|reg_array_rtl_0|auto_generated|ram_block1a15  = \register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \c_flag~output (
	.i(\cz_reg|c~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(c_flag),
	.obar());
// synopsys translate_off
defparam \c_flag~output .bus_hold = "false";
defparam \c_flag~output .open_drain_output = "false";
defparam \c_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \instr[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[15]),
	.obar());
// synopsys translate_off
defparam \instr[15]~output .bus_hold = "false";
defparam \instr[15]~output .open_drain_output = "false";
defparam \instr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \instr[14]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[14]),
	.obar());
// synopsys translate_off
defparam \instr[14]~output .bus_hold = "false";
defparam \instr[14]~output .open_drain_output = "false";
defparam \instr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \instr[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[13]),
	.obar());
// synopsys translate_off
defparam \instr[13]~output .bus_hold = "false";
defparam \instr[13]~output .open_drain_output = "false";
defparam \instr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \instr[12]~output (
	.i(\ctrl_block|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[12]),
	.obar());
// synopsys translate_off
defparam \instr[12]~output .bus_hold = "false";
defparam \instr[12]~output .open_drain_output = "false";
defparam \instr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N19
cyclonev_io_obuf \instr[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[11]),
	.obar());
// synopsys translate_off
defparam \instr[11]~output .bus_hold = "false";
defparam \instr[11]~output .open_drain_output = "false";
defparam \instr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \instr[10]~output (
	.i(\instr_memory|instruction[10]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[10]),
	.obar());
// synopsys translate_off
defparam \instr[10]~output .bus_hold = "false";
defparam \instr[10]~output .open_drain_output = "false";
defparam \instr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N36
cyclonev_io_obuf \instr[9]~output (
	.i(\instr_memory|instruction[9]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[9]),
	.obar());
// synopsys translate_off
defparam \instr[9]~output .bus_hold = "false";
defparam \instr[9]~output .open_drain_output = "false";
defparam \instr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N36
cyclonev_io_obuf \instr[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[8]),
	.obar());
// synopsys translate_off
defparam \instr[8]~output .bus_hold = "false";
defparam \instr[8]~output .open_drain_output = "false";
defparam \instr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \instr[7]~output (
	.i(\ctrl_block|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[7]),
	.obar());
// synopsys translate_off
defparam \instr[7]~output .bus_hold = "false";
defparam \instr[7]~output .open_drain_output = "false";
defparam \instr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \instr[6]~output (
	.i(\instr_memory|instruction[10]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[6]),
	.obar());
// synopsys translate_off
defparam \instr[6]~output .bus_hold = "false";
defparam \instr[6]~output .open_drain_output = "false";
defparam \instr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N59
cyclonev_io_obuf \instr[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[5]),
	.obar());
// synopsys translate_off
defparam \instr[5]~output .bus_hold = "false";
defparam \instr[5]~output .open_drain_output = "false";
defparam \instr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N53
cyclonev_io_obuf \instr[4]~output (
	.i(\instr_memory|instruction[9]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[4]),
	.obar());
// synopsys translate_off
defparam \instr[4]~output .bus_hold = "false";
defparam \instr[4]~output .open_drain_output = "false";
defparam \instr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \instr[3]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[3]),
	.obar());
// synopsys translate_off
defparam \instr[3]~output .bus_hold = "false";
defparam \instr[3]~output .open_drain_output = "false";
defparam \instr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \instr[2]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[2]),
	.obar());
// synopsys translate_off
defparam \instr[2]~output .bus_hold = "false";
defparam \instr[2]~output .open_drain_output = "false";
defparam \instr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \instr[1]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[1]),
	.obar());
// synopsys translate_off
defparam \instr[1]~output .bus_hold = "false";
defparam \instr[1]~output .open_drain_output = "false";
defparam \instr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \instr[0]~output (
	.i(\instr_memory|instruction[9]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instr[0]),
	.obar());
// synopsys translate_off
defparam \instr[0]~output .bus_hold = "false";
defparam \instr[0]~output .open_drain_output = "false";
defparam \instr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y81_N2
cyclonev_io_obuf \reg_wr_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_addr[2]),
	.obar());
// synopsys translate_off
defparam \reg_wr_addr[2]~output .bus_hold = "false";
defparam \reg_wr_addr[2]~output .open_drain_output = "false";
defparam \reg_wr_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \reg_wr_addr[1]~output (
	.i(\mem_wb_stg|reg_wr_addr_wb [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_addr[1]),
	.obar());
// synopsys translate_off
defparam \reg_wr_addr[1]~output .bus_hold = "false";
defparam \reg_wr_addr[1]~output .open_drain_output = "false";
defparam \reg_wr_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \reg_wr_addr[0]~output (
	.i(\mem_wb_stg|reg_wr_addr_wb [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_addr[0]),
	.obar());
// synopsys translate_off
defparam \reg_wr_addr[0]~output .bus_hold = "false";
defparam \reg_wr_addr[0]~output .open_drain_output = "false";
defparam \reg_wr_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N19
cyclonev_io_obuf \z_flag~output (
	.i(\cz_reg|z~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(z_flag),
	.obar());
// synopsys translate_off
defparam \z_flag~output .bus_hold = "false";
defparam \z_flag~output .open_drain_output = "false";
defparam \z_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \alu_op_a[15]~output (
	.i(\m5|y[15]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[15]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[15]~output .bus_hold = "false";
defparam \alu_op_a[15]~output .open_drain_output = "false";
defparam \alu_op_a[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \alu_op_a[14]~output (
	.i(\m5|y[14]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[14]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[14]~output .bus_hold = "false";
defparam \alu_op_a[14]~output .open_drain_output = "false";
defparam \alu_op_a[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \alu_op_a[13]~output (
	.i(\m5|y[13]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[13]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[13]~output .bus_hold = "false";
defparam \alu_op_a[13]~output .open_drain_output = "false";
defparam \alu_op_a[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \alu_op_a[12]~output (
	.i(\m5|y[12]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[12]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[12]~output .bus_hold = "false";
defparam \alu_op_a[12]~output .open_drain_output = "false";
defparam \alu_op_a[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \alu_op_a[11]~output (
	.i(\m5|y[11]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[11]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[11]~output .bus_hold = "false";
defparam \alu_op_a[11]~output .open_drain_output = "false";
defparam \alu_op_a[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \alu_op_a[10]~output (
	.i(\m5|y[10]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[10]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[10]~output .bus_hold = "false";
defparam \alu_op_a[10]~output .open_drain_output = "false";
defparam \alu_op_a[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \alu_op_a[9]~output (
	.i(\m5|y[9]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[9]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[9]~output .bus_hold = "false";
defparam \alu_op_a[9]~output .open_drain_output = "false";
defparam \alu_op_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \alu_op_a[8]~output (
	.i(\m5|y[8]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[8]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[8]~output .bus_hold = "false";
defparam \alu_op_a[8]~output .open_drain_output = "false";
defparam \alu_op_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \alu_op_a[7]~output (
	.i(\m5|y[7]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[7]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[7]~output .bus_hold = "false";
defparam \alu_op_a[7]~output .open_drain_output = "false";
defparam \alu_op_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \alu_op_a[6]~output (
	.i(\m5|y[6]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[6]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[6]~output .bus_hold = "false";
defparam \alu_op_a[6]~output .open_drain_output = "false";
defparam \alu_op_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \alu_op_a[5]~output (
	.i(\m5|y[5]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[5]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[5]~output .bus_hold = "false";
defparam \alu_op_a[5]~output .open_drain_output = "false";
defparam \alu_op_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \alu_op_a[4]~output (
	.i(\m5|y[4]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[4]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[4]~output .bus_hold = "false";
defparam \alu_op_a[4]~output .open_drain_output = "false";
defparam \alu_op_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \alu_op_a[3]~output (
	.i(\m5|y[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[3]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[3]~output .bus_hold = "false";
defparam \alu_op_a[3]~output .open_drain_output = "false";
defparam \alu_op_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N93
cyclonev_io_obuf \alu_op_a[2]~output (
	.i(\m5|y[2]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[2]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[2]~output .bus_hold = "false";
defparam \alu_op_a[2]~output .open_drain_output = "false";
defparam \alu_op_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \alu_op_a[1]~output (
	.i(\m5|y[1]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[1]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[1]~output .bus_hold = "false";
defparam \alu_op_a[1]~output .open_drain_output = "false";
defparam \alu_op_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \alu_op_a[0]~output (
	.i(\m5|y[0]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op_a[0]),
	.obar());
// synopsys translate_off
defparam \alu_op_a[0]~output .bus_hold = "false";
defparam \alu_op_a[0]~output .open_drain_output = "false";
defparam \alu_op_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \alu_out[15]~output (
	.i(\alu|Add0~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[15]),
	.obar());
// synopsys translate_off
defparam \alu_out[15]~output .bus_hold = "false";
defparam \alu_out[15]~output .open_drain_output = "false";
defparam \alu_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \alu_out[14]~output (
	.i(\alu|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[14]),
	.obar());
// synopsys translate_off
defparam \alu_out[14]~output .bus_hold = "false";
defparam \alu_out[14]~output .open_drain_output = "false";
defparam \alu_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \alu_out[13]~output (
	.i(\alu|Add0~9_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[13]),
	.obar());
// synopsys translate_off
defparam \alu_out[13]~output .bus_hold = "false";
defparam \alu_out[13]~output .open_drain_output = "false";
defparam \alu_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \alu_out[12]~output (
	.i(\alu|Add0~13_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[12]),
	.obar());
// synopsys translate_off
defparam \alu_out[12]~output .bus_hold = "false";
defparam \alu_out[12]~output .open_drain_output = "false";
defparam \alu_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \alu_out[11]~output (
	.i(\alu|Add0~17_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[11]),
	.obar());
// synopsys translate_off
defparam \alu_out[11]~output .bus_hold = "false";
defparam \alu_out[11]~output .open_drain_output = "false";
defparam \alu_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \alu_out[10]~output (
	.i(\alu|Add0~21_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[10]),
	.obar());
// synopsys translate_off
defparam \alu_out[10]~output .bus_hold = "false";
defparam \alu_out[10]~output .open_drain_output = "false";
defparam \alu_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N59
cyclonev_io_obuf \alu_out[9]~output (
	.i(\alu|Add0~25_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[9]),
	.obar());
// synopsys translate_off
defparam \alu_out[9]~output .bus_hold = "false";
defparam \alu_out[9]~output .open_drain_output = "false";
defparam \alu_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \alu_out[8]~output (
	.i(\alu|Add0~29_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[8]),
	.obar());
// synopsys translate_off
defparam \alu_out[8]~output .bus_hold = "false";
defparam \alu_out[8]~output .open_drain_output = "false";
defparam \alu_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \alu_out[7]~output (
	.i(\alu|Add0~33_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[7]),
	.obar());
// synopsys translate_off
defparam \alu_out[7]~output .bus_hold = "false";
defparam \alu_out[7]~output .open_drain_output = "false";
defparam \alu_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \alu_out[6]~output (
	.i(\alu|Add0~37_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[6]),
	.obar());
// synopsys translate_off
defparam \alu_out[6]~output .bus_hold = "false";
defparam \alu_out[6]~output .open_drain_output = "false";
defparam \alu_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \alu_out[5]~output (
	.i(\alu|Add0~41_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[5]),
	.obar());
// synopsys translate_off
defparam \alu_out[5]~output .bus_hold = "false";
defparam \alu_out[5]~output .open_drain_output = "false";
defparam \alu_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \alu_out[4]~output (
	.i(\alu|Add0~45_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[4]),
	.obar());
// synopsys translate_off
defparam \alu_out[4]~output .bus_hold = "false";
defparam \alu_out[4]~output .open_drain_output = "false";
defparam \alu_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \alu_out[3]~output (
	.i(\alu|Add0~49_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[3]),
	.obar());
// synopsys translate_off
defparam \alu_out[3]~output .bus_hold = "false";
defparam \alu_out[3]~output .open_drain_output = "false";
defparam \alu_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \alu_out[2]~output (
	.i(\alu|Add0~53_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[2]),
	.obar());
// synopsys translate_off
defparam \alu_out[2]~output .bus_hold = "false";
defparam \alu_out[2]~output .open_drain_output = "false";
defparam \alu_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \alu_out[1]~output (
	.i(\alu|Add0~57_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[1]),
	.obar());
// synopsys translate_off
defparam \alu_out[1]~output .bus_hold = "false";
defparam \alu_out[1]~output .open_drain_output = "false";
defparam \alu_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \alu_out[0]~output (
	.i(\alu|Add0~61_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_out[0]),
	.obar());
// synopsys translate_off
defparam \alu_out[0]~output .bus_hold = "false";
defparam \alu_out[0]~output .open_drain_output = "false";
defparam \alu_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \bs_out[15]~output (
	.i(\barrel_shifter|m_0_0|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[15]),
	.obar());
// synopsys translate_off
defparam \bs_out[15]~output .bus_hold = "false";
defparam \bs_out[15]~output .open_drain_output = "false";
defparam \bs_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \bs_out[14]~output (
	.i(\barrel_shifter|m_0_1|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[14]),
	.obar());
// synopsys translate_off
defparam \bs_out[14]~output .bus_hold = "false";
defparam \bs_out[14]~output .open_drain_output = "false";
defparam \bs_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \bs_out[13]~output (
	.i(\barrel_shifter|m_0_2|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[13]),
	.obar());
// synopsys translate_off
defparam \bs_out[13]~output .bus_hold = "false";
defparam \bs_out[13]~output .open_drain_output = "false";
defparam \bs_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \bs_out[12]~output (
	.i(\barrel_shifter|m_0_3|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[12]),
	.obar());
// synopsys translate_off
defparam \bs_out[12]~output .bus_hold = "false";
defparam \bs_out[12]~output .open_drain_output = "false";
defparam \bs_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \bs_out[11]~output (
	.i(\barrel_shifter|m_0_4|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[11]),
	.obar());
// synopsys translate_off
defparam \bs_out[11]~output .bus_hold = "false";
defparam \bs_out[11]~output .open_drain_output = "false";
defparam \bs_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \bs_out[10]~output (
	.i(\barrel_shifter|m_0_5|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[10]),
	.obar());
// synopsys translate_off
defparam \bs_out[10]~output .bus_hold = "false";
defparam \bs_out[10]~output .open_drain_output = "false";
defparam \bs_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \bs_out[9]~output (
	.i(\barrel_shifter|m_0_6|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[9]),
	.obar());
// synopsys translate_off
defparam \bs_out[9]~output .bus_hold = "false";
defparam \bs_out[9]~output .open_drain_output = "false";
defparam \bs_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \bs_out[8]~output (
	.i(\barrel_shifter|m_0_7|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[8]),
	.obar());
// synopsys translate_off
defparam \bs_out[8]~output .bus_hold = "false";
defparam \bs_out[8]~output .open_drain_output = "false";
defparam \bs_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \bs_out[7]~output (
	.i(\barrel_shifter|m_0_8|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[7]),
	.obar());
// synopsys translate_off
defparam \bs_out[7]~output .bus_hold = "false";
defparam \bs_out[7]~output .open_drain_output = "false";
defparam \bs_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \bs_out[6]~output (
	.i(\barrel_shifter|m_0_9|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[6]),
	.obar());
// synopsys translate_off
defparam \bs_out[6]~output .bus_hold = "false";
defparam \bs_out[6]~output .open_drain_output = "false";
defparam \bs_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \bs_out[5]~output (
	.i(\barrel_shifter|m_0_10|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[5]),
	.obar());
// synopsys translate_off
defparam \bs_out[5]~output .bus_hold = "false";
defparam \bs_out[5]~output .open_drain_output = "false";
defparam \bs_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N42
cyclonev_io_obuf \bs_out[4]~output (
	.i(\barrel_shifter|m_0_11|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[4]),
	.obar());
// synopsys translate_off
defparam \bs_out[4]~output .bus_hold = "false";
defparam \bs_out[4]~output .open_drain_output = "false";
defparam \bs_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \bs_out[3]~output (
	.i(\barrel_shifter|m_0_12|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[3]),
	.obar());
// synopsys translate_off
defparam \bs_out[3]~output .bus_hold = "false";
defparam \bs_out[3]~output .open_drain_output = "false";
defparam \bs_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N2
cyclonev_io_obuf \bs_out[2]~output (
	.i(\barrel_shifter|m_0_13|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[2]),
	.obar());
// synopsys translate_off
defparam \bs_out[2]~output .bus_hold = "false";
defparam \bs_out[2]~output .open_drain_output = "false";
defparam \bs_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \bs_out[1]~output (
	.i(\barrel_shifter|m_0_14|y~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[1]),
	.obar());
// synopsys translate_off
defparam \bs_out[1]~output .bus_hold = "false";
defparam \bs_out[1]~output .open_drain_output = "false";
defparam \bs_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \bs_out[0]~output (
	.i(\m4|y[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(bs_out[0]),
	.obar());
// synopsys translate_off
defparam \bs_out[0]~output .bus_hold = "false";
defparam \bs_out[0]~output .open_drain_output = "false";
defparam \bs_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \mem_read_data[15]~output (
	.i(\data_mem|ram~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[15]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[15]~output .bus_hold = "false";
defparam \mem_read_data[15]~output .open_drain_output = "false";
defparam \mem_read_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \mem_read_data[14]~output (
	.i(\data_mem|ram~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[14]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[14]~output .bus_hold = "false";
defparam \mem_read_data[14]~output .open_drain_output = "false";
defparam \mem_read_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y81_N36
cyclonev_io_obuf \mem_read_data[13]~output (
	.i(\data_mem|ram~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[13]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[13]~output .bus_hold = "false";
defparam \mem_read_data[13]~output .open_drain_output = "false";
defparam \mem_read_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N53
cyclonev_io_obuf \mem_read_data[12]~output (
	.i(\data_mem|ram~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[12]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[12]~output .bus_hold = "false";
defparam \mem_read_data[12]~output .open_drain_output = "false";
defparam \mem_read_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \mem_read_data[11]~output (
	.i(\data_mem|ram~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[11]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[11]~output .bus_hold = "false";
defparam \mem_read_data[11]~output .open_drain_output = "false";
defparam \mem_read_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N19
cyclonev_io_obuf \mem_read_data[10]~output (
	.i(\data_mem|ram~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[10]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[10]~output .bus_hold = "false";
defparam \mem_read_data[10]~output .open_drain_output = "false";
defparam \mem_read_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \mem_read_data[9]~output (
	.i(\data_mem|ram~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[9]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[9]~output .bus_hold = "false";
defparam \mem_read_data[9]~output .open_drain_output = "false";
defparam \mem_read_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \mem_read_data[8]~output (
	.i(\data_mem|ram~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[8]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[8]~output .bus_hold = "false";
defparam \mem_read_data[8]~output .open_drain_output = "false";
defparam \mem_read_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \mem_read_data[7]~output (
	.i(\data_mem|ram~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[7]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[7]~output .bus_hold = "false";
defparam \mem_read_data[7]~output .open_drain_output = "false";
defparam \mem_read_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \mem_read_data[6]~output (
	.i(\data_mem|ram~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[6]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[6]~output .bus_hold = "false";
defparam \mem_read_data[6]~output .open_drain_output = "false";
defparam \mem_read_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \mem_read_data[5]~output (
	.i(\data_mem|ram~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[5]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[5]~output .bus_hold = "false";
defparam \mem_read_data[5]~output .open_drain_output = "false";
defparam \mem_read_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \mem_read_data[4]~output (
	.i(\data_mem|ram~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[4]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[4]~output .bus_hold = "false";
defparam \mem_read_data[4]~output .open_drain_output = "false";
defparam \mem_read_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \mem_read_data[3]~output (
	.i(\data_mem|ram~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[3]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[3]~output .bus_hold = "false";
defparam \mem_read_data[3]~output .open_drain_output = "false";
defparam \mem_read_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \mem_read_data[2]~output (
	.i(\data_mem|ram~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[2]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[2]~output .bus_hold = "false";
defparam \mem_read_data[2]~output .open_drain_output = "false";
defparam \mem_read_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \mem_read_data[1]~output (
	.i(\data_mem|ram~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[1]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[1]~output .bus_hold = "false";
defparam \mem_read_data[1]~output .open_drain_output = "false";
defparam \mem_read_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \mem_read_data[0]~output (
	.i(\data_mem|ram~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_read_data[0]),
	.obar());
// synopsys translate_off
defparam \mem_read_data[0]~output .bus_hold = "false";
defparam \mem_read_data[0]~output .open_drain_output = "false";
defparam \mem_read_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N19
cyclonev_io_obuf \mem_wr_data[15]~output (
	.i(\rr_ex_stg|reg_data2_ex [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[15]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[15]~output .bus_hold = "false";
defparam \mem_wr_data[15]~output .open_drain_output = "false";
defparam \mem_wr_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \mem_wr_data[14]~output (
	.i(\rr_ex_stg|reg_data2_ex [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[14]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[14]~output .bus_hold = "false";
defparam \mem_wr_data[14]~output .open_drain_output = "false";
defparam \mem_wr_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \mem_wr_data[13]~output (
	.i(\rr_ex_stg|reg_data2_ex [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[13]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[13]~output .bus_hold = "false";
defparam \mem_wr_data[13]~output .open_drain_output = "false";
defparam \mem_wr_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \mem_wr_data[12]~output (
	.i(\rr_ex_stg|reg_data2_ex [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[12]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[12]~output .bus_hold = "false";
defparam \mem_wr_data[12]~output .open_drain_output = "false";
defparam \mem_wr_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \mem_wr_data[11]~output (
	.i(\rr_ex_stg|reg_data2_ex [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[11]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[11]~output .bus_hold = "false";
defparam \mem_wr_data[11]~output .open_drain_output = "false";
defparam \mem_wr_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N76
cyclonev_io_obuf \mem_wr_data[10]~output (
	.i(\rr_ex_stg|reg_data2_ex [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[10]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[10]~output .bus_hold = "false";
defparam \mem_wr_data[10]~output .open_drain_output = "false";
defparam \mem_wr_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \mem_wr_data[9]~output (
	.i(\rr_ex_stg|reg_data2_ex [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[9]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[9]~output .bus_hold = "false";
defparam \mem_wr_data[9]~output .open_drain_output = "false";
defparam \mem_wr_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y81_N93
cyclonev_io_obuf \mem_wr_data[8]~output (
	.i(\rr_ex_stg|reg_data2_ex [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[8]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[8]~output .bus_hold = "false";
defparam \mem_wr_data[8]~output .open_drain_output = "false";
defparam \mem_wr_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \mem_wr_data[7]~output (
	.i(\rr_ex_stg|reg_data2_ex [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[7]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[7]~output .bus_hold = "false";
defparam \mem_wr_data[7]~output .open_drain_output = "false";
defparam \mem_wr_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \mem_wr_data[6]~output (
	.i(\rr_ex_stg|reg_data2_ex[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[6]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[6]~output .bus_hold = "false";
defparam \mem_wr_data[6]~output .open_drain_output = "false";
defparam \mem_wr_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \mem_wr_data[5]~output (
	.i(\rr_ex_stg|reg_data2_ex [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[5]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[5]~output .bus_hold = "false";
defparam \mem_wr_data[5]~output .open_drain_output = "false";
defparam \mem_wr_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \mem_wr_data[4]~output (
	.i(\rr_ex_stg|reg_data2_ex [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[4]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[4]~output .bus_hold = "false";
defparam \mem_wr_data[4]~output .open_drain_output = "false";
defparam \mem_wr_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \mem_wr_data[3]~output (
	.i(\rr_ex_stg|reg_data2_ex [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[3]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[3]~output .bus_hold = "false";
defparam \mem_wr_data[3]~output .open_drain_output = "false";
defparam \mem_wr_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \mem_wr_data[2]~output (
	.i(\rr_ex_stg|reg_data2_ex [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[2]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[2]~output .bus_hold = "false";
defparam \mem_wr_data[2]~output .open_drain_output = "false";
defparam \mem_wr_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y81_N2
cyclonev_io_obuf \mem_wr_data[1]~output (
	.i(\rr_ex_stg|reg_data2_ex [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[1]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[1]~output .bus_hold = "false";
defparam \mem_wr_data[1]~output .open_drain_output = "false";
defparam \mem_wr_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N2
cyclonev_io_obuf \mem_wr_data[0]~output (
	.i(\rr_ex_stg|reg_data2_ex [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_wr_data[0]),
	.obar());
// synopsys translate_off
defparam \mem_wr_data[0]~output .bus_hold = "false";
defparam \mem_wr_data[0]~output .open_drain_output = "false";
defparam \mem_wr_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \pc[15]~output (
	.i(\prog_counter|pc [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[15]),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
defparam \pc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \pc[14]~output (
	.i(\prog_counter|pc [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[14]),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
defparam \pc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \pc[13]~output (
	.i(\prog_counter|pc [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[13]),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
defparam \pc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \pc[12]~output (
	.i(\prog_counter|pc [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[12]),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
defparam \pc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \pc[11]~output (
	.i(\prog_counter|pc [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[11]),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
defparam \pc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \pc[10]~output (
	.i(\prog_counter|pc [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[10]),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
defparam \pc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \pc[9]~output (
	.i(\prog_counter|pc [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[9]),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
defparam \pc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \pc[8]~output (
	.i(\prog_counter|pc [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[8]),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
defparam \pc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \pc[7]~output (
	.i(\prog_counter|pc [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[7]),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \pc[6]~output (
	.i(\prog_counter|pc [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[6]),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \pc[5]~output (
	.i(\prog_counter|pc [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[5]),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \pc[4]~output (
	.i(\prog_counter|pc [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[4]),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \pc[3]~output (
	.i(\prog_counter|pc [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[3]),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \pc[2]~output (
	.i(\prog_counter|pc [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[2]),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \pc[1]~output (
	.i(\prog_counter|pc [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[1]),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \pc[0]~output (
	.i(\prog_counter|pc [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[0]),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \ra[15]~output (
	.i(\register_file|reg_array~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[15]),
	.obar());
// synopsys translate_off
defparam \ra[15]~output .bus_hold = "false";
defparam \ra[15]~output .open_drain_output = "false";
defparam \ra[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \ra[14]~output (
	.i(\register_file|reg_array~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[14]),
	.obar());
// synopsys translate_off
defparam \ra[14]~output .bus_hold = "false";
defparam \ra[14]~output .open_drain_output = "false";
defparam \ra[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \ra[13]~output (
	.i(\register_file|reg_array~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[13]),
	.obar());
// synopsys translate_off
defparam \ra[13]~output .bus_hold = "false";
defparam \ra[13]~output .open_drain_output = "false";
defparam \ra[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \ra[12]~output (
	.i(\register_file|reg_array~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[12]),
	.obar());
// synopsys translate_off
defparam \ra[12]~output .bus_hold = "false";
defparam \ra[12]~output .open_drain_output = "false";
defparam \ra[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \ra[11]~output (
	.i(\register_file|reg_array~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[11]),
	.obar());
// synopsys translate_off
defparam \ra[11]~output .bus_hold = "false";
defparam \ra[11]~output .open_drain_output = "false";
defparam \ra[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \ra[10]~output (
	.i(\register_file|reg_array~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[10]),
	.obar());
// synopsys translate_off
defparam \ra[10]~output .bus_hold = "false";
defparam \ra[10]~output .open_drain_output = "false";
defparam \ra[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \ra[9]~output (
	.i(\register_file|reg_array~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[9]),
	.obar());
// synopsys translate_off
defparam \ra[9]~output .bus_hold = "false";
defparam \ra[9]~output .open_drain_output = "false";
defparam \ra[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \ra[8]~output (
	.i(\register_file|reg_array~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[8]),
	.obar());
// synopsys translate_off
defparam \ra[8]~output .bus_hold = "false";
defparam \ra[8]~output .open_drain_output = "false";
defparam \ra[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \ra[7]~output (
	.i(\register_file|reg_array~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[7]),
	.obar());
// synopsys translate_off
defparam \ra[7]~output .bus_hold = "false";
defparam \ra[7]~output .open_drain_output = "false";
defparam \ra[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \ra[6]~output (
	.i(\register_file|reg_array~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[6]),
	.obar());
// synopsys translate_off
defparam \ra[6]~output .bus_hold = "false";
defparam \ra[6]~output .open_drain_output = "false";
defparam \ra[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N76
cyclonev_io_obuf \ra[5]~output (
	.i(\register_file|reg_array~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[5]),
	.obar());
// synopsys translate_off
defparam \ra[5]~output .bus_hold = "false";
defparam \ra[5]~output .open_drain_output = "false";
defparam \ra[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \ra[4]~output (
	.i(\register_file|reg_array~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[4]),
	.obar());
// synopsys translate_off
defparam \ra[4]~output .bus_hold = "false";
defparam \ra[4]~output .open_drain_output = "false";
defparam \ra[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \ra[3]~output (
	.i(\register_file|reg_array~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[3]),
	.obar());
// synopsys translate_off
defparam \ra[3]~output .bus_hold = "false";
defparam \ra[3]~output .open_drain_output = "false";
defparam \ra[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \ra[2]~output (
	.i(\register_file|reg_array~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[2]),
	.obar());
// synopsys translate_off
defparam \ra[2]~output .bus_hold = "false";
defparam \ra[2]~output .open_drain_output = "false";
defparam \ra[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \ra[1]~output (
	.i(\register_file|reg_array~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[1]),
	.obar());
// synopsys translate_off
defparam \ra[1]~output .bus_hold = "false";
defparam \ra[1]~output .open_drain_output = "false";
defparam \ra[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \ra[0]~output (
	.i(\register_file|reg_array~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ra[0]),
	.obar());
// synopsys translate_off
defparam \ra[0]~output .bus_hold = "false";
defparam \ra[0]~output .open_drain_output = "false";
defparam \ra[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \rb[15]~output (
	.i(\register_file|reg_array~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[15]),
	.obar());
// synopsys translate_off
defparam \rb[15]~output .bus_hold = "false";
defparam \rb[15]~output .open_drain_output = "false";
defparam \rb[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N53
cyclonev_io_obuf \rb[14]~output (
	.i(\register_file|reg_array~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[14]),
	.obar());
// synopsys translate_off
defparam \rb[14]~output .bus_hold = "false";
defparam \rb[14]~output .open_drain_output = "false";
defparam \rb[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \rb[13]~output (
	.i(\register_file|reg_array~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[13]),
	.obar());
// synopsys translate_off
defparam \rb[13]~output .bus_hold = "false";
defparam \rb[13]~output .open_drain_output = "false";
defparam \rb[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \rb[12]~output (
	.i(\register_file|reg_array~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[12]),
	.obar());
// synopsys translate_off
defparam \rb[12]~output .bus_hold = "false";
defparam \rb[12]~output .open_drain_output = "false";
defparam \rb[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \rb[11]~output (
	.i(\register_file|reg_array~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[11]),
	.obar());
// synopsys translate_off
defparam \rb[11]~output .bus_hold = "false";
defparam \rb[11]~output .open_drain_output = "false";
defparam \rb[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \rb[10]~output (
	.i(\register_file|reg_array~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[10]),
	.obar());
// synopsys translate_off
defparam \rb[10]~output .bus_hold = "false";
defparam \rb[10]~output .open_drain_output = "false";
defparam \rb[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \rb[9]~output (
	.i(\register_file|reg_array~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[9]),
	.obar());
// synopsys translate_off
defparam \rb[9]~output .bus_hold = "false";
defparam \rb[9]~output .open_drain_output = "false";
defparam \rb[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \rb[8]~output (
	.i(\register_file|reg_array~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[8]),
	.obar());
// synopsys translate_off
defparam \rb[8]~output .bus_hold = "false";
defparam \rb[8]~output .open_drain_output = "false";
defparam \rb[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \rb[7]~output (
	.i(\register_file|reg_array~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[7]),
	.obar());
// synopsys translate_off
defparam \rb[7]~output .bus_hold = "false";
defparam \rb[7]~output .open_drain_output = "false";
defparam \rb[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \rb[6]~output (
	.i(\register_file|reg_array~27_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[6]),
	.obar());
// synopsys translate_off
defparam \rb[6]~output .bus_hold = "false";
defparam \rb[6]~output .open_drain_output = "false";
defparam \rb[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \rb[5]~output (
	.i(\register_file|reg_array~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[5]),
	.obar());
// synopsys translate_off
defparam \rb[5]~output .bus_hold = "false";
defparam \rb[5]~output .open_drain_output = "false";
defparam \rb[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \rb[4]~output (
	.i(\register_file|reg_array~29_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[4]),
	.obar());
// synopsys translate_off
defparam \rb[4]~output .bus_hold = "false";
defparam \rb[4]~output .open_drain_output = "false";
defparam \rb[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \rb[3]~output (
	.i(\register_file|reg_array~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[3]),
	.obar());
// synopsys translate_off
defparam \rb[3]~output .bus_hold = "false";
defparam \rb[3]~output .open_drain_output = "false";
defparam \rb[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N36
cyclonev_io_obuf \rb[2]~output (
	.i(\register_file|reg_array~31_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[2]),
	.obar());
// synopsys translate_off
defparam \rb[2]~output .bus_hold = "false";
defparam \rb[2]~output .open_drain_output = "false";
defparam \rb[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \rb[1]~output (
	.i(\register_file|reg_array~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[1]),
	.obar());
// synopsys translate_off
defparam \rb[1]~output .bus_hold = "false";
defparam \rb[1]~output .open_drain_output = "false";
defparam \rb[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \rb[0]~output (
	.i(\register_file|reg_array~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rb[0]),
	.obar());
// synopsys translate_off
defparam \rb[0]~output .bus_hold = "false";
defparam \rb[0]~output .open_drain_output = "false";
defparam \rb[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \reg_wr_data[15]~output (
	.i(\m8|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[15]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[15]~output .bus_hold = "false";
defparam \reg_wr_data[15]~output .open_drain_output = "false";
defparam \reg_wr_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \reg_wr_data[14]~output (
	.i(\m8|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[14]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[14]~output .bus_hold = "false";
defparam \reg_wr_data[14]~output .open_drain_output = "false";
defparam \reg_wr_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \reg_wr_data[13]~output (
	.i(\m8|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[13]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[13]~output .bus_hold = "false";
defparam \reg_wr_data[13]~output .open_drain_output = "false";
defparam \reg_wr_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \reg_wr_data[12]~output (
	.i(\m8|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[12]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[12]~output .bus_hold = "false";
defparam \reg_wr_data[12]~output .open_drain_output = "false";
defparam \reg_wr_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \reg_wr_data[11]~output (
	.i(\m8|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[11]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[11]~output .bus_hold = "false";
defparam \reg_wr_data[11]~output .open_drain_output = "false";
defparam \reg_wr_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \reg_wr_data[10]~output (
	.i(\m8|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[10]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[10]~output .bus_hold = "false";
defparam \reg_wr_data[10]~output .open_drain_output = "false";
defparam \reg_wr_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \reg_wr_data[9]~output (
	.i(\m8|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[9]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[9]~output .bus_hold = "false";
defparam \reg_wr_data[9]~output .open_drain_output = "false";
defparam \reg_wr_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \reg_wr_data[8]~output (
	.i(\m8|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[8]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[8]~output .bus_hold = "false";
defparam \reg_wr_data[8]~output .open_drain_output = "false";
defparam \reg_wr_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \reg_wr_data[7]~output (
	.i(\m8|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[7]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[7]~output .bus_hold = "false";
defparam \reg_wr_data[7]~output .open_drain_output = "false";
defparam \reg_wr_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \reg_wr_data[6]~output (
	.i(\m8|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[6]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[6]~output .bus_hold = "false";
defparam \reg_wr_data[6]~output .open_drain_output = "false";
defparam \reg_wr_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \reg_wr_data[5]~output (
	.i(\m8|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[5]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[5]~output .bus_hold = "false";
defparam \reg_wr_data[5]~output .open_drain_output = "false";
defparam \reg_wr_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \reg_wr_data[4]~output (
	.i(\m8|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[4]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[4]~output .bus_hold = "false";
defparam \reg_wr_data[4]~output .open_drain_output = "false";
defparam \reg_wr_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \reg_wr_data[3]~output (
	.i(\m8|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[3]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[3]~output .bus_hold = "false";
defparam \reg_wr_data[3]~output .open_drain_output = "false";
defparam \reg_wr_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \reg_wr_data[2]~output (
	.i(\m8|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[2]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[2]~output .bus_hold = "false";
defparam \reg_wr_data[2]~output .open_drain_output = "false";
defparam \reg_wr_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \reg_wr_data[1]~output (
	.i(\m8|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[1]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[1]~output .bus_hold = "false";
defparam \reg_wr_data[1]~output .open_drain_output = "false";
defparam \reg_wr_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \reg_wr_data[0]~output (
	.i(\m8|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg_wr_data[0]),
	.obar());
// synopsys translate_off
defparam \reg_wr_data[0]~output .bus_hold = "false";
defparam \reg_wr_data[0]~output .open_drain_output = "false";
defparam \reg_wr_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \pc_incrementer|Add0~61 (
// Equation(s):
// \pc_incrementer|Add0~61_sumout  = SUM(( \prog_counter|pc[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \pc_incrementer|Add0~62  = CARRY(( \prog_counter|pc[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~61_sumout ),
	.cout(\pc_incrementer|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~61 .extended_lut = "off";
defparam \pc_incrementer|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \pc_incrementer|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N17
dffeas \prog_counter|pc[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_incrementer|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[0]~DUPLICATE .is_wysiwyg = "true";
defparam \prog_counter|pc[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \pc_incrementer|Add0~9 (
// Equation(s):
// \pc_incrementer|Add0~9_sumout  = SUM(( \prog_counter|pc [1] ) + ( GND ) + ( \pc_incrementer|Add0~62  ))
// \pc_incrementer|Add0~10  = CARRY(( \prog_counter|pc [1] ) + ( GND ) + ( \pc_incrementer|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~9_sumout ),
	.cout(\pc_incrementer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~9 .extended_lut = "off";
defparam \pc_incrementer|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N5
dffeas \prog_counter|pc[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[1] .is_wysiwyg = "true";
defparam \prog_counter|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \pc_incrementer|Add0~13 (
// Equation(s):
// \pc_incrementer|Add0~13_sumout  = SUM(( \prog_counter|pc [2] ) + ( GND ) + ( \pc_incrementer|Add0~10  ))
// \pc_incrementer|Add0~14  = CARRY(( \prog_counter|pc [2] ) + ( GND ) + ( \pc_incrementer|Add0~10  ))

	.dataa(gnd),
	.datab(!\prog_counter|pc [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~13_sumout ),
	.cout(\pc_incrementer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~13 .extended_lut = "off";
defparam \pc_incrementer|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_incrementer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N8
dffeas \prog_counter|pc[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[2] .is_wysiwyg = "true";
defparam \prog_counter|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N9
cyclonev_lcell_comb \pc_incrementer|Add0~17 (
// Equation(s):
// \pc_incrementer|Add0~17_sumout  = SUM(( \prog_counter|pc [3] ) + ( GND ) + ( \pc_incrementer|Add0~14  ))
// \pc_incrementer|Add0~18  = CARRY(( \prog_counter|pc [3] ) + ( GND ) + ( \pc_incrementer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~17_sumout ),
	.cout(\pc_incrementer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~17 .extended_lut = "off";
defparam \pc_incrementer|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N10
dffeas \prog_counter|pc[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[3] .is_wysiwyg = "true";
defparam \prog_counter|pc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N4
dffeas \prog_counter|pc[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[1]~DUPLICATE .is_wysiwyg = "true";
defparam \prog_counter|pc[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N39
cyclonev_lcell_comb \instr_memory|rom~0 (
// Equation(s):
// \instr_memory|rom~0_combout  = ( !\prog_counter|pc [2] & ( (!\prog_counter|pc [3] & !\prog_counter|pc[1]~DUPLICATE_q ) ) )

	.dataa(!\prog_counter|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\prog_counter|pc [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|rom~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|rom~0 .extended_lut = "off";
defparam \instr_memory|rom~0 .lut_mask = 64'hAA00AA0000000000;
defparam \instr_memory|rom~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \pc_incrementer|Add0~21 (
// Equation(s):
// \pc_incrementer|Add0~21_sumout  = SUM(( \prog_counter|pc [4] ) + ( GND ) + ( \pc_incrementer|Add0~18  ))
// \pc_incrementer|Add0~22  = CARRY(( \prog_counter|pc [4] ) + ( GND ) + ( \pc_incrementer|Add0~18  ))

	.dataa(gnd),
	.datab(!\prog_counter|pc [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~21_sumout ),
	.cout(\pc_incrementer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~21 .extended_lut = "off";
defparam \pc_incrementer|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_incrementer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \prog_counter|pc[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[4] .is_wysiwyg = "true";
defparam \prog_counter|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \pc_incrementer|Add0~25 (
// Equation(s):
// \pc_incrementer|Add0~25_sumout  = SUM(( \prog_counter|pc [5] ) + ( GND ) + ( \pc_incrementer|Add0~22  ))
// \pc_incrementer|Add0~26  = CARRY(( \prog_counter|pc [5] ) + ( GND ) + ( \pc_incrementer|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_counter|pc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~25_sumout ),
	.cout(\pc_incrementer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~25 .extended_lut = "off";
defparam \pc_incrementer|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_incrementer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N17
dffeas \prog_counter|pc[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[5] .is_wysiwyg = "true";
defparam \prog_counter|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \pc_incrementer|Add0~29 (
// Equation(s):
// \pc_incrementer|Add0~29_sumout  = SUM(( \prog_counter|pc [6] ) + ( GND ) + ( \pc_incrementer|Add0~26  ))
// \pc_incrementer|Add0~30  = CARRY(( \prog_counter|pc [6] ) + ( GND ) + ( \pc_incrementer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_counter|pc [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~29_sumout ),
	.cout(\pc_incrementer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~29 .extended_lut = "off";
defparam \pc_incrementer|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_incrementer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N20
dffeas \prog_counter|pc[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[6] .is_wysiwyg = "true";
defparam \prog_counter|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \pc_incrementer|Add0~33 (
// Equation(s):
// \pc_incrementer|Add0~33_sumout  = SUM(( \prog_counter|pc [7] ) + ( GND ) + ( \pc_incrementer|Add0~30  ))
// \pc_incrementer|Add0~34  = CARRY(( \prog_counter|pc [7] ) + ( GND ) + ( \pc_incrementer|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\prog_counter|pc [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~33_sumout ),
	.cout(\pc_incrementer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~33 .extended_lut = "off";
defparam \pc_incrementer|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_incrementer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N23
dffeas \prog_counter|pc[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[7] .is_wysiwyg = "true";
defparam \prog_counter|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \pc_incrementer|Add0~37 (
// Equation(s):
// \pc_incrementer|Add0~37_sumout  = SUM(( \prog_counter|pc [8] ) + ( GND ) + ( \pc_incrementer|Add0~34  ))
// \pc_incrementer|Add0~38  = CARRY(( \prog_counter|pc [8] ) + ( GND ) + ( \pc_incrementer|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_counter|pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~37_sumout ),
	.cout(\pc_incrementer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~37 .extended_lut = "off";
defparam \pc_incrementer|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_incrementer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \prog_counter|pc[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[8] .is_wysiwyg = "true";
defparam \prog_counter|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \pc_incrementer|Add0~1 (
// Equation(s):
// \pc_incrementer|Add0~1_sumout  = SUM(( \prog_counter|pc [9] ) + ( GND ) + ( \pc_incrementer|Add0~38  ))
// \pc_incrementer|Add0~2  = CARRY(( \prog_counter|pc [9] ) + ( GND ) + ( \pc_incrementer|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_counter|pc [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~1_sumout ),
	.cout(\pc_incrementer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~1 .extended_lut = "off";
defparam \pc_incrementer|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_incrementer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N28
dffeas \prog_counter|pc[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[9] .is_wysiwyg = "true";
defparam \prog_counter|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \pc_incrementer|Add0~41 (
// Equation(s):
// \pc_incrementer|Add0~41_sumout  = SUM(( \prog_counter|pc [10] ) + ( GND ) + ( \pc_incrementer|Add0~2  ))
// \pc_incrementer|Add0~42  = CARRY(( \prog_counter|pc [10] ) + ( GND ) + ( \pc_incrementer|Add0~2  ))

	.dataa(gnd),
	.datab(!\prog_counter|pc [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~41_sumout ),
	.cout(\pc_incrementer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~41 .extended_lut = "off";
defparam \pc_incrementer|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_incrementer|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N32
dffeas \prog_counter|pc[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[10] .is_wysiwyg = "true";
defparam \prog_counter|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \pc_incrementer|Add0~45 (
// Equation(s):
// \pc_incrementer|Add0~45_sumout  = SUM(( \prog_counter|pc [11] ) + ( GND ) + ( \pc_incrementer|Add0~42  ))
// \pc_incrementer|Add0~46  = CARRY(( \prog_counter|pc [11] ) + ( GND ) + ( \pc_incrementer|Add0~42  ))

	.dataa(!\prog_counter|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~45_sumout ),
	.cout(\pc_incrementer|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~45 .extended_lut = "off";
defparam \pc_incrementer|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_incrementer|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N35
dffeas \prog_counter|pc[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[11] .is_wysiwyg = "true";
defparam \prog_counter|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \pc_incrementer|Add0~49 (
// Equation(s):
// \pc_incrementer|Add0~49_sumout  = SUM(( \prog_counter|pc[12]~DUPLICATE_q  ) + ( GND ) + ( \pc_incrementer|Add0~46  ))
// \pc_incrementer|Add0~50  = CARRY(( \prog_counter|pc[12]~DUPLICATE_q  ) + ( GND ) + ( \pc_incrementer|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_counter|pc[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~49_sumout ),
	.cout(\pc_incrementer|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~49 .extended_lut = "off";
defparam \pc_incrementer|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_incrementer|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \prog_counter|pc[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[12]~DUPLICATE .is_wysiwyg = "true";
defparam \prog_counter|pc[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \pc_incrementer|Add0~53 (
// Equation(s):
// \pc_incrementer|Add0~53_sumout  = SUM(( \prog_counter|pc [13] ) + ( GND ) + ( \pc_incrementer|Add0~50  ))
// \pc_incrementer|Add0~54  = CARRY(( \prog_counter|pc [13] ) + ( GND ) + ( \pc_incrementer|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_counter|pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~53_sumout ),
	.cout(\pc_incrementer|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~53 .extended_lut = "off";
defparam \pc_incrementer|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_incrementer|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N41
dffeas \prog_counter|pc[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[13] .is_wysiwyg = "true";
defparam \prog_counter|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \pc_incrementer|Add0~57 (
// Equation(s):
// \pc_incrementer|Add0~57_sumout  = SUM(( \prog_counter|pc [14] ) + ( GND ) + ( \pc_incrementer|Add0~54  ))
// \pc_incrementer|Add0~58  = CARRY(( \prog_counter|pc [14] ) + ( GND ) + ( \pc_incrementer|Add0~54  ))

	.dataa(gnd),
	.datab(!\prog_counter|pc [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~57_sumout ),
	.cout(\pc_incrementer|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~57 .extended_lut = "off";
defparam \pc_incrementer|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_incrementer|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N44
dffeas \prog_counter|pc[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[14] .is_wysiwyg = "true";
defparam \prog_counter|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \pc_incrementer|Add0~5 (
// Equation(s):
// \pc_incrementer|Add0~5_sumout  = SUM(( \prog_counter|pc [15] ) + ( GND ) + ( \pc_incrementer|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\prog_counter|pc [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_incrementer|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_incrementer|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_incrementer|Add0~5 .extended_lut = "off";
defparam \pc_incrementer|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_incrementer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N46
dffeas \prog_counter|pc[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[15] .is_wysiwyg = "true";
defparam \prog_counter|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \ctrl_block|m5_sel~0 (
// Equation(s):
// \ctrl_block|m5_sel~0_combout  = ( !\prog_counter|pc [7] & ( !\prog_counter|pc [4] & ( (!\prog_counter|pc [6] & (!\prog_counter|pc [8] & !\prog_counter|pc [5])) ) ) )

	.dataa(!\prog_counter|pc [6]),
	.datab(gnd),
	.datac(!\prog_counter|pc [8]),
	.datad(!\prog_counter|pc [5]),
	.datae(!\prog_counter|pc [7]),
	.dataf(!\prog_counter|pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|m5_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|m5_sel~0 .extended_lut = "off";
defparam \ctrl_block|m5_sel~0 .lut_mask = 64'hA000000000000000;
defparam \ctrl_block|m5_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \ctrl_block|m5_sel~1 (
// Equation(s):
// \ctrl_block|m5_sel~1_combout  = ( !\prog_counter|pc[12]~DUPLICATE_q  & ( !\prog_counter|pc [10] & ( (!\prog_counter|pc [13] & (!\prog_counter|pc [11] & !\prog_counter|pc [14])) ) ) )

	.dataa(gnd),
	.datab(!\prog_counter|pc [13]),
	.datac(!\prog_counter|pc [11]),
	.datad(!\prog_counter|pc [14]),
	.datae(!\prog_counter|pc[12]~DUPLICATE_q ),
	.dataf(!\prog_counter|pc [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|m5_sel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|m5_sel~1 .extended_lut = "off";
defparam \ctrl_block|m5_sel~1 .lut_mask = 64'hC000000000000000;
defparam \ctrl_block|m5_sel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N24
cyclonev_lcell_comb \ctrl_block|m5_sel~2 (
// Equation(s):
// \ctrl_block|m5_sel~2_combout  = ( !\prog_counter|pc [9] & ( (!\prog_counter|pc [15] & (\ctrl_block|m5_sel~0_combout  & \ctrl_block|m5_sel~1_combout )) ) )

	.dataa(gnd),
	.datab(!\prog_counter|pc [15]),
	.datac(!\ctrl_block|m5_sel~0_combout ),
	.datad(!\ctrl_block|m5_sel~1_combout ),
	.datae(gnd),
	.dataf(!\prog_counter|pc [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|m5_sel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|m5_sel~2 .extended_lut = "off";
defparam \ctrl_block|m5_sel~2 .lut_mask = 64'h000C000C00000000;
defparam \ctrl_block|m5_sel~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N27
cyclonev_lcell_comb \ctrl_block|c_en (
// Equation(s):
// \ctrl_block|c_en~combout  = ( \ctrl_block|m5_sel~2_combout  & ( !\instr_memory|rom~0_combout  ) ) # ( !\ctrl_block|m5_sel~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instr_memory|rom~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl_block|m5_sel~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|c_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|c_en .extended_lut = "off";
defparam \ctrl_block|c_en .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \ctrl_block|c_en .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N28
dffeas \inst|c_en_rr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrl_block|c_en~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|c_en_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|c_en_rr .is_wysiwyg = "true";
defparam \inst|c_en_rr .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N44
dffeas \rr_ex_stg|c_en_ex (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|c_en_rr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|c_en_ex~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|c_en_ex .is_wysiwyg = "true";
defparam \rr_ex_stg|c_en_ex .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N30
cyclonev_lcell_comb \instr_memory|instruction[9]~0 (
// Equation(s):
// \instr_memory|instruction[9]~0_combout  = ( \ctrl_block|m5_sel~1_combout  & ( \instr_memory|rom~0_combout  & ( (!\prog_counter|pc [15] & (\ctrl_block|m5_sel~0_combout  & !\prog_counter|pc [9])) ) ) )

	.dataa(gnd),
	.datab(!\prog_counter|pc [15]),
	.datac(!\ctrl_block|m5_sel~0_combout ),
	.datad(!\prog_counter|pc [9]),
	.datae(!\ctrl_block|m5_sel~1_combout ),
	.dataf(!\instr_memory|rom~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|instruction[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|instruction[9]~0 .extended_lut = "off";
defparam \instr_memory|instruction[9]~0 .lut_mask = 64'h0000000000000C00;
defparam \instr_memory|instruction[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N14
dffeas \inst|m5_sel_rr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr_memory|instruction[9]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|m5_sel_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|m5_sel_rr .is_wysiwyg = "true";
defparam \inst|m5_sel_rr .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N22
dffeas \rr_ex_stg|m8_sel_ex[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m5_sel_rr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m8_sel_ex[0]~DUPLICATE .is_wysiwyg = "true";
defparam \rr_ex_stg|m8_sel_ex[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N16
dffeas \prog_counter|pc[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_incrementer|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[0] .is_wysiwyg = "true";
defparam \prog_counter|pc[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N21
cyclonev_lcell_comb \instr_memory|rom~1 (
// Equation(s):
// \instr_memory|rom~1_combout  = ( !\prog_counter|pc [0] & ( (!\prog_counter|pc [3] & (\prog_counter|pc[1]~DUPLICATE_q  & !\prog_counter|pc [2])) ) )

	.dataa(!\prog_counter|pc [3]),
	.datab(gnd),
	.datac(!\prog_counter|pc[1]~DUPLICATE_q ),
	.datad(!\prog_counter|pc [2]),
	.datae(gnd),
	.dataf(!\prog_counter|pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|rom~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|rom~1 .extended_lut = "off";
defparam \instr_memory|rom~1 .lut_mask = 64'h0A000A0000000000;
defparam \instr_memory|rom~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N27
cyclonev_lcell_comb \ctrl_block|Decoder0~0 (
// Equation(s):
// \ctrl_block|Decoder0~0_combout  = ( \ctrl_block|m5_sel~0_combout  & ( (\ctrl_block|m5_sel~1_combout  & (!\prog_counter|pc [15] & (!\prog_counter|pc [9] & \instr_memory|rom~1_combout ))) ) )

	.dataa(!\ctrl_block|m5_sel~1_combout ),
	.datab(!\prog_counter|pc [15]),
	.datac(!\prog_counter|pc [9]),
	.datad(!\instr_memory|rom~1_combout ),
	.datae(gnd),
	.dataf(!\ctrl_block|m5_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|Decoder0~0 .extended_lut = "off";
defparam \ctrl_block|Decoder0~0 .lut_mask = 64'h0000000000400040;
defparam \ctrl_block|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N45
cyclonev_lcell_comb \ctrl_block|Decoder0~1 (
// Equation(s):
// \ctrl_block|Decoder0~1_combout  = ( !\instr_memory|rom~0_combout  & ( \ctrl_block|Decoder0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instr_memory|rom~0_combout ),
	.dataf(!\ctrl_block|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|Decoder0~1 .extended_lut = "off";
defparam \ctrl_block|Decoder0~1 .lut_mask = 64'h00000000FFFF0000;
defparam \ctrl_block|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N46
dffeas \inst|rtype_rr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrl_block|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|rtype_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|rtype_rr .is_wysiwyg = "true";
defparam \inst|rtype_rr .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N50
dffeas \rr_ex_stg|rtype_ex (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|rtype_rr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|rtype_ex~q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|rtype_ex .is_wysiwyg = "true";
defparam \rr_ex_stg|rtype_ex .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N23
dffeas \rr_ex_stg|m8_sel_ex[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|m5_sel_rr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m8_sel_ex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m8_sel_ex[0] .is_wysiwyg = "true";
defparam \rr_ex_stg|m8_sel_ex[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N21
cyclonev_lcell_comb \exec_mem_stg|m8_sel_mem[0]~feeder (
// Equation(s):
// \exec_mem_stg|m8_sel_mem[0]~feeder_combout  = ( \rr_ex_stg|m8_sel_ex [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|m8_sel_ex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exec_mem_stg|m8_sel_mem[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exec_mem_stg|m8_sel_mem[0]~feeder .extended_lut = "off";
defparam \exec_mem_stg|m8_sel_mem[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exec_mem_stg|m8_sel_mem[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N22
dffeas \exec_mem_stg|m8_sel_mem[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exec_mem_stg|m8_sel_mem[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|m8_sel_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|m8_sel_mem[0] .is_wysiwyg = "true";
defparam \exec_mem_stg|m8_sel_mem[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N57
cyclonev_lcell_comb \mem_wb_stg|m8_sel_wb[0]~feeder (
// Equation(s):
// \mem_wb_stg|m8_sel_wb[0]~feeder_combout  = ( \exec_mem_stg|m8_sel_mem [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exec_mem_stg|m8_sel_mem [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_wb_stg|m8_sel_wb[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_wb_stg|m8_sel_wb[0]~feeder .extended_lut = "off";
defparam \mem_wb_stg|m8_sel_wb[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_wb_stg|m8_sel_wb[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N59
dffeas \mem_wb_stg|m8_sel_wb[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_wb_stg|m8_sel_wb[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|m8_sel_wb[0]~DUPLICATE .is_wysiwyg = "true";
defparam \mem_wb_stg|m8_sel_wb[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N24
cyclonev_lcell_comb \instr_memory|rom~2 (
// Equation(s):
// \instr_memory|rom~2_combout  = ( \prog_counter|pc [0] & ( (!\prog_counter|pc [1] & (!\prog_counter|pc [2] & !\prog_counter|pc [3])) ) ) # ( !\prog_counter|pc [0] & ( (!\prog_counter|pc [2] & !\prog_counter|pc [3]) ) )

	.dataa(gnd),
	.datab(!\prog_counter|pc [1]),
	.datac(!\prog_counter|pc [2]),
	.datad(!\prog_counter|pc [3]),
	.datae(gnd),
	.dataf(!\prog_counter|pc [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|rom~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|rom~2 .extended_lut = "off";
defparam \instr_memory|rom~2 .lut_mask = 64'hF000F000C000C000;
defparam \instr_memory|rom~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \instr_memory|instruction[10]~1 (
// Equation(s):
// \instr_memory|instruction[10]~1_combout  = ( \instr_memory|rom~2_combout  & ( (\ctrl_block|m5_sel~0_combout  & (!\prog_counter|pc [9] & (\ctrl_block|m5_sel~1_combout  & !\prog_counter|pc [15]))) ) )

	.dataa(!\ctrl_block|m5_sel~0_combout ),
	.datab(!\prog_counter|pc [9]),
	.datac(!\ctrl_block|m5_sel~1_combout ),
	.datad(!\prog_counter|pc [15]),
	.datae(gnd),
	.dataf(!\instr_memory|rom~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|instruction[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|instruction[10]~1 .extended_lut = "off";
defparam \instr_memory|instruction[10]~1 .lut_mask = 64'h0000000004000400;
defparam \instr_memory|instruction[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N39
cyclonev_lcell_comb \inst|instr_imm9_rr[6]~feeder (
// Equation(s):
// \inst|instr_imm9_rr[6]~feeder_combout  = ( \instr_memory|instruction[10]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instr_memory|instruction[10]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|instr_imm9_rr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|instr_imm9_rr[6]~feeder .extended_lut = "off";
defparam \inst|instr_imm9_rr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inst|instr_imm9_rr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N40
dffeas \inst|instr_imm9_rr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst|instr_imm9_rr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|instr_imm9_rr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|instr_imm9_rr[6] .is_wysiwyg = "true";
defparam \inst|instr_imm9_rr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N11
dffeas \inst|instr_imm9_rr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrl_block|Decoder0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|instr_imm9_rr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|instr_imm9_rr[7] .is_wysiwyg = "true";
defparam \inst|instr_imm9_rr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N12
cyclonev_lcell_comb \instr_memory|instruction[9]~2 (
// Equation(s):
// \instr_memory|instruction[9]~2_combout  = ( \ctrl_block|m5_sel~1_combout  & ( \instr_memory|rom~0_combout  & ( (!\prog_counter|pc [15] & (!\prog_counter|pc [9] & (\prog_counter|pc[0]~DUPLICATE_q  & \ctrl_block|m5_sel~0_combout ))) ) ) )

	.dataa(!\prog_counter|pc [15]),
	.datab(!\prog_counter|pc [9]),
	.datac(!\prog_counter|pc[0]~DUPLICATE_q ),
	.datad(!\ctrl_block|m5_sel~0_combout ),
	.datae(!\ctrl_block|m5_sel~1_combout ),
	.dataf(!\instr_memory|rom~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instr_memory|instruction[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instr_memory|instruction[9]~2 .extended_lut = "off";
defparam \instr_memory|instruction[9]~2 .lut_mask = 64'h0000000000000008;
defparam \instr_memory|instruction[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N16
dffeas \inst|instr_imm9_rr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr_memory|instruction[9]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|instr_imm9_rr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|instr_imm9_rr[4] .is_wysiwyg = "true";
defparam \inst|instr_imm9_rr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N57
cyclonev_lcell_comb \m2|Mux1~0 (
// Equation(s):
// \m2|Mux1~0_combout  = ( \inst|instr_imm9_rr [7] & ( \inst|instr_imm9_rr [4] & ( !\inst|m5_sel_rr~q  ) ) ) # ( !\inst|instr_imm9_rr [7] & ( \inst|instr_imm9_rr [4] & ( (\inst|instr_imm9_rr [6] & \inst|m5_sel_rr~q ) ) ) ) # ( !\inst|instr_imm9_rr [7] & ( 
// !\inst|instr_imm9_rr [4] & ( (\inst|instr_imm9_rr [6] & \inst|m5_sel_rr~q ) ) ) )

	.dataa(!\inst|instr_imm9_rr [6]),
	.datab(!\inst|m5_sel_rr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|instr_imm9_rr [7]),
	.dataf(!\inst|instr_imm9_rr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux1~0 .extended_lut = "off";
defparam \m2|Mux1~0 .lut_mask = 64'h111100001111CCCC;
defparam \m2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N59
dffeas \rr_ex_stg|m2_out_ex[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\m2|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m2_out_ex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m2_out_ex[1] .is_wysiwyg = "true";
defparam \rr_ex_stg|m2_out_ex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N37
dffeas \exec_mem_stg|m2_out_mem[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|m2_out_ex [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|m2_out_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|m2_out_mem[1] .is_wysiwyg = "true";
defparam \exec_mem_stg|m2_out_mem[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N51
cyclonev_lcell_comb \mem_wb_stg|reg_wr_addr_wb[1]~feeder (
// Equation(s):
// \mem_wb_stg|reg_wr_addr_wb[1]~feeder_combout  = ( \exec_mem_stg|m2_out_mem [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exec_mem_stg|m2_out_mem [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_wb_stg|reg_wr_addr_wb[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_wb_stg|reg_wr_addr_wb[1]~feeder .extended_lut = "off";
defparam \mem_wb_stg|reg_wr_addr_wb[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_wb_stg|reg_wr_addr_wb[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N52
dffeas \mem_wb_stg|reg_wr_addr_wb[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_wb_stg|reg_wr_addr_wb[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|reg_wr_addr_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|reg_wr_addr_wb[1] .is_wysiwyg = "true";
defparam \mem_wb_stg|reg_wr_addr_wb[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N5
dffeas \register_file|reg_array_rtl_1_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_wb_stg|reg_wr_addr_wb [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N44
dffeas \register_file|reg_array_rtl_1_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr_memory|instruction[10]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N3
cyclonev_lcell_comb \m2|Mux2~0 (
// Equation(s):
// \m2|Mux2~0_combout  = ( !\inst|instr_imm9_rr [7] & ( \inst|instr_imm9_rr [4] & ( (\inst|m5_sel_rr~q ) # (\inst|instr_imm9_rr [6]) ) ) ) # ( !\inst|instr_imm9_rr [7] & ( !\inst|instr_imm9_rr [4] & ( (\inst|instr_imm9_rr [6] & !\inst|m5_sel_rr~q ) ) ) )

	.dataa(!\inst|instr_imm9_rr [6]),
	.datab(!\inst|m5_sel_rr~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst|instr_imm9_rr [7]),
	.dataf(!\inst|instr_imm9_rr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux2~0 .extended_lut = "off";
defparam \m2|Mux2~0 .lut_mask = 64'h4444000077770000;
defparam \m2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N5
dffeas \rr_ex_stg|m2_out_ex[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\m2|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m2_out_ex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m2_out_ex[0] .is_wysiwyg = "true";
defparam \rr_ex_stg|m2_out_ex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N2
dffeas \exec_mem_stg|m2_out_mem[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|m2_out_ex [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|m2_out_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|m2_out_mem[0] .is_wysiwyg = "true";
defparam \exec_mem_stg|m2_out_mem[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y6_N44
dffeas \mem_wb_stg|reg_wr_addr_wb[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|m2_out_mem [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|reg_wr_addr_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|reg_wr_addr_wb[0] .is_wysiwyg = "true";
defparam \mem_wb_stg|reg_wr_addr_wb[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N8
dffeas \register_file|reg_array_rtl_1_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_wb_stg|reg_wr_addr_wb [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N45
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[0]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[0]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N47
dffeas \register_file|reg_array_rtl_1_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N24
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[2]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[2]~feeder_combout  = ( \instr_memory|instruction[9]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instr_memory|instruction[9]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[2]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N25
dffeas \register_file|reg_array_rtl_1_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N51
cyclonev_lcell_comb \register_file|reg_array~0 (
// Equation(s):
// \register_file|reg_array~0_combout  = ( \register_file|reg_array_rtl_1_bypass [2] & ( (\register_file|reg_array_rtl_1_bypass [1] & (\register_file|reg_array_rtl_1_bypass [0] & (!\register_file|reg_array_rtl_1_bypass [3] $ 
// (\register_file|reg_array_rtl_1_bypass [4])))) ) ) # ( !\register_file|reg_array_rtl_1_bypass [2] & ( (!\register_file|reg_array_rtl_1_bypass [1] & (\register_file|reg_array_rtl_1_bypass [0] & (!\register_file|reg_array_rtl_1_bypass [3] $ 
// (\register_file|reg_array_rtl_1_bypass [4])))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [3]),
	.datab(!\register_file|reg_array_rtl_1_bypass [4]),
	.datac(!\register_file|reg_array_rtl_1_bypass [1]),
	.datad(!\register_file|reg_array_rtl_1_bypass [0]),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1_bypass [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~0 .extended_lut = "off";
defparam \register_file|reg_array~0 .lut_mask = 64'h0090009000090009;
defparam \register_file|reg_array~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N15
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[37]~1 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[37]~1_combout  = ( !\m8|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\m8|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[37]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[37]~1 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[37]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \register_file|reg_array_rtl_1_bypass[37]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N17
dffeas \register_file|reg_array_rtl_1_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[37]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N0
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[38]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[38]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N2
dffeas \register_file|reg_array_rtl_1_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N33
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[8]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[8]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N35
dffeas \register_file|reg_array_rtl_1_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N33
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[7]~16 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[7]~16_combout  = ( !\m8|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[7]~16 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[7]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N34
dffeas \register_file|reg_array_rtl_1_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N18
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[20]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N19
dffeas \data_mem|ram_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N30
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[9]~15 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[9]~15_combout  = ( !\m8|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[9]~15 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[9]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N29
dffeas \register_file|reg_array_rtl_1_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array_rtl_1_bypass[9]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N27
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[10]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N29
dffeas \register_file|reg_array_rtl_1_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N36
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[11]~14 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[11]~14_combout  = ( !\m8|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[11]~14 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[11]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N38
dffeas \register_file|reg_array_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N15
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[12]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N17
dffeas \register_file|reg_array_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N6
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[1]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[1]~feeder_combout  = ( \mem_wb_stg|reg_wr_addr_wb [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_wb_stg|reg_wr_addr_wb [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[1]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N7
dffeas \register_file|reg_array_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N57
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[0]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[0]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N59
dffeas \register_file|reg_array_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N2
dffeas \register_file|reg_array_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instr_memory|instruction[10]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N54
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[4]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[4]~feeder_combout  = ( \ctrl_block|Decoder0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ctrl_block|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N56
dffeas \register_file|reg_array_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N17
dffeas \register_file|reg_array_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_wb_stg|reg_wr_addr_wb [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N36
cyclonev_lcell_comb \register_file|reg_array~17 (
// Equation(s):
// \register_file|reg_array~17_combout  = ( \register_file|reg_array_rtl_0_bypass [3] & ( (\register_file|reg_array_rtl_0_bypass [0] & (\register_file|reg_array_rtl_0_bypass [4] & (!\register_file|reg_array_rtl_0_bypass [1] $ 
// (\register_file|reg_array_rtl_0_bypass [2])))) ) ) # ( !\register_file|reg_array_rtl_0_bypass [3] & ( (\register_file|reg_array_rtl_0_bypass [0] & (!\register_file|reg_array_rtl_0_bypass [4] & (!\register_file|reg_array_rtl_0_bypass [1] $ 
// (\register_file|reg_array_rtl_0_bypass [2])))) ) )

	.dataa(!\register_file|reg_array_rtl_0_bypass [1]),
	.datab(!\register_file|reg_array_rtl_0_bypass [0]),
	.datac(!\register_file|reg_array_rtl_0_bypass [2]),
	.datad(!\register_file|reg_array_rtl_0_bypass [4]),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0_bypass [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~17 .extended_lut = "off";
defparam \register_file|reg_array~17 .lut_mask = 64'h2100210000210021;
defparam \register_file|reg_array~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N9
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[14]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N10
dffeas \register_file|reg_array_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N15
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[13]~13 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[13]~13_combout  = ( !\m8|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\m8|Mux12~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[13]~13 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[13]~13 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \register_file|reg_array_rtl_0_bypass[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N16
dffeas \register_file|reg_array_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N35
dffeas \rr_ex_stg|imm9_ex[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst|instr_imm9_rr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|imm9_ex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|imm9_ex[4] .is_wysiwyg = "true";
defparam \rr_ex_stg|imm9_ex[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N33
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[16]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N35
dffeas \register_file|reg_array_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N9
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[15]~12 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[15]~12_combout  = ( !\m8|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[15]~12 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[15]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N10
dffeas \register_file|reg_array_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[15]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N9
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[8]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[8]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[8]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[8]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N10
dffeas \register_file|reg_array_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N45
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[7]~16 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[7]~16_combout  = ( !\m8|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[7]~16 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[7]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N46
dffeas \register_file|reg_array_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N24
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[19]~10 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[19]~10_combout  = !\m8|Mux9~0_combout 

	.dataa(gnd),
	.datab(!\m8|Mux9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[19]~10 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[19]~10 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \register_file|reg_array_rtl_0_bypass[19]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N26
dffeas \register_file|reg_array_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[19]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N36
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[20]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N37
dffeas \register_file|reg_array_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N18
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[21]~9 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[21]~9_combout  = ( !\m8|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[21]~9 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[21]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N19
dffeas \register_file|reg_array_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[21]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N0
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[22]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N2
dffeas \register_file|reg_array_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N3
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[23]~8 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[23]~8_combout  = ( !\m8|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[23]~8 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[23]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N4
dffeas \register_file|reg_array_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N51
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[24]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N53
dffeas \register_file|reg_array_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N27
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[25]~7 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[25]~7_combout  = ( !\m8|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[25]~7 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[25]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N29
dffeas \register_file|reg_array_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N6
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[26]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N8
dffeas \register_file|reg_array_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N48
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[9]~15 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[9]~15_combout  = ( !\m8|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[9]~15 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[9]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N49
dffeas \register_file|reg_array_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[9]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N39
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[29]~5 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[29]~5_combout  = !\m8|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\m8|Mux4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[29]~5 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[29]~5 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \register_file|reg_array_rtl_0_bypass[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N41
dffeas \register_file|reg_array_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[29]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N45
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[32]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[32]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N47
dffeas \register_file|reg_array_rtl_1_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[31]~4 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[31]~4_combout  = ( !\m8|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\m8|Mux3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[31]~4 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[31]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \register_file|reg_array_rtl_1_bypass[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N8
dffeas \register_file|reg_array_rtl_1_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[31]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N6
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[33]~3 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[33]~3_combout  = ( !\m8|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[33]~3 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[33]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N8
dffeas \register_file|reg_array_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N15
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[35]~2 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[35]~2_combout  = ( !\m8|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[35]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[35]~2 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[35]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[35]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N17
dffeas \register_file|reg_array_rtl_1_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[35]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N51
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[36]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[36]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N53
dffeas \register_file|reg_array_rtl_1_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\m8|Mux0~0_combout ,\m8|Mux1~0_combout ,\m8|Mux2~0_combout ,\m8|Mux3~0_combout ,\m8|Mux4~0_combout ,\m8|Mux5~0_combout ,\m8|Mux6~0_combout ,\m8|Mux7~0_combout ,\m8|Mux8~0_combout ,
\m8|Mux9~0_combout ,\m8|Mux10~0_combout ,\m8|Mux11~0_combout ,\m8|Mux12~0_combout ,\m8|Mux13~0_combout ,\m8|Mux14~0_combout ,\m8|Mux15~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\instr_memory|instruction[10]~1_combout ,\instr_memory|instruction[9]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_1|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "000000000100000000000000000001000000FFFF";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N30
cyclonev_lcell_comb \register_file|reg_array~2 (
// Equation(s):
// \register_file|reg_array~2_combout  = ( \register_file|reg_array~0_combout  & ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a14  & ( !\register_file|reg_array_rtl_1_bypass [35] ) ) ) # ( !\register_file|reg_array~0_combout  & ( 
// \register_file|reg_array_rtl_1|auto_generated|ram_block1a14  & ( (!\register_file|reg_array_rtl_1_bypass [35]) # (\register_file|reg_array_rtl_1_bypass [36]) ) ) ) # ( \register_file|reg_array~0_combout  & ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a14  & ( !\register_file|reg_array_rtl_1_bypass [35] ) ) ) # ( !\register_file|reg_array~0_combout  & ( !\register_file|reg_array_rtl_1|auto_generated|ram_block1a14  & ( 
// (!\register_file|reg_array_rtl_1_bypass [35] & !\register_file|reg_array_rtl_1_bypass [36]) ) ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array_rtl_1_bypass [35]),
	.datac(!\register_file|reg_array_rtl_1_bypass [36]),
	.datad(gnd),
	.datae(!\register_file|reg_array~0_combout ),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~2 .extended_lut = "off";
defparam \register_file|reg_array~2 .lut_mask = 64'hC0C0CCCCCFCFCCCC;
defparam \register_file|reg_array~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N48
cyclonev_lcell_comb \rr_ex_stg|reg_data2_ex[14]~feeder (
// Equation(s):
// \rr_ex_stg|reg_data2_ex[14]~feeder_combout  = ( \register_file|reg_array~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_ex_stg|reg_data2_ex[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[14]~feeder .extended_lut = "off";
defparam \rr_ex_stg|reg_data2_ex[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rr_ex_stg|reg_data2_ex[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N50
dffeas \rr_ex_stg|reg_data2_ex[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rr_ex_stg|reg_data2_ex[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[14] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N57
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[35]~2 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[35]~2_combout  = ( !\m8|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[35]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[35]~2 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[35]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[35]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N59
dffeas \register_file|reg_array_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[35]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N24
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[36]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N25
dffeas \register_file|reg_array_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\m8|Mux0~0_combout ,\m8|Mux1~0_combout ,\m8|Mux2~0_combout ,\m8|Mux3~0_combout ,\m8|Mux4~0_combout ,\m8|Mux5~0_combout ,\m8|Mux6~0_combout ,\m8|Mux7~0_combout ,\m8|Mux8~0_combout ,
\m8|Mux9~0_combout ,\m8|Mux10~0_combout ,\m8|Mux11~0_combout ,\m8|Mux12~0_combout ,\m8|Mux13~0_combout ,\m8|Mux14~0_combout ,\m8|Mux15~0_combout }),
	.portaaddr({\mem_wb_stg|reg_wr_addr_wb [1],\mem_wb_stg|reg_wr_addr_wb [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\ctrl_block|Decoder0~0_combout ,\instr_memory|instruction[10]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|reg_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/pd_project1.ram0_reg_file_c5668544.hdl.mif";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "reg_file:register_file|altsyncram:reg_array_rtl_0|altsyncram_gfn1:auto_generated|ALTSYNCRAM";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 7;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \register_file|reg_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000100000000000000000001000000FFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N9
cyclonev_lcell_comb \register_file|reg_array~19 (
// Equation(s):
// \register_file|reg_array~19_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a14  & ( (!\register_file|reg_array_rtl_0_bypass [35]) # ((\register_file|reg_array_rtl_0_bypass [36] & !\register_file|reg_array~17_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a14  & ( (!\register_file|reg_array_rtl_0_bypass [35] & ((!\register_file|reg_array_rtl_0_bypass [36]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_0_bypass [35]),
	.datab(!\register_file|reg_array_rtl_0_bypass [36]),
	.datac(!\register_file|reg_array~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~19 .extended_lut = "off";
defparam \register_file|reg_array~19 .lut_mask = 64'h8A8A8A8ABABABABA;
defparam \register_file|reg_array~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N59
dffeas \rr_ex_stg|reg_data1_ex[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[14]~DUPLICATE .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N27
cyclonev_lcell_comb \barrel_shifter|m_0_1|y~0 (
// Equation(s):
// \barrel_shifter|m_0_1|y~0_combout  = (\rr_ex_stg|reg_data1_ex[14]~DUPLICATE_q  & \rr_ex_stg|rtype_ex~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data1_ex[14]~DUPLICATE_q ),
	.datad(!\rr_ex_stg|rtype_ex~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_1|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_1|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_1|y~0 .lut_mask = 64'h000F000F000F000F;
defparam \barrel_shifter|m_0_1|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[33]~3 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[33]~3_combout  = ( !\m8|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[33]~3 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[33]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N13
dffeas \register_file|reg_array_rtl_1_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N6
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[34]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[34]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N8
dffeas \register_file|reg_array_rtl_1_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N24
cyclonev_lcell_comb \register_file|reg_array~3 (
// Equation(s):
// \register_file|reg_array~3_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a13  & ( \register_file|reg_array_rtl_1_bypass [34] & ( (!\register_file|reg_array~0_combout ) # (!\register_file|reg_array_rtl_1_bypass [33]) ) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a13  & ( \register_file|reg_array_rtl_1_bypass [34] & ( (\register_file|reg_array~0_combout  & !\register_file|reg_array_rtl_1_bypass [33]) ) ) ) # ( 
// \register_file|reg_array_rtl_1|auto_generated|ram_block1a13  & ( !\register_file|reg_array_rtl_1_bypass [34] & ( !\register_file|reg_array_rtl_1_bypass [33] ) ) ) # ( !\register_file|reg_array_rtl_1|auto_generated|ram_block1a13  & ( 
// !\register_file|reg_array_rtl_1_bypass [34] & ( !\register_file|reg_array_rtl_1_bypass [33] ) ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array~0_combout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [33]),
	.datad(gnd),
	.datae(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a13 ),
	.dataf(!\register_file|reg_array_rtl_1_bypass [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~3 .extended_lut = "off";
defparam \register_file|reg_array~3 .lut_mask = 64'hF0F0F0F03030FCFC;
defparam \register_file|reg_array~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N9
cyclonev_lcell_comb \rr_ex_stg|reg_data2_ex[13]~feeder (
// Equation(s):
// \rr_ex_stg|reg_data2_ex[13]~feeder_combout  = ( \register_file|reg_array~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_ex_stg|reg_data2_ex[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[13]~feeder .extended_lut = "off";
defparam \rr_ex_stg|reg_data2_ex[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rr_ex_stg|reg_data2_ex[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N11
dffeas \rr_ex_stg|reg_data2_ex[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rr_ex_stg|reg_data2_ex[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[13] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N45
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[32]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N47
dffeas \register_file|reg_array_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N3
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[31]~4 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[31]~4_combout  = ( !\m8|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\m8|Mux3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[31]~4 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[31]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \register_file|reg_array_rtl_0_bypass[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N5
dffeas \register_file|reg_array_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[31]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N18
cyclonev_lcell_comb \register_file|reg_array~21 (
// Equation(s):
// \register_file|reg_array~21_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a12  & ( (!\register_file|reg_array_rtl_0_bypass [31]) # ((\register_file|reg_array_rtl_0_bypass [32] & !\register_file|reg_array~17_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a12  & ( (!\register_file|reg_array_rtl_0_bypass [31] & ((!\register_file|reg_array_rtl_0_bypass [32]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array_rtl_0_bypass [32]),
	.datac(!\register_file|reg_array_rtl_0_bypass [31]),
	.datad(!\register_file|reg_array~17_combout ),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~21 .extended_lut = "off";
defparam \register_file|reg_array~21 .lut_mask = 64'hC0F0C0F0F3F0F3F0;
defparam \register_file|reg_array~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N42
cyclonev_lcell_comb \rr_ex_stg|reg_data1_ex[12]~feeder (
// Equation(s):
// \rr_ex_stg|reg_data1_ex[12]~feeder_combout  = ( \register_file|reg_array~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_ex_stg|reg_data1_ex[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[12]~feeder .extended_lut = "off";
defparam \rr_ex_stg|reg_data1_ex[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rr_ex_stg|reg_data1_ex[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N44
dffeas \rr_ex_stg|reg_data1_ex[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rr_ex_stg|reg_data1_ex[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[12] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N24
cyclonev_lcell_comb \barrel_shifter|m_0_3|y~0 (
// Equation(s):
// \barrel_shifter|m_0_3|y~0_combout  = ( \rr_ex_stg|reg_data1_ex [12] & ( \rr_ex_stg|rtype_ex~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_3|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_3|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_3|y~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \barrel_shifter|m_0_3|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N21
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[29]~5 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[29]~5_combout  = ( !\m8|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[29]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[29]~5 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[29]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[29]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N23
dffeas \register_file|reg_array_rtl_1_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[29]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[30]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[30]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N44
dffeas \register_file|reg_array_rtl_1_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N45
cyclonev_lcell_comb \register_file|reg_array~5 (
// Equation(s):
// \register_file|reg_array~5_combout  = ( \register_file|reg_array_rtl_1_bypass [30] & ( (!\register_file|reg_array~0_combout  & (\register_file|reg_array_rtl_1|auto_generated|ram_block1a11 )) # (\register_file|reg_array~0_combout  & 
// ((!\register_file|reg_array_rtl_1_bypass [29]))) ) ) # ( !\register_file|reg_array_rtl_1_bypass [30] & ( !\register_file|reg_array_rtl_1_bypass [29] ) )

	.dataa(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a11 ),
	.datab(gnd),
	.datac(!\register_file|reg_array~0_combout ),
	.datad(!\register_file|reg_array_rtl_1_bypass [29]),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1_bypass [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~5 .extended_lut = "off";
defparam \register_file|reg_array~5 .lut_mask = 64'hFF00FF005F505F50;
defparam \register_file|reg_array~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N54
cyclonev_lcell_comb \rr_ex_stg|reg_data2_ex[11]~feeder (
// Equation(s):
// \rr_ex_stg|reg_data2_ex[11]~feeder_combout  = ( \register_file|reg_array~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_ex_stg|reg_data2_ex[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[11]~feeder .extended_lut = "off";
defparam \rr_ex_stg|reg_data2_ex[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rr_ex_stg|reg_data2_ex[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N55
dffeas \rr_ex_stg|reg_data2_ex[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rr_ex_stg|reg_data2_ex[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[11] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N39
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[27]~6 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[27]~6_combout  = ( !\m8|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[27]~6 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[27]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N41
dffeas \register_file|reg_array_rtl_1_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[27]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N3
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[28]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[28]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N5
dffeas \register_file|reg_array_rtl_1_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N42
cyclonev_lcell_comb \register_file|reg_array~6 (
// Equation(s):
// \register_file|reg_array~6_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a10  & ( (!\register_file|reg_array_rtl_1_bypass [27]) # ((!\register_file|reg_array~0_combout  & \register_file|reg_array_rtl_1_bypass [28])) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a10  & ( (!\register_file|reg_array_rtl_1_bypass [27] & ((!\register_file|reg_array_rtl_1_bypass [28]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [27]),
	.datab(!\register_file|reg_array~0_combout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~6 .extended_lut = "off";
defparam \register_file|reg_array~6 .lut_mask = 64'hA2A2A2A2AEAEAEAE;
defparam \register_file|reg_array~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N2
dffeas \rr_ex_stg|reg_data2_ex[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[10] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N21
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[28]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N22
dffeas \register_file|reg_array_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N33
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[27]~6 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[27]~6_combout  = ( !\m8|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[27]~6 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[27]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N35
dffeas \register_file|reg_array_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[27]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N36
cyclonev_lcell_comb \register_file|reg_array~23 (
// Equation(s):
// \register_file|reg_array~23_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a10  & ( (!\register_file|reg_array_rtl_0_bypass [27]) # ((!\register_file|reg_array~17_combout  & \register_file|reg_array_rtl_0_bypass [28])) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a10  & ( (!\register_file|reg_array_rtl_0_bypass [27] & ((!\register_file|reg_array_rtl_0_bypass [28]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array~17_combout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [28]),
	.datad(!\register_file|reg_array_rtl_0_bypass [27]),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~23 .extended_lut = "off";
defparam \register_file|reg_array~23 .lut_mask = 64'hF300F300FF0CFF0C;
defparam \register_file|reg_array~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N11
dffeas \rr_ex_stg|reg_data1_ex[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[10]~DUPLICATE .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N12
cyclonev_lcell_comb \barrel_shifter|m_0_5|y~0 (
// Equation(s):
// \barrel_shifter|m_0_5|y~0_combout  = ( \rr_ex_stg|reg_data1_ex[10]~DUPLICATE_q  & ( \rr_ex_stg|rtype_ex~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_5|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_5|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_5|y~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \barrel_shifter|m_0_5|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N27
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[26]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[26]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N28
dffeas \register_file|reg_array_rtl_1_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N39
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[25]~7 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[25]~7_combout  = ( !\m8|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[25]~7 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[25]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N40
dffeas \register_file|reg_array_rtl_1_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[25]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N36
cyclonev_lcell_comb \register_file|reg_array~7 (
// Equation(s):
// \register_file|reg_array~7_combout  = (!\register_file|reg_array_rtl_1_bypass [26] & (((!\register_file|reg_array_rtl_1_bypass [25])))) # (\register_file|reg_array_rtl_1_bypass [26] & ((!\register_file|reg_array~0_combout  & 
// (\register_file|reg_array_rtl_1|auto_generated|ram_block1a9 )) # (\register_file|reg_array~0_combout  & ((!\register_file|reg_array_rtl_1_bypass [25])))))

	.dataa(!\register_file|reg_array_rtl_1_bypass [26]),
	.datab(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a9 ),
	.datac(!\register_file|reg_array~0_combout ),
	.datad(!\register_file|reg_array_rtl_1_bypass [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~7 .extended_lut = "off";
defparam \register_file|reg_array~7 .lut_mask = 64'hBF10BF10BF10BF10;
defparam \register_file|reg_array~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N38
dffeas \rr_ex_stg|reg_data2_ex[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[9] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N30
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[24]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[24]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N32
dffeas \register_file|reg_array_rtl_1_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N51
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[23]~8 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[23]~8_combout  = ( !\m8|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[23]~8 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[23]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N53
dffeas \register_file|reg_array_rtl_1_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[23]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N0
cyclonev_lcell_comb \register_file|reg_array~8 (
// Equation(s):
// \register_file|reg_array~8_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a8  & ( (!\register_file|reg_array_rtl_1_bypass [23]) # ((\register_file|reg_array_rtl_1_bypass [24] & !\register_file|reg_array~0_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a8  & ( (!\register_file|reg_array_rtl_1_bypass [23] & ((!\register_file|reg_array_rtl_1_bypass [24]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array_rtl_1_bypass [24]),
	.datac(!\register_file|reg_array_rtl_1_bypass [23]),
	.datad(!\register_file|reg_array~0_combout ),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~8 .extended_lut = "off";
defparam \register_file|reg_array~8 .lut_mask = 64'hC0F0C0F0F3F0F3F0;
defparam \register_file|reg_array~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N50
dffeas \rr_ex_stg|reg_data2_ex[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[8] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N15
cyclonev_lcell_comb \barrel_shifter|m_0_7|y~0 (
// Equation(s):
// \barrel_shifter|m_0_7|y~0_combout  = ( \rr_ex_stg|rtype_ex~q  & ( \rr_ex_stg|reg_data1_ex [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr_ex_stg|reg_data1_ex [8]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|rtype_ex~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_7|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_7|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_7|y~0 .lut_mask = 64'h0000000000FF00FF;
defparam \barrel_shifter|m_0_7|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N21
cyclonev_lcell_comb \ctrl_block|WideOr1 (
// Equation(s):
// \ctrl_block|WideOr1~combout  = ( !\instr_memory|rom~1_combout  & ( \ctrl_block|m5_sel~2_combout  ) ) # ( \instr_memory|rom~1_combout  & ( !\ctrl_block|m5_sel~2_combout  ) ) # ( !\instr_memory|rom~1_combout  & ( !\ctrl_block|m5_sel~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instr_memory|rom~1_combout ),
	.dataf(!\ctrl_block|m5_sel~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl_block|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl_block|WideOr1 .extended_lut = "off";
defparam \ctrl_block|WideOr1 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \ctrl_block|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y6_N22
dffeas \inst|m1_sel_rr (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ctrl_block|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|m1_sel_rr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|m1_sel_rr .is_wysiwyg = "true";
defparam \inst|m1_sel_rr .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N48
cyclonev_lcell_comb \m1|y[7]~0 (
// Equation(s):
// \m1|y[7]~0_combout  = (!\inst|m1_sel_rr~q  & \inst|instr_imm9_rr [7])

	.dataa(gnd),
	.datab(!\inst|m1_sel_rr~q ),
	.datac(!\inst|instr_imm9_rr [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|y[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|y[7]~0 .extended_lut = "off";
defparam \m1|y[7]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \m1|y[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N14
dffeas \rr_ex_stg|m1_out_ex[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\m1|y[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m1_out_ex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m1_out_ex[7] .is_wysiwyg = "true";
defparam \rr_ex_stg|m1_out_ex[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N54
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[21]~9 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[21]~9_combout  = ( !\m8|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[21]~9 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[21]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N11
dffeas \register_file|reg_array_rtl_1_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array_rtl_1_bypass[21]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N12
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[22]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N14
dffeas \register_file|reg_array_rtl_1_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N21
cyclonev_lcell_comb \register_file|reg_array~9 (
// Equation(s):
// \register_file|reg_array~9_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a7  & ( (!\register_file|reg_array_rtl_1_bypass [21]) # ((!\register_file|reg_array~0_combout  & \register_file|reg_array_rtl_1_bypass [22])) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a7  & ( (!\register_file|reg_array_rtl_1_bypass [21] & ((!\register_file|reg_array_rtl_1_bypass [22]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1_bypass [21]),
	.datac(!\register_file|reg_array_rtl_1_bypass [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~9 .extended_lut = "off";
defparam \register_file|reg_array~9 .lut_mask = 64'hC4C4C4C4CECECECE;
defparam \register_file|reg_array~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N50
dffeas \rr_ex_stg|reg_data2_ex[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[7] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N54
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[19]~10 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[19]~10_combout  = ( !\m8|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\m8|Mux9~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[19]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[19]~10 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[19]~10 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \register_file|reg_array_rtl_1_bypass[19]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N56
dffeas \register_file|reg_array_rtl_1_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[19]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N0
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[20]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N2
dffeas \register_file|reg_array_rtl_1_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N12
cyclonev_lcell_comb \register_file|reg_array~10 (
// Equation(s):
// \register_file|reg_array~10_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a6  & ( (!\register_file|reg_array_rtl_1_bypass [19]) # ((!\register_file|reg_array~0_combout  & \register_file|reg_array_rtl_1_bypass [20])) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a6  & ( (!\register_file|reg_array_rtl_1_bypass [19] & ((!\register_file|reg_array_rtl_1_bypass [20]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [19]),
	.datab(!\register_file|reg_array~0_combout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~10 .extended_lut = "off";
defparam \register_file|reg_array~10 .lut_mask = 64'hA2A2A2A2AEAEAEAE;
defparam \register_file|reg_array~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N31
dffeas \rr_ex_stg|reg_data2_ex[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[6] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N45
cyclonev_lcell_comb \m1|y[6]~1 (
// Equation(s):
// \m1|y[6]~1_combout  = (\inst|instr_imm9_rr [6] & !\inst|m1_sel_rr~q )

	.dataa(gnd),
	.datab(!\inst|instr_imm9_rr [6]),
	.datac(!\inst|m1_sel_rr~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|y[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|y[6]~1 .extended_lut = "off";
defparam \m1|y[6]~1 .lut_mask = 64'h3030303030303030;
defparam \m1|y[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N46
dffeas \rr_ex_stg|m1_out_ex[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\m1|y[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|m1_out_ex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|m1_out_ex[6] .is_wysiwyg = "true";
defparam \rr_ex_stg|m1_out_ex[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N27
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[17]~11 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[17]~11_combout  = ( !\m8|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\m8|Mux10~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[17]~11 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[17]~11 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \register_file|reg_array_rtl_0_bypass[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N41
dffeas \register_file|reg_array_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array_rtl_0_bypass[17]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N51
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[18]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N53
dffeas \register_file|reg_array_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N54
cyclonev_lcell_comb \register_file|reg_array~28 (
// Equation(s):
// \register_file|reg_array~28_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a5  & ( (!\register_file|reg_array_rtl_0_bypass [17]) # ((!\register_file|reg_array~17_combout  & \register_file|reg_array_rtl_0_bypass [18])) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a5  & ( (!\register_file|reg_array_rtl_0_bypass [17] & ((!\register_file|reg_array_rtl_0_bypass [18]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0_bypass [17]),
	.datac(!\register_file|reg_array_rtl_0_bypass [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~28 .extended_lut = "off";
defparam \register_file|reg_array~28 .lut_mask = 64'hC4C4C4C4CECECECE;
defparam \register_file|reg_array~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N44
dffeas \rr_ex_stg|reg_data1_ex[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[5] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N6
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[17]~11 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[17]~11_combout  = ( !\m8|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[17]~11 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[17]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N7
dffeas \register_file|reg_array_rtl_1_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[17]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N27
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[18]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N29
dffeas \register_file|reg_array_rtl_1_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N18
cyclonev_lcell_comb \register_file|reg_array~11 (
// Equation(s):
// \register_file|reg_array~11_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a5  & ( (!\register_file|reg_array_rtl_1_bypass [17]) # ((!\register_file|reg_array~0_combout  & \register_file|reg_array_rtl_1_bypass [18])) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a5  & ( (!\register_file|reg_array_rtl_1_bypass [17] & ((!\register_file|reg_array_rtl_1_bypass [18]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [17]),
	.datab(!\register_file|reg_array~0_combout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~11 .extended_lut = "off";
defparam \register_file|reg_array~11 .lut_mask = 64'hA2A2A2A2AEAEAEAE;
defparam \register_file|reg_array~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N11
dffeas \rr_ex_stg|reg_data2_ex[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[5] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N42
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[16]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N43
dffeas \register_file|reg_array_rtl_1_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N6
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[15]~12 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[15]~12_combout  = ( !\m8|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[15]~12 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[15]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N7
dffeas \register_file|reg_array_rtl_1_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[15]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N39
cyclonev_lcell_comb \register_file|reg_array~12 (
// Equation(s):
// \register_file|reg_array~12_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a4  & ( (!\register_file|reg_array_rtl_1_bypass [15]) # ((\register_file|reg_array_rtl_1_bypass [16] & !\register_file|reg_array~0_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a4  & ( (!\register_file|reg_array_rtl_1_bypass [15] & ((!\register_file|reg_array_rtl_1_bypass [16]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [16]),
	.datab(!\register_file|reg_array~0_combout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~12 .extended_lut = "off";
defparam \register_file|reg_array~12 .lut_mask = 64'hB0B0B0B0F4F4F4F4;
defparam \register_file|reg_array~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N34
dffeas \rr_ex_stg|reg_data2_ex[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[4] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N33
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[14]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N34
dffeas \register_file|reg_array_rtl_1_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N36
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[13]~13 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[13]~13_combout  = ( !\m8|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[13]~13 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[13]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N37
dffeas \register_file|reg_array_rtl_1_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N45
cyclonev_lcell_comb \register_file|reg_array~13 (
// Equation(s):
// \register_file|reg_array~13_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a3  & ( (!\register_file|reg_array_rtl_1_bypass [13]) # ((\register_file|reg_array_rtl_1_bypass [14] & !\register_file|reg_array~0_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a3  & ( (!\register_file|reg_array_rtl_1_bypass [13] & ((!\register_file|reg_array_rtl_1_bypass [14]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [14]),
	.datab(!\register_file|reg_array~0_combout ),
	.datac(!\register_file|reg_array_rtl_1_bypass [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~13 .extended_lut = "off";
defparam \register_file|reg_array~13 .lut_mask = 64'hB0B0B0B0F4F4F4F4;
defparam \register_file|reg_array~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N41
dffeas \rr_ex_stg|reg_data2_ex[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[3] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N18
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[12]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N20
dffeas \register_file|reg_array_rtl_1_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N6
cyclonev_lcell_comb \register_file|reg_array_rtl_1_bypass[11]~14 (
// Equation(s):
// \register_file|reg_array_rtl_1_bypass[11]~14_combout  = ( !\m8|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_1_bypass[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[11]~14 .extended_lut = "off";
defparam \register_file|reg_array_rtl_1_bypass[11]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_1_bypass[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N7
dffeas \register_file|reg_array_rtl_1_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_1_bypass[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N6
cyclonev_lcell_comb \register_file|reg_array~14 (
// Equation(s):
// \register_file|reg_array~14_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a2  & ( (!\register_file|reg_array_rtl_1_bypass [11]) # ((\register_file|reg_array_rtl_1_bypass [12] & !\register_file|reg_array~0_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a2  & ( (!\register_file|reg_array_rtl_1_bypass [11] & ((!\register_file|reg_array_rtl_1_bypass [12]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [12]),
	.datab(gnd),
	.datac(!\register_file|reg_array~0_combout ),
	.datad(!\register_file|reg_array_rtl_1_bypass [11]),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~14 .extended_lut = "off";
defparam \register_file|reg_array~14 .lut_mask = 64'hAF00AF00FF50FF50;
defparam \register_file|reg_array~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N56
dffeas \rr_ex_stg|reg_data2_ex[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[2] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N0
cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [0]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [0])) ) + ( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q )) # 
// (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [0]))) ) + ( !VCC ))
// \alu|Add0~62  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [0]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [0])) ) + ( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q )) # 
// (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [0]))) ) + ( !VCC ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|reg_data1_ex [0]),
	.datad(!\rr_ex_stg|reg_data2_ex [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(\alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000B8B8000005AF;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N3
cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [1]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [1])) ) + ( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q )) # 
// (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [1]))) ) + ( \alu|Add0~62  ))
// \alu|Add0~58  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [1]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [1])) ) + ( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q )) # 
// (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [1]))) ) + ( \alu|Add0~62  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|reg_data1_ex [1]),
	.datad(!\rr_ex_stg|reg_data2_ex [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000B8B8000005AF;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N6
cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [2]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [2])) ) + ( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q )) # 
// (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [2]))) ) + ( \alu|Add0~58  ))
// \alu|Add0~54  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [2]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [2])) ) + ( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q )) # 
// (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [2]))) ) + ( \alu|Add0~58  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|reg_data1_ex [2]),
	.datad(!\rr_ex_stg|reg_data2_ex [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000B8B8000005AF;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N9
cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [3]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [3])) ) + ( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q )) # 
// (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [3]))) ) + ( \alu|Add0~54  ))
// \alu|Add0~50  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [3]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [3])) ) + ( (!\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q )) # 
// (\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|reg_data1_ex [3]))) ) + ( \alu|Add0~54  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|reg_data1_ex [3]),
	.datad(!\rr_ex_stg|reg_data2_ex [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000B8B8000005AF;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N12
cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [4])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex [4]))) ) + ( \barrel_shifter|m_0_11|y~0_combout  ) + ( \alu|Add0~50  ))
// \alu|Add0~46  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [4])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex [4]))) ) + ( \barrel_shifter|m_0_11|y~0_combout  ) + ( \alu|Add0~50  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\barrel_shifter|m_0_11|y~0_combout ),
	.datac(!\rr_ex_stg|reg_data2_ex [4]),
	.datad(!\rr_ex_stg|reg_data1_ex [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000CCCC00000A5F;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N15
cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [5]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [5])) ) + ( (\rr_ex_stg|reg_data1_ex [5] & \rr_ex_stg|rtype_ex~q ) ) + ( \alu|Add0~46 
//  ))
// \alu|Add0~42  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [5]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [5])) ) + ( (\rr_ex_stg|reg_data1_ex [5] & \rr_ex_stg|rtype_ex~q ) ) + ( \alu|Add0~46  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data1_ex [5]),
	.datad(!\rr_ex_stg|reg_data2_ex [5]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|rtype_ex~q ),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000FFF0000005AF;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N18
cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [6]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [6])) ) + ( (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [6]))) # 
// (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [6])) ) + ( \alu|Add0~42  ))
// \alu|Add0~38  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [6]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [6])) ) + ( (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [6]))) # 
// (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [6])) ) + ( \alu|Add0~42  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|reg_data1_ex [6]),
	.datad(!\rr_ex_stg|reg_data2_ex [6]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|m1_out_ex [6]),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000FC30000005AF;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N21
cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [7]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [7])) ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [7]))) # 
// (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [7])) ) + ( \alu|Add0~38  ))
// \alu|Add0~34  = CARRY(( (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m1_out_ex [7]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [7])) ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [7]))) # 
// (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [7])) ) + ( \alu|Add0~38  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|reg_data1_ex [7]),
	.datad(!\rr_ex_stg|m1_out_ex [7]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [7]),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000FA50000003CF;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N24
cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( \barrel_shifter|m_0_7|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [8]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [8])) ) + ( \alu|Add0~34  ))
// \alu|Add0~30  = CARRY(( \barrel_shifter|m_0_7|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [8]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [8])) ) + ( \alu|Add0~34  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|reg_data1_ex [8]),
	.datac(!\rr_ex_stg|reg_data2_ex [8]),
	.datad(!\barrel_shifter|m_0_7|y~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000E4E4000000FF;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N27
cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( (\rr_ex_stg|reg_data1_ex [9] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [9]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [9])) ) + ( \alu|Add0~30 
//  ))
// \alu|Add0~26  = CARRY(( (\rr_ex_stg|reg_data1_ex [9] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [9]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [9])) ) + ( \alu|Add0~30  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data1_ex [9]),
	.datad(!\rr_ex_stg|rtype_ex~q ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [9]),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000FA500000000F;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N30
cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( \barrel_shifter|m_0_5|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [10])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex[10]~DUPLICATE_q ))) ) + ( \alu|Add0~26  ))
// \alu|Add0~22  = CARRY(( \barrel_shifter|m_0_5|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [10])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex[10]~DUPLICATE_q ))) ) + ( \alu|Add0~26  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [10]),
	.datad(!\barrel_shifter|m_0_5|y~0_combout ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N33
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [11]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q )) ) + ( (\rr_ex_stg|rtype_ex~q  & 
// \rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q ) ) + ( \alu|Add0~22  ))
// \alu|Add0~18  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [11]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q )) ) + ( (\rr_ex_stg|rtype_ex~q  & 
// \rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q ) ) + ( \alu|Add0~22  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q ),
	.datad(!\rr_ex_stg|reg_data2_ex [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FCFC000005AF;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N36
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( \barrel_shifter|m_0_3|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [12])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex [12]))) ) + ( \alu|Add0~18  ))
// \alu|Add0~14  = CARRY(( \barrel_shifter|m_0_3|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [12])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex [12]))) ) + ( \alu|Add0~18  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [12]),
	.datad(!\barrel_shifter|m_0_3|y~0_combout ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [12]),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N39
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( (\rr_ex_stg|reg_data1_ex [13] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [13]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [13])) ) + ( 
// \alu|Add0~14  ))
// \alu|Add0~10  = CARRY(( (\rr_ex_stg|reg_data1_ex [13] & \rr_ex_stg|rtype_ex~q ) ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [13]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [13])) ) + ( \alu|Add0~14  
// ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data1_ex [13]),
	.datad(!\rr_ex_stg|rtype_ex~q ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [13]),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000FA500000000F;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N42
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \barrel_shifter|m_0_1|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [14])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex[14]~DUPLICATE_q ))) ) + ( \alu|Add0~10  ))
// \alu|Add0~6  = CARRY(( \barrel_shifter|m_0_1|y~0_combout  ) + ( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [14])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex[14]~DUPLICATE_q ))) ) + ( \alu|Add0~10  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [14]),
	.datad(!\barrel_shifter|m_0_1|y~0_combout ),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000F5A0000000FF;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N43
dffeas \exec_mem_stg|alu_out_mem[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[14] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N53
dffeas \mem_wb_stg|alu_out_wb[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[14] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N42
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[46]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N44
dffeas \data_mem|ram_rtl_0_bypass[46] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N17
dffeas \exec_mem_stg|alu_out_mem[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[5] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N59
dffeas \exec_mem_stg|mem_wr_data_mem[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[2] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N50
dffeas \exec_mem_stg|mem_wr_data_mem[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[3] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N44
dffeas \exec_mem_stg|mem_wr_data_mem[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[4] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N16
dffeas \exec_mem_stg|mem_wr_data_mem[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[5] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N32
dffeas \rr_ex_stg|reg_data2_ex[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[6]~DUPLICATE .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N12
cyclonev_lcell_comb \exec_mem_stg|mem_wr_data_mem[6]~feeder (
// Equation(s):
// \exec_mem_stg|mem_wr_data_mem[6]~feeder_combout  = ( \rr_ex_stg|reg_data2_ex[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exec_mem_stg|mem_wr_data_mem[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[6]~feeder .extended_lut = "off";
defparam \exec_mem_stg|mem_wr_data_mem[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exec_mem_stg|mem_wr_data_mem[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y6_N13
dffeas \exec_mem_stg|mem_wr_data_mem[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exec_mem_stg|mem_wr_data_mem[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[6] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N8
dffeas \exec_mem_stg|mem_wr_data_mem[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[7] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N37
dffeas \exec_mem_stg|mem_wr_data_mem[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[8] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N56
dffeas \exec_mem_stg|mem_wr_data_mem[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[9] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N44
dffeas \exec_mem_stg|mem_wr_data_mem[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[10] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N22
dffeas \exec_mem_stg|mem_wr_data_mem[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[11] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N55
dffeas \exec_mem_stg|mem_wr_data_mem[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[13] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N0
cyclonev_lcell_comb \exec_mem_stg|mem_wr_data_mem[14]~feeder (
// Equation(s):
// \exec_mem_stg|mem_wr_data_mem[14]~feeder_combout  = ( \rr_ex_stg|reg_data2_ex [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exec_mem_stg|mem_wr_data_mem[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[14]~feeder .extended_lut = "off";
defparam \exec_mem_stg|mem_wr_data_mem[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exec_mem_stg|mem_wr_data_mem[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N1
dffeas \exec_mem_stg|mem_wr_data_mem[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exec_mem_stg|mem_wr_data_mem[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[14] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N20
dffeas \exec_mem_stg|mem_wr_data_mem[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[15] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \data_mem|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\exec_mem_stg|mem_wr_data_mem [15],\exec_mem_stg|mem_wr_data_mem [14],\exec_mem_stg|mem_wr_data_mem [13],\exec_mem_stg|mem_wr_data_mem [12],\exec_mem_stg|mem_wr_data_mem [11],\exec_mem_stg|mem_wr_data_mem [10],
\exec_mem_stg|mem_wr_data_mem [9],\exec_mem_stg|mem_wr_data_mem [8],\exec_mem_stg|mem_wr_data_mem [7],\exec_mem_stg|mem_wr_data_mem [6],\exec_mem_stg|mem_wr_data_mem [5],\exec_mem_stg|mem_wr_data_mem [4],\exec_mem_stg|mem_wr_data_mem [3],\exec_mem_stg|mem_wr_data_mem [2],
\exec_mem_stg|mem_wr_data_mem [1],\exec_mem_stg|mem_wr_data_mem [0]}),
	.portaaddr({\exec_mem_stg|alu_out_mem [7],\exec_mem_stg|alu_out_mem [6],\exec_mem_stg|alu_out_mem [5],\exec_mem_stg|alu_out_mem [4],\exec_mem_stg|alu_out_mem [3],\exec_mem_stg|alu_out_mem [2],\exec_mem_stg|alu_out_mem [1],\exec_mem_stg|alu_out_mem [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\alu|Add0~33_sumout ,\alu|Add0~37_sumout ,\alu|Add0~41_sumout ,\alu|Add0~45_sumout ,\alu|Add0~49_sumout ,\alu|Add0~53_sumout ,\alu|Add0~57_sumout ,\alu|Add0~61_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file = "db/pd_project1.ram0_data_memory_8ae84398.hdl.mif";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:ram_rtl_0|altsyncram_g2o1:auto_generated|ALTSYNCRAM";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000FF00000000FE00000000FD00000000FC00000000FB00000000FA00000000F900000000F800000000F700000000F600000000F500000000F400000000F300000000F200000000F100000000F000000000EF00000000EE00000000ED00000000EC00000000EB00000000EA00000000E900000000E800000000E700000000E600000000E500000000E400000000E300000000E200000000E100000000E000000000DF00000000DE00000000DD00000000DC00000000DB00000000DA00000000D900000000D800000000D700000000D600000000D500000000D400000000D300000000D200000000D100000000D000000000CF00000000CE00000000CD00";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "000000CC00000000CB00000000CA00000000C900000000C800000000C700000000C600000000C500000000C400000000C300000000C200000000C100000000C000000000BF00000000BE00000000BD00000000BC00000000BB00000000BA00000000B900000000B800000000B700000000B600000000B500000000B400000000B300000000B200000000B100000000B000000000AF00000000AE00000000AD00000000AC00000000AB00000000AA00000000A900000000A800000000A700000000A600000000A500000000A400000000A300000000A200000000A100000000A0000000009F000000009E000000009D000000009C000000009B000000009A0000";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "000099000000009800000000970000000096000000009500000000940000000093000000009200000000910000000090000000008F000000008E000000008D000000008C000000008B000000008A0000000089000000008800000000870000000086000000008500000000840000000083000000008200000000810000000080000000007F000000007E000000007D000000007C000000007B000000007A0000000079000000007800000000770000000076000000007500000000740000000073000000007200000000710000000070000000006F000000006E000000006D000000006C000000006B000000006A000000006900000000680000000067000000";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0066000000006500000000640000000063000000006200000000610000000060000000005F000000005E000000005D000000005C000000005B000000005A0000000059000000005800000000570000000056000000005500000000540000000053000000005200000000510000000050000000004F000000004E000000004D000000004C000000004B000000004A0000000049000000004800000000470000000046000000004500000000440000000043000000004200000000410000000040000000003F000000003E000000003D000000003C000000003B000000003A00000000390000000038000000003700000000360000000035000000003400000000";
defparam \data_mem|ram_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "33000000003200000000310000000030000000002F000000002E000000002D000000002C000000002B000000002A0000000029000000002800000000270000000026000000002500000000240000000023000000002200000000210000000020000000001F000000001E000000001D000000001C000000001B000000001A0000000019000000001800000000170000000016000000001500000000140000000013000000001200000000110000000010000000000F000000000E000000000D000000000C000000000B000000000A0000000009000000000800000000070000000006000000000500000000040000000003000000000200000000010000000000";
// synopsys translate_on

// Location: FF_X51_Y8_N25
dffeas \data_mem|ram_rtl_0_bypass[45] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N33
cyclonev_lcell_comb \data_mem|ram~1 (
// Equation(s):
// \data_mem|ram~1_combout  = ( \data_mem|ram_rtl_0|auto_generated|ram_block1a14  & ( \data_mem|ram_rtl_0_bypass [45] ) ) # ( !\data_mem|ram_rtl_0|auto_generated|ram_block1a14  & ( \data_mem|ram_rtl_0_bypass [45] & ( !\data_mem|ram_rtl_0_bypass [46] ) ) ) # 
// ( \data_mem|ram_rtl_0|auto_generated|ram_block1a14  & ( !\data_mem|ram_rtl_0_bypass [45] & ( \data_mem|ram_rtl_0_bypass [46] ) ) )

	.dataa(gnd),
	.datab(!\data_mem|ram_rtl_0_bypass [46]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data_mem|ram_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\data_mem|ram_rtl_0_bypass [45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~1 .extended_lut = "off";
defparam \data_mem|ram~1 .lut_mask = 64'h00003333CCCCFFFF;
defparam \data_mem|ram~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N34
dffeas \mem_wb_stg|data_mem_out_wb[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[14] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N51
cyclonev_lcell_comb \m8|Mux1~0 (
// Equation(s):
// \m8|Mux1~0_combout  = ( \mem_wb_stg|data_mem_out_wb [14] & ( (\mem_wb_stg|alu_out_wb [14]) # (\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) ) # ( !\mem_wb_stg|data_mem_out_wb [14] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & \mem_wb_stg|alu_out_wb [14]) ) )

	.dataa(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_wb_stg|alu_out_wb [14]),
	.datae(gnd),
	.dataf(!\mem_wb_stg|data_mem_out_wb [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux1~0 .extended_lut = "off";
defparam \m8|Mux1~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \m8|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N39
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[34]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N41
dffeas \register_file|reg_array_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N24
cyclonev_lcell_comb \register_file|reg_array~20 (
// Equation(s):
// \register_file|reg_array~20_combout  = ( \register_file|reg_array_rtl_0_bypass [34] & ( (!\register_file|reg_array~17_combout  & ((\register_file|reg_array_rtl_0|auto_generated|ram_block1a13 ))) # (\register_file|reg_array~17_combout  & 
// (!\register_file|reg_array_rtl_0_bypass [33])) ) ) # ( !\register_file|reg_array_rtl_0_bypass [34] & ( !\register_file|reg_array_rtl_0_bypass [33] ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array_rtl_0_bypass [33]),
	.datac(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\register_file|reg_array~17_combout ),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0_bypass [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~20 .extended_lut = "off";
defparam \register_file|reg_array~20 .lut_mask = 64'hCCCCCCCC0FCC0FCC;
defparam \register_file|reg_array~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N36
cyclonev_lcell_comb \rr_ex_stg|reg_data1_ex[13]~feeder (
// Equation(s):
// \rr_ex_stg|reg_data1_ex[13]~feeder_combout  = ( \register_file|reg_array~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_ex_stg|reg_data1_ex[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[13]~feeder .extended_lut = "off";
defparam \rr_ex_stg|reg_data1_ex[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rr_ex_stg|reg_data1_ex[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N38
dffeas \rr_ex_stg|reg_data1_ex[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rr_ex_stg|reg_data1_ex[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[13] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N40
dffeas \exec_mem_stg|alu_out_mem[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[13] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N59
dffeas \mem_wb_stg|alu_out_wb[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[13] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[44]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N26
dffeas \data_mem|ram_rtl_0_bypass[44] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y6_N17
dffeas \data_mem|ram_rtl_0_bypass[43] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \data_mem|ram~2 (
// Equation(s):
// \data_mem|ram~2_combout  = ( \data_mem|ram_rtl_0_bypass [43] & ( (!\data_mem|ram_rtl_0_bypass [44]) # (\data_mem|ram_rtl_0|auto_generated|ram_block1a13 ) ) ) # ( !\data_mem|ram_rtl_0_bypass [43] & ( (\data_mem|ram_rtl_0_bypass [44] & 
// \data_mem|ram_rtl_0|auto_generated|ram_block1a13 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [44]),
	.datad(!\data_mem|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0_bypass [43]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~2 .extended_lut = "off";
defparam \data_mem|ram~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \data_mem|ram~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N31
dffeas \mem_wb_stg|data_mem_out_wb[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[13] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N57
cyclonev_lcell_comb \m8|Mux2~0 (
// Equation(s):
// \m8|Mux2~0_combout  = ( \mem_wb_stg|alu_out_wb [13] & ( \mem_wb_stg|data_mem_out_wb [13] ) ) # ( !\mem_wb_stg|alu_out_wb [13] & ( \mem_wb_stg|data_mem_out_wb [13] & ( \mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  ) ) ) # ( \mem_wb_stg|alu_out_wb [13] & ( 
// !\mem_wb_stg|data_mem_out_wb [13] & ( !\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_wb_stg|alu_out_wb [13]),
	.dataf(!\mem_wb_stg|data_mem_out_wb [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux2~0 .extended_lut = "off";
defparam \m8|Mux2~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \m8|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N15
cyclonev_lcell_comb \register_file|reg_array~4 (
// Equation(s):
// \register_file|reg_array~4_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a12  & ( (!\register_file|reg_array_rtl_1_bypass [31]) # ((!\register_file|reg_array~0_combout  & \register_file|reg_array_rtl_1_bypass [32])) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a12  & ( (!\register_file|reg_array_rtl_1_bypass [31] & ((!\register_file|reg_array_rtl_1_bypass [32]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1_bypass [32]),
	.datac(!\register_file|reg_array_rtl_1_bypass [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~4 .extended_lut = "off";
defparam \register_file|reg_array~4 .lut_mask = 64'hD0D0D0D0F2F2F2F2;
defparam \register_file|reg_array~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \rr_ex_stg|reg_data2_ex[12]~feeder (
// Equation(s):
// \rr_ex_stg|reg_data2_ex[12]~feeder_combout  = ( \register_file|reg_array~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_ex_stg|reg_data2_ex[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[12]~feeder .extended_lut = "off";
defparam \rr_ex_stg|reg_data2_ex[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rr_ex_stg|reg_data2_ex[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y6_N38
dffeas \rr_ex_stg|reg_data2_ex[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rr_ex_stg|reg_data2_ex[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[12] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N12
cyclonev_lcell_comb \exec_mem_stg|mem_wr_data_mem[12]~feeder (
// Equation(s):
// \exec_mem_stg|mem_wr_data_mem[12]~feeder_combout  = ( \rr_ex_stg|reg_data2_ex [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\exec_mem_stg|mem_wr_data_mem[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[12]~feeder .extended_lut = "off";
defparam \exec_mem_stg|mem_wr_data_mem[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \exec_mem_stg|mem_wr_data_mem[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N13
dffeas \exec_mem_stg|mem_wr_data_mem[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\exec_mem_stg|mem_wr_data_mem[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[12] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N23
dffeas \data_mem|ram_rtl_0_bypass[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N27
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[42]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N28
dffeas \data_mem|ram_rtl_0_bypass[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N48
cyclonev_lcell_comb \data_mem|ram~3 (
// Equation(s):
// \data_mem|ram~3_combout  = ( \data_mem|ram_rtl_0_bypass [42] & ( \data_mem|ram_rtl_0|auto_generated|ram_block1a12  ) ) # ( !\data_mem|ram_rtl_0_bypass [42] & ( \data_mem|ram_rtl_0_bypass [41] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [41]),
	.datad(!\data_mem|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0_bypass [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~3 .extended_lut = "off";
defparam \data_mem|ram~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_mem|ram~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N49
dffeas \mem_wb_stg|data_mem_out_wb[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[12] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N37
dffeas \exec_mem_stg|alu_out_mem[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[12] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N51
cyclonev_lcell_comb \mem_wb_stg|alu_out_wb[12]~feeder (
// Equation(s):
// \mem_wb_stg|alu_out_wb[12]~feeder_combout  = ( \exec_mem_stg|alu_out_mem [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exec_mem_stg|alu_out_mem [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_wb_stg|alu_out_wb[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[12]~feeder .extended_lut = "off";
defparam \mem_wb_stg|alu_out_wb[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_wb_stg|alu_out_wb[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N53
dffeas \mem_wb_stg|alu_out_wb[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_wb_stg|alu_out_wb[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[12] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N57
cyclonev_lcell_comb \m8|Mux3~0 (
// Equation(s):
// \m8|Mux3~0_combout  = ( \mem_wb_stg|alu_out_wb [12] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) # (\mem_wb_stg|data_mem_out_wb [12]) ) ) # ( !\mem_wb_stg|alu_out_wb [12] & ( (\mem_wb_stg|data_mem_out_wb [12] & \mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|data_mem_out_wb [12]),
	.datad(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\mem_wb_stg|alu_out_wb [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux3~0 .extended_lut = "off";
defparam \m8|Mux3~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \m8|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N33
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[30]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N35
dffeas \register_file|reg_array_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N9
cyclonev_lcell_comb \register_file|reg_array~22 (
// Equation(s):
// \register_file|reg_array~22_combout  = ( \register_file|reg_array_rtl_0_bypass [30] & ( (!\register_file|reg_array~17_combout  & ((\register_file|reg_array_rtl_0|auto_generated|ram_block1a11 ))) # (\register_file|reg_array~17_combout  & 
// (!\register_file|reg_array_rtl_0_bypass [29])) ) ) # ( !\register_file|reg_array_rtl_0_bypass [30] & ( !\register_file|reg_array_rtl_0_bypass [29] ) )

	.dataa(!\register_file|reg_array_rtl_0_bypass [29]),
	.datab(gnd),
	.datac(!\register_file|reg_array~17_combout ),
	.datad(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a11 ),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0_bypass [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~22 .extended_lut = "off";
defparam \register_file|reg_array~22 .lut_mask = 64'hAAAAAAAA0AFA0AFA;
defparam \register_file|reg_array~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N30
cyclonev_lcell_comb \rr_ex_stg|reg_data1_ex[11]~feeder (
// Equation(s):
// \rr_ex_stg|reg_data1_ex[11]~feeder_combout  = ( \register_file|reg_array~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rr_ex_stg|reg_data1_ex[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[11]~feeder .extended_lut = "off";
defparam \rr_ex_stg|reg_data1_ex[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \rr_ex_stg|reg_data1_ex[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N31
dffeas \rr_ex_stg|reg_data1_ex[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rr_ex_stg|reg_data1_ex[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[11]~DUPLICATE .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N34
dffeas \exec_mem_stg|alu_out_mem[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[11] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N38
dffeas \mem_wb_stg|alu_out_wb[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[11] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N23
dffeas \exec_mem_stg|mem_wr_data_mem[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[11]~DUPLICATE .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N40
dffeas \data_mem|ram_rtl_0_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem[11]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N45
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[40]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N46
dffeas \data_mem|ram_rtl_0_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N18
cyclonev_lcell_comb \data_mem|ram~4 (
// Equation(s):
// \data_mem|ram~4_combout  = ( \data_mem|ram_rtl_0_bypass [39] & ( \data_mem|ram_rtl_0_bypass [40] & ( \data_mem|ram_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( !\data_mem|ram_rtl_0_bypass [39] & ( \data_mem|ram_rtl_0_bypass [40] & ( 
// \data_mem|ram_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( \data_mem|ram_rtl_0_bypass [39] & ( !\data_mem|ram_rtl_0_bypass [40] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_mem|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datae(!\data_mem|ram_rtl_0_bypass [39]),
	.dataf(!\data_mem|ram_rtl_0_bypass [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~4 .extended_lut = "off";
defparam \data_mem|ram~4 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \data_mem|ram~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N19
dffeas \mem_wb_stg|data_mem_out_wb[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[11] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N36
cyclonev_lcell_comb \m8|Mux4~0 (
// Equation(s):
// \m8|Mux4~0_combout  = ( \mem_wb_stg|alu_out_wb [11] & ( \mem_wb_stg|data_mem_out_wb [11] ) ) # ( !\mem_wb_stg|alu_out_wb [11] & ( \mem_wb_stg|data_mem_out_wb [11] & ( \mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  ) ) ) # ( \mem_wb_stg|alu_out_wb [11] & ( 
// !\mem_wb_stg|data_mem_out_wb [11] & ( !\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_wb_stg|alu_out_wb [11]),
	.dataf(!\mem_wb_stg|data_mem_out_wb [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux4~0 .extended_lut = "off";
defparam \m8|Mux4~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \m8|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N3
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[10]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N4
dffeas \register_file|reg_array_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N27
cyclonev_lcell_comb \register_file|reg_array~32 (
// Equation(s):
// \register_file|reg_array~32_combout  = ( \register_file|reg_array_rtl_0_bypass [10] & ( (!\register_file|reg_array~17_combout  & ((\register_file|reg_array_rtl_0|auto_generated|ram_block1a1 ))) # (\register_file|reg_array~17_combout  & 
// (!\register_file|reg_array_rtl_0_bypass [9])) ) ) # ( !\register_file|reg_array_rtl_0_bypass [10] & ( !\register_file|reg_array_rtl_0_bypass [9] ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array~17_combout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [9]),
	.datad(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a1 ),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0_bypass [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~32 .extended_lut = "off";
defparam \register_file|reg_array~32 .lut_mask = 64'hF0F0F0F030FC30FC;
defparam \register_file|reg_array~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N29
dffeas \rr_ex_stg|reg_data1_ex[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[1] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N5
dffeas \exec_mem_stg|alu_out_mem[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[1] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N20
dffeas \data_mem|ram_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N3
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[38]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N4
dffeas \data_mem|ram_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N30
cyclonev_lcell_comb \data_mem|ram~5 (
// Equation(s):
// \data_mem|ram~5_combout  = ( \data_mem|ram_rtl_0_bypass [38] & ( \data_mem|ram_rtl_0|auto_generated|ram_block1a10  ) ) # ( !\data_mem|ram_rtl_0_bypass [38] & ( \data_mem|ram_rtl_0_bypass [37] ) )

	.dataa(!\data_mem|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0_bypass [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~5 .extended_lut = "off";
defparam \data_mem|ram~5 .lut_mask = 64'h0F0F0F0F55555555;
defparam \data_mem|ram~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N32
dffeas \mem_wb_stg|data_mem_out_wb[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[10] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N32
dffeas \exec_mem_stg|alu_out_mem[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[10] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N35
dffeas \mem_wb_stg|alu_out_wb[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[10] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N18
cyclonev_lcell_comb \m8|Mux5~0 (
// Equation(s):
// \m8|Mux5~0_combout  = ( \mem_wb_stg|alu_out_wb [10] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) # (\mem_wb_stg|data_mem_out_wb [10]) ) ) # ( !\mem_wb_stg|alu_out_wb [10] & ( (\mem_wb_stg|data_mem_out_wb [10] & \mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\mem_wb_stg|data_mem_out_wb [10]),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_wb_stg|alu_out_wb [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux5~0 .extended_lut = "off";
defparam \m8|Mux5~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \m8|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N42
cyclonev_lcell_comb \register_file|reg_array~24 (
// Equation(s):
// \register_file|reg_array~24_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a9  & ( (!\register_file|reg_array_rtl_0_bypass [25]) # ((\register_file|reg_array_rtl_0_bypass [26] & !\register_file|reg_array~17_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a9  & ( (!\register_file|reg_array_rtl_0_bypass [25] & ((!\register_file|reg_array_rtl_0_bypass [26]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_0_bypass [25]),
	.datab(!\register_file|reg_array_rtl_0_bypass [26]),
	.datac(!\register_file|reg_array~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~24 .extended_lut = "off";
defparam \register_file|reg_array~24 .lut_mask = 64'h8A8A8A8ABABABABA;
defparam \register_file|reg_array~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N25
dffeas \rr_ex_stg|reg_data1_ex[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[9] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N28
dffeas \exec_mem_stg|alu_out_mem[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[9] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N44
dffeas \mem_wb_stg|alu_out_wb[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[9] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N26
dffeas \data_mem|ram_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N54
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[36]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N55
dffeas \data_mem|ram_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N27
cyclonev_lcell_comb \data_mem|ram~6 (
// Equation(s):
// \data_mem|ram~6_combout  = ( \data_mem|ram_rtl_0|auto_generated|ram_block1a9  & ( \data_mem|ram_rtl_0_bypass [36] ) ) # ( \data_mem|ram_rtl_0|auto_generated|ram_block1a9  & ( !\data_mem|ram_rtl_0_bypass [36] & ( \data_mem|ram_rtl_0_bypass [35] ) ) ) # ( 
// !\data_mem|ram_rtl_0|auto_generated|ram_block1a9  & ( !\data_mem|ram_rtl_0_bypass [36] & ( \data_mem|ram_rtl_0_bypass [35] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_mem|ram_rtl_0_bypass [35]),
	.datae(!\data_mem|ram_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\data_mem|ram_rtl_0_bypass [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~6 .extended_lut = "off";
defparam \data_mem|ram~6 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \data_mem|ram~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N29
dffeas \mem_wb_stg|data_mem_out_wb[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[9] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N42
cyclonev_lcell_comb \m8|Mux6~0 (
// Equation(s):
// \m8|Mux6~0_combout  = ( \mem_wb_stg|alu_out_wb [9] & ( \mem_wb_stg|data_mem_out_wb [9] ) ) # ( !\mem_wb_stg|alu_out_wb [9] & ( \mem_wb_stg|data_mem_out_wb [9] & ( \mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  ) ) ) # ( \mem_wb_stg|alu_out_wb [9] & ( 
// !\mem_wb_stg|data_mem_out_wb [9] & ( !\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_wb_stg|alu_out_wb [9]),
	.dataf(!\mem_wb_stg|data_mem_out_wb [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux6~0 .extended_lut = "off";
defparam \m8|Mux6~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \m8|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N0
cyclonev_lcell_comb \register_file|reg_array~25 (
// Equation(s):
// \register_file|reg_array~25_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a8  & ( (!\register_file|reg_array_rtl_0_bypass [23]) # ((\register_file|reg_array_rtl_0_bypass [24] & !\register_file|reg_array~17_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a8  & ( (!\register_file|reg_array_rtl_0_bypass [23] & ((!\register_file|reg_array_rtl_0_bypass [24]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array_rtl_0_bypass [23]),
	.datac(!\register_file|reg_array_rtl_0_bypass [24]),
	.datad(!\register_file|reg_array~17_combout ),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~25 .extended_lut = "off";
defparam \register_file|reg_array~25 .lut_mask = 64'hC0CCC0CCCFCCCFCC;
defparam \register_file|reg_array~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N17
dffeas \rr_ex_stg|reg_data1_ex[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[8] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N25
dffeas \exec_mem_stg|alu_out_mem[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[8] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N14
dffeas \mem_wb_stg|alu_out_wb[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[8] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y6_N40
dffeas \data_mem|ram_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N57
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[34]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N58
dffeas \data_mem|ram_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \data_mem|ram~7 (
// Equation(s):
// \data_mem|ram~7_combout  = ( \data_mem|ram_rtl_0_bypass [34] & ( \data_mem|ram_rtl_0|auto_generated|ram_block1a8  ) ) # ( !\data_mem|ram_rtl_0_bypass [34] & ( \data_mem|ram_rtl_0_bypass [33] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [33]),
	.datad(!\data_mem|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0_bypass [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~7 .extended_lut = "off";
defparam \data_mem|ram~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_mem|ram~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N55
dffeas \mem_wb_stg|data_mem_out_wb[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[8] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N12
cyclonev_lcell_comb \m8|Mux7~0 (
// Equation(s):
// \m8|Mux7~0_combout  = ( \mem_wb_stg|alu_out_wb [8] & ( \mem_wb_stg|data_mem_out_wb [8] ) ) # ( !\mem_wb_stg|alu_out_wb [8] & ( \mem_wb_stg|data_mem_out_wb [8] & ( \mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  ) ) ) # ( \mem_wb_stg|alu_out_wb [8] & ( 
// !\mem_wb_stg|data_mem_out_wb [8] & ( !\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\mem_wb_stg|alu_out_wb [8]),
	.dataf(!\mem_wb_stg|data_mem_out_wb [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux7~0 .extended_lut = "off";
defparam \m8|Mux7~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \m8|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N21
cyclonev_lcell_comb \register_file|reg_array~26 (
// Equation(s):
// \register_file|reg_array~26_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a7  & ( (!\register_file|reg_array_rtl_0_bypass [21]) # ((!\register_file|reg_array~17_combout  & \register_file|reg_array_rtl_0_bypass [22])) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a7  & ( (!\register_file|reg_array_rtl_0_bypass [21] & ((!\register_file|reg_array_rtl_0_bypass [22]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(gnd),
	.datac(!\register_file|reg_array_rtl_0_bypass [21]),
	.datad(!\register_file|reg_array_rtl_0_bypass [22]),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~26 .extended_lut = "off";
defparam \register_file|reg_array~26 .lut_mask = 64'hF050F050F0FAF0FA;
defparam \register_file|reg_array~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N56
dffeas \rr_ex_stg|reg_data1_ex[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[7] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N23
dffeas \exec_mem_stg|alu_out_mem[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[7] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N14
dffeas \mem_wb_stg|alu_out_wb[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[7] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N48
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[32]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y7_N50
dffeas \data_mem|ram_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N40
dffeas \data_mem|ram_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N15
cyclonev_lcell_comb \data_mem|ram~8 (
// Equation(s):
// \data_mem|ram~8_combout  = ( \data_mem|ram_rtl_0_bypass [31] & ( (!\data_mem|ram_rtl_0_bypass [32]) # (\data_mem|ram_rtl_0|auto_generated|ram_block1a7 ) ) ) # ( !\data_mem|ram_rtl_0_bypass [31] & ( (\data_mem|ram_rtl_0_bypass [32] & 
// \data_mem|ram_rtl_0|auto_generated|ram_block1a7 ) ) )

	.dataa(!\data_mem|ram_rtl_0_bypass [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_mem|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0_bypass [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~8 .extended_lut = "off";
defparam \data_mem|ram~8 .lut_mask = 64'h00550055AAFFAAFF;
defparam \data_mem|ram~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N16
dffeas \mem_wb_stg|data_mem_out_wb[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[7] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N12
cyclonev_lcell_comb \m8|Mux8~0 (
// Equation(s):
// \m8|Mux8~0_combout  = ( \mem_wb_stg|data_mem_out_wb [7] & ( (\mem_wb_stg|alu_out_wb [7]) # (\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) ) # ( !\mem_wb_stg|data_mem_out_wb [7] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & \mem_wb_stg|alu_out_wb [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(!\mem_wb_stg|alu_out_wb [7]),
	.datae(gnd),
	.dataf(!\mem_wb_stg|data_mem_out_wb [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux8~0 .extended_lut = "off";
defparam \m8|Mux8~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \m8|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N33
cyclonev_lcell_comb \register_file|reg_array~27 (
// Equation(s):
// \register_file|reg_array~27_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a6  & ( (!\register_file|reg_array_rtl_0_bypass [19]) # ((!\register_file|reg_array~17_combout  & \register_file|reg_array_rtl_0_bypass [20])) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a6  & ( (!\register_file|reg_array_rtl_0_bypass [19] & ((!\register_file|reg_array_rtl_0_bypass [20]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_0_bypass [19]),
	.datab(!\register_file|reg_array~17_combout ),
	.datac(!\register_file|reg_array_rtl_0_bypass [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~27 .extended_lut = "off";
defparam \register_file|reg_array~27 .lut_mask = 64'hA2A2A2A2AEAEAEAE;
defparam \register_file|reg_array~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N55
dffeas \rr_ex_stg|reg_data1_ex[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[6] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N20
dffeas \exec_mem_stg|alu_out_mem[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[6] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N20
dffeas \mem_wb_stg|alu_out_wb[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[6] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y6_N28
dffeas \data_mem|ram_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N24
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[30]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N25
dffeas \data_mem|ram_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N21
cyclonev_lcell_comb \data_mem|ram~9 (
// Equation(s):
// \data_mem|ram~9_combout  = ( \data_mem|ram_rtl_0_bypass [30] & ( \data_mem|ram_rtl_0|auto_generated|ram_block1a6  ) ) # ( !\data_mem|ram_rtl_0_bypass [30] & ( \data_mem|ram_rtl_0_bypass [29] ) )

	.dataa(!\data_mem|ram_rtl_0_bypass [29]),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0_bypass [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~9 .extended_lut = "off";
defparam \data_mem|ram~9 .lut_mask = 64'h555555550F0F0F0F;
defparam \data_mem|ram~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N22
dffeas \mem_wb_stg|data_mem_out_wb[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[6] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N18
cyclonev_lcell_comb \m8|Mux9~0 (
// Equation(s):
// \m8|Mux9~0_combout  = ( \mem_wb_stg|data_mem_out_wb [6] & ( (\mem_wb_stg|alu_out_wb [6]) # (\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) ) # ( !\mem_wb_stg|data_mem_out_wb [6] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & \mem_wb_stg|alu_out_wb [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(!\mem_wb_stg|alu_out_wb [6]),
	.datae(gnd),
	.dataf(!\mem_wb_stg|data_mem_out_wb [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux9~0 .extended_lut = "off";
defparam \m8|Mux9~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \m8|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N15
cyclonev_lcell_comb \register_file|reg_array~33 (
// Equation(s):
// \register_file|reg_array~33_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\register_file|reg_array_rtl_0_bypass [7]) # ((!\register_file|reg_array~17_combout  & \register_file|reg_array_rtl_0_bypass [8])) ) ) 
// # ( !\register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\register_file|reg_array_rtl_0_bypass [7] & ((!\register_file|reg_array_rtl_0_bypass [8]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0_bypass [8]),
	.datac(!\register_file|reg_array_rtl_0_bypass [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~33 .extended_lut = "off";
defparam \register_file|reg_array~33 .lut_mask = 64'hD0D0D0D0F2F2F2F2;
defparam \register_file|reg_array~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N47
dffeas \rr_ex_stg|reg_data1_ex[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[0] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N38
dffeas \exec_mem_stg|alu_out_mem[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[0] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N12
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[27]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[27]~feeder_combout  = ( \exec_mem_stg|mem_wr_data_mem [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\exec_mem_stg|mem_wr_data_mem [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[27]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N13
dffeas \data_mem|ram_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N9
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[28]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N11
dffeas \data_mem|ram_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N48
cyclonev_lcell_comb \data_mem|ram~10 (
// Equation(s):
// \data_mem|ram~10_combout  = ( \data_mem|ram_rtl_0_bypass [28] & ( \data_mem|ram_rtl_0|auto_generated|ram_block1a5  ) ) # ( !\data_mem|ram_rtl_0_bypass [28] & ( \data_mem|ram_rtl_0_bypass [27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\data_mem|ram_rtl_0_bypass [27]),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0_bypass [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~10 .extended_lut = "off";
defparam \data_mem|ram~10 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \data_mem|ram~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N50
dffeas \mem_wb_stg|data_mem_out_wb[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[5] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y7_N59
dffeas \mem_wb_stg|alu_out_wb[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[5] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N57
cyclonev_lcell_comb \m8|Mux10~0 (
// Equation(s):
// \m8|Mux10~0_combout  = ( \mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & ( \mem_wb_stg|data_mem_out_wb [5] ) ) # ( !\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & ( \mem_wb_stg|alu_out_wb [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|data_mem_out_wb [5]),
	.datad(!\mem_wb_stg|alu_out_wb [5]),
	.datae(gnd),
	.dataf(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux10~0 .extended_lut = "off";
defparam \m8|Mux10~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \m8|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N0
cyclonev_lcell_comb \register_file|reg_array~29 (
// Equation(s):
// \register_file|reg_array~29_combout  = ( \register_file|reg_array_rtl_0_bypass [15] & ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a4  & ( (!\register_file|reg_array~17_combout  & \register_file|reg_array_rtl_0_bypass [16]) ) ) ) # ( 
// !\register_file|reg_array_rtl_0_bypass [15] & ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a4  ) ) # ( !\register_file|reg_array_rtl_0_bypass [15] & ( !\register_file|reg_array_rtl_0|auto_generated|ram_block1a4  & ( 
// (!\register_file|reg_array_rtl_0_bypass [16]) # (\register_file|reg_array~17_combout ) ) ) )

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(gnd),
	.datac(!\register_file|reg_array_rtl_0_bypass [16]),
	.datad(gnd),
	.datae(!\register_file|reg_array_rtl_0_bypass [15]),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~29 .extended_lut = "off";
defparam \register_file|reg_array~29 .lut_mask = 64'hF5F50000FFFF0A0A;
defparam \register_file|reg_array~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N2
dffeas \rr_ex_stg|reg_data1_ex[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[4] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N42
cyclonev_lcell_comb \barrel_shifter|m_0_11|y~0 (
// Equation(s):
// \barrel_shifter|m_0_11|y~0_combout  = ( \rr_ex_stg|reg_data1_ex [4] & ( (\rr_ex_stg|rtype_ex~q ) # (\rr_ex_stg|imm9_ex [4]) ) ) # ( !\rr_ex_stg|reg_data1_ex [4] & ( (\rr_ex_stg|imm9_ex [4] & !\rr_ex_stg|rtype_ex~q ) ) )

	.dataa(!\rr_ex_stg|imm9_ex [4]),
	.datab(gnd),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_11|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_11|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_11|y~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \barrel_shifter|m_0_11|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N14
dffeas \exec_mem_stg|alu_out_mem[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[4] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y8_N17
dffeas \mem_wb_stg|alu_out_wb[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[4] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N48
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[26]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N49
dffeas \data_mem|ram_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N47
dffeas \data_mem|ram_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N21
cyclonev_lcell_comb \data_mem|ram~11 (
// Equation(s):
// \data_mem|ram~11_combout  = ( \data_mem|ram_rtl_0|auto_generated|ram_block1a4  & ( (\data_mem|ram_rtl_0_bypass [25]) # (\data_mem|ram_rtl_0_bypass [26]) ) ) # ( !\data_mem|ram_rtl_0|auto_generated|ram_block1a4  & ( (!\data_mem|ram_rtl_0_bypass [26] & 
// \data_mem|ram_rtl_0_bypass [25]) ) )

	.dataa(!\data_mem|ram_rtl_0_bypass [26]),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~11 .extended_lut = "off";
defparam \data_mem|ram~11 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \data_mem|ram~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N31
dffeas \mem_wb_stg|data_mem_out_wb[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_mem|ram~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[4] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N15
cyclonev_lcell_comb \m8|Mux11~0 (
// Equation(s):
// \m8|Mux11~0_combout  = ( \mem_wb_stg|data_mem_out_wb [4] & ( (\mem_wb_stg|alu_out_wb [4]) # (\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) ) # ( !\mem_wb_stg|data_mem_out_wb [4] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & \mem_wb_stg|alu_out_wb [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(!\mem_wb_stg|alu_out_wb [4]),
	.datae(gnd),
	.dataf(!\mem_wb_stg|data_mem_out_wb [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux11~0 .extended_lut = "off";
defparam \m8|Mux11~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \m8|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N9
cyclonev_lcell_comb \register_file|reg_array~30 (
// Equation(s):
// \register_file|reg_array~30_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a3  & ( (!\register_file|reg_array_rtl_0_bypass [13]) # ((!\register_file|reg_array~17_combout  & \register_file|reg_array_rtl_0_bypass [14])) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a3  & ( (!\register_file|reg_array_rtl_0_bypass [13] & ((!\register_file|reg_array_rtl_0_bypass [14]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(!\register_file|reg_array~17_combout ),
	.datab(!\register_file|reg_array_rtl_0_bypass [14]),
	.datac(!\register_file|reg_array_rtl_0_bypass [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~30 .extended_lut = "off";
defparam \register_file|reg_array~30 .lut_mask = 64'hD0D0D0D0F2F2F2F2;
defparam \register_file|reg_array~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N4
dffeas \rr_ex_stg|reg_data1_ex[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[3] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y8_N11
dffeas \exec_mem_stg|alu_out_mem[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[3] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N5
dffeas \mem_wb_stg|alu_out_wb[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[3] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N0
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[24]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N1
dffeas \data_mem|ram_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y8_N10
dffeas \data_mem|ram_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N0
cyclonev_lcell_comb \data_mem|ram~12 (
// Equation(s):
// \data_mem|ram~12_combout  = ( \data_mem|ram_rtl_0|auto_generated|ram_block1a3  & ( \data_mem|ram_rtl_0_bypass [23] ) ) # ( !\data_mem|ram_rtl_0|auto_generated|ram_block1a3  & ( \data_mem|ram_rtl_0_bypass [23] & ( !\data_mem|ram_rtl_0_bypass [24] ) ) ) # ( 
// \data_mem|ram_rtl_0|auto_generated|ram_block1a3  & ( !\data_mem|ram_rtl_0_bypass [23] & ( \data_mem|ram_rtl_0_bypass [24] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [24]),
	.datad(gnd),
	.datae(!\data_mem|ram_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\data_mem|ram_rtl_0_bypass [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~12 .extended_lut = "off";
defparam \data_mem|ram~12 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \data_mem|ram~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N1
dffeas \mem_wb_stg|data_mem_out_wb[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[3] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N9
cyclonev_lcell_comb \m8|Mux12~0 (
// Equation(s):
// \m8|Mux12~0_combout  = ( \mem_wb_stg|data_mem_out_wb [3] & ( (\mem_wb_stg|alu_out_wb [3]) # (\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) ) # ( !\mem_wb_stg|data_mem_out_wb [3] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & \mem_wb_stg|alu_out_wb [3]) ) )

	.dataa(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_wb_stg|alu_out_wb [3]),
	.datae(gnd),
	.dataf(!\mem_wb_stg|data_mem_out_wb [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux12~0 .extended_lut = "off";
defparam \m8|Mux12~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \m8|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N3
cyclonev_lcell_comb \register_file|reg_array~31 (
// Equation(s):
// \register_file|reg_array~31_combout  = ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a2  & ( (!\register_file|reg_array_rtl_0_bypass [11]) # ((\register_file|reg_array_rtl_0_bypass [12] & !\register_file|reg_array~17_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a2  & ( (!\register_file|reg_array_rtl_0_bypass [11] & ((!\register_file|reg_array_rtl_0_bypass [12]) # (\register_file|reg_array~17_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_0_bypass [11]),
	.datab(gnd),
	.datac(!\register_file|reg_array_rtl_0_bypass [12]),
	.datad(!\register_file|reg_array~17_combout ),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~31 .extended_lut = "off";
defparam \register_file|reg_array~31 .lut_mask = 64'hA0AAA0AAAFAAAFAA;
defparam \register_file|reg_array~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N53
dffeas \rr_ex_stg|reg_data1_ex[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[2] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y8_N41
dffeas \exec_mem_stg|alu_out_mem[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\alu|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[2] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N23
dffeas \mem_wb_stg|alu_out_wb[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[2] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N40
dffeas \data_mem|ram_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N30
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[22]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N31
dffeas \data_mem|ram_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N48
cyclonev_lcell_comb \data_mem|ram~13 (
// Equation(s):
// \data_mem|ram~13_combout  = ( \data_mem|ram_rtl_0|auto_generated|ram_block1a2  & ( (\data_mem|ram_rtl_0_bypass [22]) # (\data_mem|ram_rtl_0_bypass [21]) ) ) # ( !\data_mem|ram_rtl_0|auto_generated|ram_block1a2  & ( (\data_mem|ram_rtl_0_bypass [21] & 
// !\data_mem|ram_rtl_0_bypass [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [21]),
	.datad(!\data_mem|ram_rtl_0_bypass [22]),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~13 .extended_lut = "off";
defparam \data_mem|ram~13 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \data_mem|ram~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N31
dffeas \mem_wb_stg|data_mem_out_wb[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_mem|ram~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[2] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N21
cyclonev_lcell_comb \m8|Mux13~0 (
// Equation(s):
// \m8|Mux13~0_combout  = ( \mem_wb_stg|data_mem_out_wb [2] & ( (\mem_wb_stg|alu_out_wb [2]) # (\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) ) # ( !\mem_wb_stg|data_mem_out_wb [2] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & \mem_wb_stg|alu_out_wb [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(!\mem_wb_stg|alu_out_wb [2]),
	.datae(gnd),
	.dataf(!\mem_wb_stg|data_mem_out_wb [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux13~0 .extended_lut = "off";
defparam \m8|Mux13~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \m8|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N57
cyclonev_lcell_comb \register_file|reg_array~15 (
// Equation(s):
// \register_file|reg_array~15_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a1  & ( (!\register_file|reg_array_rtl_1_bypass [9]) # ((\register_file|reg_array_rtl_1_bypass [10] & !\register_file|reg_array~0_combout )) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a1  & ( (!\register_file|reg_array_rtl_1_bypass [9] & ((!\register_file|reg_array_rtl_1_bypass [10]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [9]),
	.datab(gnd),
	.datac(!\register_file|reg_array_rtl_1_bypass [10]),
	.datad(!\register_file|reg_array~0_combout ),
	.datae(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a1 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~15 .extended_lut = "off";
defparam \register_file|reg_array~15 .lut_mask = 64'hA0AAAFAAA0AAAFAA;
defparam \register_file|reg_array~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N17
dffeas \rr_ex_stg|reg_data2_ex[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[1] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N23
dffeas \exec_mem_stg|mem_wr_data_mem[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[1] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N35
dffeas \data_mem|ram_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N33
cyclonev_lcell_comb \data_mem|ram~14 (
// Equation(s):
// \data_mem|ram~14_combout  = ( \data_mem|ram_rtl_0|auto_generated|ram_block1a1  & ( (\data_mem|ram_rtl_0_bypass [19]) # (\data_mem|ram_rtl_0_bypass [20]) ) ) # ( !\data_mem|ram_rtl_0|auto_generated|ram_block1a1  & ( (!\data_mem|ram_rtl_0_bypass [20] & 
// \data_mem|ram_rtl_0_bypass [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [20]),
	.datad(!\data_mem|ram_rtl_0_bypass [19]),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~14 .extended_lut = "off";
defparam \data_mem|ram~14 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \data_mem|ram~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N20
dffeas \mem_wb_stg|data_mem_out_wb[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\data_mem|ram~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[1] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N53
dffeas \mem_wb_stg|alu_out_wb[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[1] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N51
cyclonev_lcell_comb \m8|Mux14~0 (
// Equation(s):
// \m8|Mux14~0_combout  = (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & ((\mem_wb_stg|alu_out_wb [1]))) # (\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & (\mem_wb_stg|data_mem_out_wb [1]))

	.dataa(!\mem_wb_stg|data_mem_out_wb [1]),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(!\mem_wb_stg|alu_out_wb [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux14~0 .extended_lut = "off";
defparam \m8|Mux14~0 .lut_mask = 64'h05F505F505F505F5;
defparam \m8|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N51
cyclonev_lcell_comb \register_file|reg_array~16 (
// Equation(s):
// \register_file|reg_array~16_combout  = ( \register_file|reg_array_rtl_1_bypass [7] & ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\register_file|reg_array_rtl_1_bypass [8] & !\register_file|reg_array~0_combout ) ) ) ) # 
// ( !\register_file|reg_array_rtl_1_bypass [7] & ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\register_file|reg_array_rtl_1_bypass [7] & ( !\register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\register_file|reg_array_rtl_1_bypass [8]) # (\register_file|reg_array~0_combout ) ) ) )

	.dataa(!\register_file|reg_array_rtl_1_bypass [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\register_file|reg_array~0_combout ),
	.datae(!\register_file|reg_array_rtl_1_bypass [7]),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~16 .extended_lut = "off";
defparam \register_file|reg_array~16 .lut_mask = 64'hAAFF0000FFFF5500;
defparam \register_file|reg_array~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y8_N26
dffeas \rr_ex_stg|reg_data2_ex[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[0] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y8_N8
dffeas \exec_mem_stg|mem_wr_data_mem[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\rr_ex_stg|reg_data2_ex [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|mem_wr_data_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|mem_wr_data_mem[0] .is_wysiwyg = "true";
defparam \exec_mem_stg|mem_wr_data_mem[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N35
dffeas \data_mem|ram_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N15
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[18]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N17
dffeas \data_mem|ram_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N12
cyclonev_lcell_comb \data_mem|ram~15 (
// Equation(s):
// \data_mem|ram~15_combout  = ( \data_mem|ram_rtl_0_bypass [18] & ( \data_mem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\data_mem|ram_rtl_0_bypass [18] & ( \data_mem|ram_rtl_0_bypass [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\data_mem|ram_rtl_0_bypass [17]),
	.datad(!\data_mem|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\data_mem|ram_rtl_0_bypass [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~15 .extended_lut = "off";
defparam \data_mem|ram~15 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \data_mem|ram~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y7_N14
dffeas \mem_wb_stg|data_mem_out_wb[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[0] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N32
dffeas \mem_wb_stg|alu_out_wb[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[0] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y7_N58
dffeas \mem_wb_stg|m8_sel_wb[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\mem_wb_stg|m8_sel_wb[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|m8_sel_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|m8_sel_wb[0] .is_wysiwyg = "true";
defparam \mem_wb_stg|m8_sel_wb[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N30
cyclonev_lcell_comb \m8|Mux15~0 (
// Equation(s):
// \m8|Mux15~0_combout  = ( \mem_wb_stg|alu_out_wb [0] & ( \mem_wb_stg|m8_sel_wb [0] & ( \mem_wb_stg|data_mem_out_wb [0] ) ) ) # ( !\mem_wb_stg|alu_out_wb [0] & ( \mem_wb_stg|m8_sel_wb [0] & ( \mem_wb_stg|data_mem_out_wb [0] ) ) ) # ( \mem_wb_stg|alu_out_wb 
// [0] & ( !\mem_wb_stg|m8_sel_wb [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mem_wb_stg|data_mem_out_wb [0]),
	.datae(!\mem_wb_stg|alu_out_wb [0]),
	.dataf(!\mem_wb_stg|m8_sel_wb [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux15~0 .extended_lut = "off";
defparam \m8|Mux15~0 .lut_mask = 64'h0000FFFF00FF00FF;
defparam \m8|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N18
cyclonev_lcell_comb \register_file|reg_array~1 (
// Equation(s):
// \register_file|reg_array~1_combout  = ( \register_file|reg_array_rtl_1|auto_generated|ram_block1a15  & ( (!\register_file|reg_array_rtl_1_bypass [37]) # ((!\register_file|reg_array~0_combout  & \register_file|reg_array_rtl_1_bypass [38])) ) ) # ( 
// !\register_file|reg_array_rtl_1|auto_generated|ram_block1a15  & ( (!\register_file|reg_array_rtl_1_bypass [37] & ((!\register_file|reg_array_rtl_1_bypass [38]) # (\register_file|reg_array~0_combout ))) ) )

	.dataa(!\register_file|reg_array~0_combout ),
	.datab(!\register_file|reg_array_rtl_1_bypass [37]),
	.datac(!\register_file|reg_array_rtl_1_bypass [38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|reg_array_rtl_1|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~1 .extended_lut = "off";
defparam \register_file|reg_array~1 .lut_mask = 64'hC4C4C4C4CECECECE;
defparam \register_file|reg_array~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N14
dffeas \rr_ex_stg|reg_data2_ex[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data2_ex [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data2_ex[15] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data2_ex[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N45
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [15]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [15])) ) + ( (\rr_ex_stg|rtype_ex~q  & \rr_ex_stg|reg_data1_ex [15]) ) + ( 
// \alu|Add0~6  ))
// \alu|Add0~2  = CARRY(( (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [15]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [15])) ) + ( (\rr_ex_stg|rtype_ex~q  & \rr_ex_stg|reg_data1_ex [15]) ) + ( \alu|Add0~6  ))

	.dataa(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|reg_data1_ex [15]),
	.datad(!\rr_ex_stg|reg_data2_ex [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000FCFC000005AF;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y8_N46
dffeas \exec_mem_stg|alu_out_mem[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\alu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\exec_mem_stg|alu_out_mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \exec_mem_stg|alu_out_mem[15] .is_wysiwyg = "true";
defparam \exec_mem_stg|alu_out_mem[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N23
dffeas \mem_wb_stg|alu_out_wb[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|alu_out_mem [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|alu_out_wb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|alu_out_wb[15] .is_wysiwyg = "true";
defparam \mem_wb_stg|alu_out_wb[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \data_mem|ram_rtl_0_bypass[48]~feeder (
// Equation(s):
// \data_mem|ram_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \data_mem|ram_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \data_mem|ram_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N52
dffeas \data_mem|ram_rtl_0_bypass[48] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y7_N34
dffeas \data_mem|ram_rtl_0_bypass[47] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\exec_mem_stg|mem_wr_data_mem [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ram_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ram_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \data_mem|ram_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N30
cyclonev_lcell_comb \data_mem|ram~0 (
// Equation(s):
// \data_mem|ram~0_combout  = ( \data_mem|ram_rtl_0|auto_generated|ram_block1a15  & ( \data_mem|ram_rtl_0_bypass [47] ) ) # ( !\data_mem|ram_rtl_0|auto_generated|ram_block1a15  & ( \data_mem|ram_rtl_0_bypass [47] & ( !\data_mem|ram_rtl_0_bypass [48] ) ) ) # 
// ( \data_mem|ram_rtl_0|auto_generated|ram_block1a15  & ( !\data_mem|ram_rtl_0_bypass [47] & ( \data_mem|ram_rtl_0_bypass [48] ) ) )

	.dataa(gnd),
	.datab(!\data_mem|ram_rtl_0_bypass [48]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\data_mem|ram_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\data_mem|ram_rtl_0_bypass [47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ram~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ram~0 .extended_lut = "off";
defparam \data_mem|ram~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \data_mem|ram~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N31
dffeas \mem_wb_stg|data_mem_out_wb[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ram~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb_stg|data_mem_out_wb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb_stg|data_mem_out_wb[15] .is_wysiwyg = "true";
defparam \mem_wb_stg|data_mem_out_wb[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N21
cyclonev_lcell_comb \m8|Mux0~0 (
// Equation(s):
// \m8|Mux0~0_combout  = ( \mem_wb_stg|data_mem_out_wb [15] & ( (\mem_wb_stg|alu_out_wb [15]) # (\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ) ) ) # ( !\mem_wb_stg|data_mem_out_wb [15] & ( (!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q  & \mem_wb_stg|alu_out_wb [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_wb_stg|m8_sel_wb[0]~DUPLICATE_q ),
	.datad(!\mem_wb_stg|alu_out_wb [15]),
	.datae(gnd),
	.dataf(!\mem_wb_stg|data_mem_out_wb [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m8|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m8|Mux0~0 .extended_lut = "off";
defparam \m8|Mux0~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \m8|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N45
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[37]~1 (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[37]~1_combout  = ( !\m8|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\m8|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[37]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[37]~1 .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[37]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \register_file|reg_array_rtl_0_bypass[37]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N47
dffeas \register_file|reg_array_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[37]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N9
cyclonev_lcell_comb \register_file|reg_array_rtl_0_bypass[38]~feeder (
// Equation(s):
// \register_file|reg_array_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \register_file|reg_array_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \register_file|reg_array_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N11
dffeas \register_file|reg_array_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|reg_array_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|reg_array_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|reg_array_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \register_file|reg_array_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N36
cyclonev_lcell_comb \register_file|reg_array~18 (
// Equation(s):
// \register_file|reg_array~18_combout  = ( \register_file|reg_array_rtl_0_bypass [38] & ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a15  & ( (!\register_file|reg_array_rtl_0_bypass [37]) # (!\register_file|reg_array~17_combout ) ) ) ) # ( 
// !\register_file|reg_array_rtl_0_bypass [38] & ( \register_file|reg_array_rtl_0|auto_generated|ram_block1a15  & ( !\register_file|reg_array_rtl_0_bypass [37] ) ) ) # ( \register_file|reg_array_rtl_0_bypass [38] & ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a15  & ( (!\register_file|reg_array_rtl_0_bypass [37] & \register_file|reg_array~17_combout ) ) ) ) # ( !\register_file|reg_array_rtl_0_bypass [38] & ( 
// !\register_file|reg_array_rtl_0|auto_generated|ram_block1a15  & ( !\register_file|reg_array_rtl_0_bypass [37] ) ) )

	.dataa(gnd),
	.datab(!\register_file|reg_array_rtl_0_bypass [37]),
	.datac(!\register_file|reg_array~17_combout ),
	.datad(gnd),
	.datae(!\register_file|reg_array_rtl_0_bypass [38]),
	.dataf(!\register_file|reg_array_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|reg_array~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|reg_array~18 .extended_lut = "off";
defparam \register_file|reg_array~18 .lut_mask = 64'hCCCC0C0CCCCCFCFC;
defparam \register_file|reg_array~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N5
dffeas \rr_ex_stg|reg_data1_ex[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[15] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y8_N48
cyclonev_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_sumout  = SUM(( GND ) + ( GND ) + ( \alu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~65 .extended_lut = "off";
defparam \alu|Add0~65 .lut_mask = 64'h0000FFFF00000000;
defparam \alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N30
cyclonev_lcell_comb \cz_reg|c~0 (
// Equation(s):
// \cz_reg|c~0_combout  = ( \alu|Add0~65_sumout  & ( (\cz_reg|c~q ) # (\rr_ex_stg|c_en_ex~q ) ) ) # ( !\alu|Add0~65_sumout  & ( (!\rr_ex_stg|c_en_ex~q  & \cz_reg|c~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|c_en_ex~q ),
	.datad(!\cz_reg|c~q ),
	.datae(gnd),
	.dataf(!\alu|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|c~0 .extended_lut = "off";
defparam \cz_reg|c~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \cz_reg|c~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N32
dffeas \cz_reg|c (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cz_reg|c~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cz_reg|c~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cz_reg|c .is_wysiwyg = "true";
defparam \cz_reg|c .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N57
cyclonev_lcell_comb \cz_reg|z~2 (
// Equation(s):
// \cz_reg|z~2_combout  = ( !\alu|Add0~21_sumout  & ( !\alu|Add0~17_sumout  & ( !\alu|Add0~25_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Add0~25_sumout ),
	.datae(!\alu|Add0~21_sumout ),
	.dataf(!\alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|z~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|z~2 .extended_lut = "off";
defparam \cz_reg|z~2 .lut_mask = 64'hFF00000000000000;
defparam \cz_reg|z~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N39
cyclonev_lcell_comb \cz_reg|z~0 (
// Equation(s):
// \cz_reg|z~0_combout  = ( !\alu|Add0~61_sumout  & ( (!\alu|Add0~57_sumout  & (!\alu|Add0~49_sumout  & !\alu|Add0~53_sumout )) ) )

	.dataa(!\alu|Add0~57_sumout ),
	.datab(gnd),
	.datac(!\alu|Add0~49_sumout ),
	.datad(!\alu|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\alu|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|z~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|z~0 .extended_lut = "off";
defparam \cz_reg|z~0 .lut_mask = 64'hA000A00000000000;
defparam \cz_reg|z~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N6
cyclonev_lcell_comb \cz_reg|z~1 (
// Equation(s):
// \cz_reg|z~1_combout  = ( !\alu|Add0~33_sumout  & ( \cz_reg|z~0_combout  & ( (!\alu|Add0~45_sumout  & (!\alu|Add0~41_sumout  & (!\alu|Add0~37_sumout  & !\alu|Add0~29_sumout ))) ) ) )

	.dataa(!\alu|Add0~45_sumout ),
	.datab(!\alu|Add0~41_sumout ),
	.datac(!\alu|Add0~37_sumout ),
	.datad(!\alu|Add0~29_sumout ),
	.datae(!\alu|Add0~33_sumout ),
	.dataf(!\cz_reg|z~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|z~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|z~1 .extended_lut = "off";
defparam \cz_reg|z~1 .lut_mask = 64'h0000000080000000;
defparam \cz_reg|z~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y8_N18
cyclonev_lcell_comb \cz_reg|z~3 (
// Equation(s):
// \cz_reg|z~3_combout  = ( \cz_reg|z~2_combout  & ( \cz_reg|z~1_combout  & ( (!\alu|Add0~9_sumout  & (!\alu|Add0~5_sumout  & (!\alu|Add0~1_sumout  & !\alu|Add0~13_sumout ))) ) ) )

	.dataa(!\alu|Add0~9_sumout ),
	.datab(!\alu|Add0~5_sumout ),
	.datac(!\alu|Add0~1_sumout ),
	.datad(!\alu|Add0~13_sumout ),
	.datae(!\cz_reg|z~2_combout ),
	.dataf(!\cz_reg|z~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cz_reg|z~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cz_reg|z~3 .extended_lut = "off";
defparam \cz_reg|z~3 .lut_mask = 64'h0000000000008000;
defparam \cz_reg|z~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N19
dffeas \cz_reg|z (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cz_reg|z~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cz_reg|z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cz_reg|z .is_wysiwyg = "true";
defparam \cz_reg|z .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N3
cyclonev_lcell_comb \m5|y[15]~0 (
// Equation(s):
// \m5|y[15]~0_combout  = ( \rr_ex_stg|reg_data2_ex [15] & ( (!\rr_ex_stg|m8_sel_ex [0]) # (\rr_ex_stg|reg_data1_ex [15]) ) ) # ( !\rr_ex_stg|reg_data2_ex [15] & ( (\rr_ex_stg|m8_sel_ex [0] & \rr_ex_stg|reg_data1_ex [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|m8_sel_ex [0]),
	.datad(!\rr_ex_stg|reg_data1_ex [15]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[15]~0 .extended_lut = "off";
defparam \m5|y[15]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \m5|y[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N58
dffeas \rr_ex_stg|reg_data1_ex[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[14] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N12
cyclonev_lcell_comb \m5|y[14]~1 (
// Equation(s):
// \m5|y[14]~1_combout  = (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data2_ex [14]))) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data1_ex [14]))

	.dataa(!\rr_ex_stg|reg_data1_ex [14]),
	.datab(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datac(!\rr_ex_stg|reg_data2_ex [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[14]~1 .extended_lut = "off";
defparam \m5|y[14]~1 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \m5|y[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N0
cyclonev_lcell_comb \m5|y[13]~2 (
// Equation(s):
// \m5|y[13]~2_combout  = ( \rr_ex_stg|reg_data2_ex [13] & ( (!\rr_ex_stg|m8_sel_ex [0]) # (\rr_ex_stg|reg_data1_ex [13]) ) ) # ( !\rr_ex_stg|reg_data2_ex [13] & ( (\rr_ex_stg|m8_sel_ex [0] & \rr_ex_stg|reg_data1_ex [13]) ) )

	.dataa(gnd),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[13]~2 .extended_lut = "off";
defparam \m5|y[13]~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \m5|y[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N27
cyclonev_lcell_comb \m5|y[12]~3 (
// Equation(s):
// \m5|y[12]~3_combout  = ( \rr_ex_stg|reg_data2_ex [12] & ( (!\rr_ex_stg|m8_sel_ex [0]) # (\rr_ex_stg|reg_data1_ex [12]) ) ) # ( !\rr_ex_stg|reg_data2_ex [12] & ( (\rr_ex_stg|reg_data1_ex [12] & \rr_ex_stg|m8_sel_ex [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data1_ex [12]),
	.datad(!\rr_ex_stg|m8_sel_ex [0]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[12]~3 .extended_lut = "off";
defparam \m5|y[12]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \m5|y[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y7_N32
dffeas \rr_ex_stg|reg_data1_ex[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rr_ex_stg|reg_data1_ex[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[11] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y7_N48
cyclonev_lcell_comb \m5|y[11]~4 (
// Equation(s):
// \m5|y[11]~4_combout  = ( \rr_ex_stg|m8_sel_ex [0] & ( \rr_ex_stg|reg_data2_ex [11] & ( \rr_ex_stg|reg_data1_ex [11] ) ) ) # ( !\rr_ex_stg|m8_sel_ex [0] & ( \rr_ex_stg|reg_data2_ex [11] ) ) # ( \rr_ex_stg|m8_sel_ex [0] & ( !\rr_ex_stg|reg_data2_ex [11] & ( 
// \rr_ex_stg|reg_data1_ex [11] ) ) )

	.dataa(gnd),
	.datab(!\rr_ex_stg|reg_data1_ex [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr_ex_stg|m8_sel_ex [0]),
	.dataf(!\rr_ex_stg|reg_data2_ex [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[11]~4 .extended_lut = "off";
defparam \m5|y[11]~4 .lut_mask = 64'h00003333FFFF3333;
defparam \m5|y[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y8_N10
dffeas \rr_ex_stg|reg_data1_ex[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|reg_array~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rr_ex_stg|reg_data1_ex [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rr_ex_stg|reg_data1_ex[10] .is_wysiwyg = "true";
defparam \rr_ex_stg|reg_data1_ex[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N0
cyclonev_lcell_comb \m5|y[10]~5 (
// Equation(s):
// \m5|y[10]~5_combout  = ( \rr_ex_stg|reg_data1_ex [10] & ( (\rr_ex_stg|reg_data2_ex [10]) # (\rr_ex_stg|m8_sel_ex [0]) ) ) # ( !\rr_ex_stg|reg_data1_ex [10] & ( (!\rr_ex_stg|m8_sel_ex [0] & \rr_ex_stg|reg_data2_ex [10]) ) )

	.dataa(gnd),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(gnd),
	.datad(!\rr_ex_stg|reg_data2_ex [10]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[10]~5 .extended_lut = "off";
defparam \m5|y[10]~5 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \m5|y[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \m5|y[9]~6 (
// Equation(s):
// \m5|y[9]~6_combout  = ( \rr_ex_stg|reg_data2_ex [9] & ( \rr_ex_stg|m8_sel_ex [0] & ( \rr_ex_stg|reg_data1_ex [9] ) ) ) # ( !\rr_ex_stg|reg_data2_ex [9] & ( \rr_ex_stg|m8_sel_ex [0] & ( \rr_ex_stg|reg_data1_ex [9] ) ) ) # ( \rr_ex_stg|reg_data2_ex [9] & ( 
// !\rr_ex_stg|m8_sel_ex [0] ) )

	.dataa(gnd),
	.datab(!\rr_ex_stg|reg_data1_ex [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rr_ex_stg|reg_data2_ex [9]),
	.dataf(!\rr_ex_stg|m8_sel_ex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[9]~6 .extended_lut = "off";
defparam \m5|y[9]~6 .lut_mask = 64'h0000FFFF33333333;
defparam \m5|y[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N48
cyclonev_lcell_comb \m5|y[8]~7 (
// Equation(s):
// \m5|y[8]~7_combout  = ( \rr_ex_stg|reg_data1_ex [8] & ( (\rr_ex_stg|reg_data2_ex [8]) # (\rr_ex_stg|m8_sel_ex [0]) ) ) # ( !\rr_ex_stg|reg_data1_ex [8] & ( (!\rr_ex_stg|m8_sel_ex [0] & \rr_ex_stg|reg_data2_ex [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|m8_sel_ex [0]),
	.datad(!\rr_ex_stg|reg_data2_ex [8]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[8]~7 .extended_lut = "off";
defparam \m5|y[8]~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \m5|y[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N42
cyclonev_lcell_comb \m5|y[7]~8 (
// Equation(s):
// \m5|y[7]~8_combout  = ( \rr_ex_stg|reg_data1_ex [7] & ( (\rr_ex_stg|reg_data2_ex [7]) # (\rr_ex_stg|m8_sel_ex [0]) ) ) # ( !\rr_ex_stg|reg_data1_ex [7] & ( (!\rr_ex_stg|m8_sel_ex [0] & \rr_ex_stg|reg_data2_ex [7]) ) )

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data2_ex [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[7]~8 .extended_lut = "off";
defparam \m5|y[7]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \m5|y[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N21
cyclonev_lcell_comb \m5|y[6]~9 (
// Equation(s):
// \m5|y[6]~9_combout  = ( \rr_ex_stg|reg_data2_ex[6]~DUPLICATE_q  & ( (!\rr_ex_stg|m8_sel_ex [0]) # (\rr_ex_stg|reg_data1_ex [6]) ) ) # ( !\rr_ex_stg|reg_data2_ex[6]~DUPLICATE_q  & ( (\rr_ex_stg|reg_data1_ex [6] & \rr_ex_stg|m8_sel_ex [0]) ) )

	.dataa(!\rr_ex_stg|reg_data1_ex [6]),
	.datab(gnd),
	.datac(!\rr_ex_stg|m8_sel_ex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[6]~9 .extended_lut = "off";
defparam \m5|y[6]~9 .lut_mask = 64'h05050505F5F5F5F5;
defparam \m5|y[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N42
cyclonev_lcell_comb \m5|y[5]~10 (
// Equation(s):
// \m5|y[5]~10_combout  = (!\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data2_ex [5])) # (\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data1_ex [5])))

	.dataa(gnd),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data2_ex [5]),
	.datad(!\rr_ex_stg|reg_data1_ex [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[5]~10 .extended_lut = "off";
defparam \m5|y[5]~10 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \m5|y[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N6
cyclonev_lcell_comb \m5|y[4]~11 (
// Equation(s):
// \m5|y[4]~11_combout  = (!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & (\rr_ex_stg|reg_data2_ex [4])) # (\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q  & ((\rr_ex_stg|reg_data1_ex [4])))

	.dataa(gnd),
	.datab(!\rr_ex_stg|reg_data2_ex [4]),
	.datac(!\rr_ex_stg|reg_data1_ex [4]),
	.datad(!\rr_ex_stg|m8_sel_ex[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[4]~11 .extended_lut = "off";
defparam \m5|y[4]~11 .lut_mask = 64'h330F330F330F330F;
defparam \m5|y[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N54
cyclonev_lcell_comb \m5|y[3]~12 (
// Equation(s):
// \m5|y[3]~12_combout  = ( \rr_ex_stg|m8_sel_ex [0] & ( \rr_ex_stg|reg_data1_ex [3] ) ) # ( !\rr_ex_stg|m8_sel_ex [0] & ( \rr_ex_stg|reg_data2_ex [3] ) )

	.dataa(gnd),
	.datab(!\rr_ex_stg|reg_data2_ex [3]),
	.datac(!\rr_ex_stg|reg_data1_ex [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|m8_sel_ex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[3]~12 .extended_lut = "off";
defparam \m5|y[3]~12 .lut_mask = 64'h333333330F0F0F0F;
defparam \m5|y[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N24
cyclonev_lcell_comb \m5|y[2]~13 (
// Equation(s):
// \m5|y[2]~13_combout  = (!\rr_ex_stg|m8_sel_ex [0] & ((\rr_ex_stg|reg_data2_ex [2]))) # (\rr_ex_stg|m8_sel_ex [0] & (\rr_ex_stg|reg_data1_ex [2]))

	.dataa(gnd),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [2]),
	.datad(!\rr_ex_stg|reg_data2_ex [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[2]~13 .extended_lut = "off";
defparam \m5|y[2]~13 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \m5|y[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N39
cyclonev_lcell_comb \m5|y[1]~14 (
// Equation(s):
// \m5|y[1]~14_combout  = ( \rr_ex_stg|reg_data1_ex [1] & ( (\rr_ex_stg|reg_data2_ex [1]) # (\rr_ex_stg|m8_sel_ex [0]) ) ) # ( !\rr_ex_stg|reg_data1_ex [1] & ( (!\rr_ex_stg|m8_sel_ex [0] & \rr_ex_stg|reg_data2_ex [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|m8_sel_ex [0]),
	.datad(!\rr_ex_stg|reg_data2_ex [1]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[1]~14 .extended_lut = "off";
defparam \m5|y[1]~14 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \m5|y[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N9
cyclonev_lcell_comb \m5|y[0]~15 (
// Equation(s):
// \m5|y[0]~15_combout  = ( \rr_ex_stg|reg_data2_ex [0] & ( (!\rr_ex_stg|m8_sel_ex [0]) # (\rr_ex_stg|reg_data1_ex [0]) ) ) # ( !\rr_ex_stg|reg_data2_ex [0] & ( (\rr_ex_stg|m8_sel_ex [0] & \rr_ex_stg|reg_data1_ex [0]) ) )

	.dataa(gnd),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|reg_data1_ex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data2_ex [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m5|y[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m5|y[0]~15 .extended_lut = "off";
defparam \m5|y[0]~15 .lut_mask = 64'h03030303CFCFCFCF;
defparam \m5|y[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N57
cyclonev_lcell_comb \barrel_shifter|m_0_0|y~0 (
// Equation(s):
// \barrel_shifter|m_0_0|y~0_combout  = ( \rr_ex_stg|rtype_ex~q  & ( \rr_ex_stg|reg_data1_ex [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rr_ex_stg|reg_data1_ex [15]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|rtype_ex~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_0|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_0|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_0|y~0 .lut_mask = 64'h0000000000FF00FF;
defparam \barrel_shifter|m_0_0|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N39
cyclonev_lcell_comb \barrel_shifter|m_0_2|y~0 (
// Equation(s):
// \barrel_shifter|m_0_2|y~0_combout  = (\rr_ex_stg|rtype_ex~q  & \rr_ex_stg|reg_data1_ex [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(!\rr_ex_stg|reg_data1_ex [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_2|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_2|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_2|y~0 .lut_mask = 64'h000F000F000F000F;
defparam \barrel_shifter|m_0_2|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N48
cyclonev_lcell_comb \barrel_shifter|m_0_4|y~0 (
// Equation(s):
// \barrel_shifter|m_0_4|y~0_combout  = ( \rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q  & ( \rr_ex_stg|rtype_ex~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_4|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_4|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_4|y~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \barrel_shifter|m_0_4|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y6_N36
cyclonev_lcell_comb \barrel_shifter|m_0_6|y~0 (
// Equation(s):
// \barrel_shifter|m_0_6|y~0_combout  = ( \rr_ex_stg|reg_data1_ex [9] & ( \rr_ex_stg|rtype_ex~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_6|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_6|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_6|y~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \barrel_shifter|m_0_6|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N48
cyclonev_lcell_comb \barrel_shifter|m_0_8|y~0 (
// Equation(s):
// \barrel_shifter|m_0_8|y~0_combout  = ( \rr_ex_stg|rtype_ex~q  & ( \rr_ex_stg|reg_data1_ex [7] ) ) # ( !\rr_ex_stg|rtype_ex~q  & ( \rr_ex_stg|m1_out_ex [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data1_ex [7]),
	.datad(!\rr_ex_stg|m1_out_ex [7]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|rtype_ex~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_8|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_8|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_8|y~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \barrel_shifter|m_0_8|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y6_N33
cyclonev_lcell_comb \barrel_shifter|m_0_9|y~0 (
// Equation(s):
// \barrel_shifter|m_0_9|y~0_combout  = ( \rr_ex_stg|reg_data1_ex [6] & ( (\rr_ex_stg|rtype_ex~q ) # (\rr_ex_stg|m1_out_ex [6]) ) ) # ( !\rr_ex_stg|reg_data1_ex [6] & ( (\rr_ex_stg|m1_out_ex [6] & !\rr_ex_stg|rtype_ex~q ) ) )

	.dataa(!\rr_ex_stg|m1_out_ex [6]),
	.datab(gnd),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_9|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_9|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_9|y~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \barrel_shifter|m_0_9|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N42
cyclonev_lcell_comb \barrel_shifter|m_0_10|y~0 (
// Equation(s):
// \barrel_shifter|m_0_10|y~0_combout  = (\rr_ex_stg|rtype_ex~q  & \rr_ex_stg|reg_data1_ex [5])

	.dataa(!\rr_ex_stg|rtype_ex~q ),
	.datab(gnd),
	.datac(!\rr_ex_stg|reg_data1_ex [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_10|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_10|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_10|y~0 .lut_mask = 64'h0505050505050505;
defparam \barrel_shifter|m_0_10|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N36
cyclonev_lcell_comb \barrel_shifter|m_0_12|y~0 (
// Equation(s):
// \barrel_shifter|m_0_12|y~0_combout  = ( \rr_ex_stg|reg_data1_ex [3] & ( (\rr_ex_stg|rtype_ex~q ) # (\rr_ex_stg|m8_sel_ex [0]) ) ) # ( !\rr_ex_stg|reg_data1_ex [3] & ( (\rr_ex_stg|m8_sel_ex [0] & !\rr_ex_stg|rtype_ex~q ) ) )

	.dataa(!\rr_ex_stg|m8_sel_ex [0]),
	.datab(gnd),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rr_ex_stg|reg_data1_ex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_12|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_12|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_12|y~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \barrel_shifter|m_0_12|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N45
cyclonev_lcell_comb \barrel_shifter|m_0_13|y~0 (
// Equation(s):
// \barrel_shifter|m_0_13|y~0_combout  = (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m8_sel_ex [0]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [2]))

	.dataa(!\rr_ex_stg|reg_data1_ex [2]),
	.datab(!\rr_ex_stg|m8_sel_ex [0]),
	.datac(!\rr_ex_stg|rtype_ex~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_13|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_13|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_13|y~0 .lut_mask = 64'h3535353535353535;
defparam \barrel_shifter|m_0_13|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y8_N51
cyclonev_lcell_comb \barrel_shifter|m_0_14|y~0 (
// Equation(s):
// \barrel_shifter|m_0_14|y~0_combout  = (!\rr_ex_stg|rtype_ex~q  & ((\rr_ex_stg|m8_sel_ex [0]))) # (\rr_ex_stg|rtype_ex~q  & (\rr_ex_stg|reg_data1_ex [1]))

	.dataa(!\rr_ex_stg|reg_data1_ex [1]),
	.datab(!\rr_ex_stg|rtype_ex~q ),
	.datac(!\rr_ex_stg|m8_sel_ex [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\barrel_shifter|m_0_14|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \barrel_shifter|m_0_14|y~0 .extended_lut = "off";
defparam \barrel_shifter|m_0_14|y~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \barrel_shifter|m_0_14|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y7_N48
cyclonev_lcell_comb \m4|y[0]~0 (
// Equation(s):
// \m4|y[0]~0_combout  = ( \rr_ex_stg|rtype_ex~q  & ( \rr_ex_stg|reg_data1_ex [0] ) ) # ( !\rr_ex_stg|rtype_ex~q  & ( \rr_ex_stg|m8_sel_ex [0] ) )

	.dataa(gnd),
	.datab(!\rr_ex_stg|reg_data1_ex [0]),
	.datac(gnd),
	.datad(!\rr_ex_stg|m8_sel_ex [0]),
	.datae(gnd),
	.dataf(!\rr_ex_stg|rtype_ex~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m4|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m4|y[0]~0 .extended_lut = "off";
defparam \m4|y[0]~0 .lut_mask = 64'h00FF00FF33333333;
defparam \m4|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N37
dffeas \prog_counter|pc[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_incrementer|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_counter|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_counter|pc[12] .is_wysiwyg = "true";
defparam \prog_counter|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
