// Seed: 1383531927
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  wire [-1 : -1  *  -1] id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd98,
    parameter id_6  = 32'd13,
    parameter id_7  = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout uwire id_14;
  inout wire id_13;
  output reg id_12;
  inout wire id_11;
  inout wire _id_10;
  input wire id_9;
  output wire id_8;
  inout wire _id_7;
  inout wire _id_6;
  inout tri1 id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  output wire id_2;
  inout wire id_1;
  assign id_14 = 1;
  wire id_16[id_10 : -1];
  reg [(  id_7  ) : id_6] id_17;
  assign id_5 = -1;
  always
    if (-1)
      @(posedge id_11 or posedge -1'b0) begin : LABEL_0
        if (1'b0) begin : LABEL_1
          id_12 <= 1;
        end
        id_17 <= id_11;
      end
endmodule
