LOG : Parsing Complete
LOG : Type Checking Complete
LOG : Synth-lification Complete
LOG : Modularisation Complete
LOG : Channelisation Complete
LOG : Normalisation Complete
LOG : Initial Pass to SystemVerilog Complete
LOG : Final Pass to SystemVerilog Complete
LOG : Pretty Printing
typedef struct packed
{
  logic x;
} X; 

typedef union packed
{
  logic x;
  X y;
} Y; 

typedef union packed
{
  logic x;
  X y;
} IJ; 

module clk  
(
  output logic c
);
// TO ADD
endmodule; 

module init  
(
  input logic c,
  output Y chan1,
  output Y chan2,
  output logic[1:0] ctrl,
  input logic err
);
// TO ADD
endmodule; 

module trgt  
(
  input logic c,
  output logic err,
  input IJ xy
);
// TO ADD
endmodule; 

module mux_trgt_xy_init_ctrl_init_chan1_init_chan2  
(
  input logic[1:0] control_ctrl,
  input Y input_fan_1_chan2,
  input Y input_fan_2_chan1,
  output IJ output_xy
);
// TO ADD
endmodule; 

module Top ();
  wire logic fan_out_from_clk_c_to_init_c_trgt_c;
  wire logic[1:0] mux_trgt_xy_init_ctrl_init_chan1_init_chan2_control;
  wire logic trgt_err_init_err;
  wire IJ mux_trgt_xy_init_ctrl_init_chan1_init_chan2_output;
  wire IJ mux_trgt_xy_init_ctrl_init_chan1_init_chan2_fanin_init_chan1_input_fan_2_chan1;
  wire IJ mux_trgt_xy_init_ctrl_init_chan1_init_chan2_fanin_init_chan2_input_fan_1_chan2;
  init lightclick_module_0
     (
       .c(fan_out_from_clk_c_to_init_c_trgt_c),
       .chan1(mux_trgt_xy_init_ctrl_init_chan1_init_chan2_fanin_init_chan1_input_fan_2_chan1),
       .chan2(mux_trgt_xy_init_ctrl_init_chan1_init_chan2_fanin_init_chan2_input_fan_1_chan2),
       .ctrl(mux_trgt_xy_init_ctrl_init_chan1_init_chan2_control),
       .err(trgt_err_init_err)
     );
  trgt lightclick_module_1
     (
       .c(fan_out_from_clk_c_to_init_c_trgt_c),
       .err(trgt_err_init_err),
       .xy(mux_trgt_xy_init_ctrl_init_chan1_init_chan2_output)
     );
  mux_trgt_xy_init_ctrl_init_chan1_init_chan2 lightclick_module_2
     (
       .control_ctrl(mux_trgt_xy_init_ctrl_init_chan1_init_chan2_control),
       .input_fan_1_chan2(mux_trgt_xy_init_ctrl_init_chan1_init_chan2_fanin_init_chan2_input_fan_1_chan2),
       .input_fan_2_chan1(mux_trgt_xy_init_ctrl_init_chan1_init_chan2_fanin_init_chan1_input_fan_2_chan1),
       .output_xy(mux_trgt_xy_init_ctrl_init_chan1_init_chan2_output)
     );
  clk lightclick_module_3
     (
       .c(fan_out_from_clk_c_to_init_c_trgt_c)
     );

endmodule;
LOG : BYE
