INFO-FLOW: Workspace /home/francesco/workspace/detector_solid/solution1 opened at Sat Sep 24 14:38:33 CEST 2022
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/francesco/tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.35 sec.
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.44 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=20 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
Execute     config_export -vivado_clock=20 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.45 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./detector_solid/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
Execute     set_directive_top -name run run 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling detector_solid/abs_solid_detector.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang detector_solid/abs_solid_detector.cpp -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.cpp.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top run -name=run 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.42 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/.systemc_flag -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/all.directive.json -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.64 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.41 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.37 sec.
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.74 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.31 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:516:36)
Execute       send_msg_by_id WARNING @200-471@%s%s 1 detector_solid/abs_solid_detector.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file detector_solid/abs_solid_detector.cpp
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.41 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.59 seconds. CPU system time: 0.77 seconds. Elapsed time: 19.72 seconds; current allocated memory: 460.664 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.g.bc"  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/abs_solid_detector.g.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.08 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.08 sec.
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.73 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.73 sec.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=run -mllvm -hls-db-dir -mllvm /home/francesco/workspace/detector_solid/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/francesco/workspace/detector_solid/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.96 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_1' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:39:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_2' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:48:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (detector_solid/abs_solid_detector.cpp:94:19) in function 'is_valid' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:92:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (detector_solid/abs_solid_detector.cpp:39:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_2' (detector_solid/abs_solid_detector.cpp:48:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_int<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:261:0)
INFO: [HLS 214-178] Inlining function 'read_train(float*, float*)' into 'runTrainAfterInit(float*, ap_int<16>, REGION_T (*) [16], ap_int<8>*)' (detector_solid/abs_solid_detector.cpp:529:0)
INFO: [HLS 214-178] Inlining function 'runTrainAfterInit(float*, ap_int<16>, REGION_T (*) [16], ap_int<8>*)' into 'run(controlStr, REGION_T (*) [16], ap_int<8>*, ap_int<8>*, ap_int<32>*, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:543:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:570:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:570:25)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:575:29)
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-248] Applying array_partition to '_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li0EEEE9n_regions': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:552:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li0EEEE7regions': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:551:0)
INFO: [HLS 214-248] Applying array_partition to 'data_key.i': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:532:8)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (detector_solid/abs_solid_detector.cpp:570:2)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<8>*, ap_int<8>*, ap_int<32>*, hls::stream<ap_int<8>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:543:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:543:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/francesco/workspace/detector_solid/solution1/.autopilot/db/../../../kernel.xml -> /home/francesco/workspace/detector_solid/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.08 seconds; current allocated memory: 461.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 461.414 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top run -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.0.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.28 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 474.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.21 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 485.996 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.g.1.bc to /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/francesco/workspace/detector_solid/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_266_1' (detector_solid/abs_solid_detector.cpp:266) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_308_4' (detector_solid/abs_solid_detector.cpp:308) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_357_5' (detector_solid/abs_solid_detector.cpp:357) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_6' (detector_solid/abs_solid_detector.cpp:369) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
Command         transform done; 0.82 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:261:28) to (detector_solid/abs_solid_detector.cpp:264:18) in function 'insert_point'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:53:19) to (detector_solid/abs_solid_detector.cpp:41:6) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'insert_point' (detector_solid/abs_solid_detector.cpp:261)...23 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'find_region' (detector_solid/abs_solid_detector.cpp:35:25)...435 expression(s) balanced.
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 531.445 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.2.bc -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_297_3' (detector_solid/abs_solid_detector.cpp:297:31) in function 'insert_point'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_279_2' (detector_solid/abs_solid_detector.cpp:279:30) in function 'insert_point' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center' (detector_solid/abs_solid_detector.cpp:268:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max' (detector_solid/abs_solid_detector.cpp:268:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min' (detector_solid/abs_solid_detector.cpp:268:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min' (detector_solid/abs_solid_detector.cpp:360:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max' (detector_solid/abs_solid_detector.cpp:363:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center' (detector_solid/abs_solid_detector.cpp:365:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min' (detector_solid/abs_solid_detector.cpp:372:17)
Command         transform done; 1.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 617.609 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.93 sec.
Command     elaborate done; 26.76 sec.
Execute     ap_eval exec zip -j /home/francesco/workspace/detector_solid/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'run' ...
Execute       ap_set_top_model run 
Execute       get_model_list run -filter all-wo-channel -topdown 
Execute       preproc_iomode -model run 
WARNING: [SYN 201-506] An incorrect offset '4096' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '131072'.
Execute       preproc_iomode -model insert_point 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       preproc_iomode -model insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       preproc_iomode -model find_region 
Execute       preproc_iomode -model run_Pipeline_1 
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Model list for configure: run_Pipeline_1 find_region insert_point_Pipeline_VITIS_LOOP_266_1 insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 insert_point_Pipeline_VITIS_LOOP_357_5 insert_point_Pipeline_VITIS_LOOP_369_6 insert_point run
INFO-FLOW: Configuring Module : run_Pipeline_1 ...
Execute       set_default_model run_Pipeline_1 
Execute       apply_spec_resource_limit run_Pipeline_1 
INFO-FLOW: Configuring Module : find_region ...
Execute       set_default_model find_region 
Execute       apply_spec_resource_limit find_region 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_266_1 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_266_1 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_357_5 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_357_5 
INFO-FLOW: Configuring Module : insert_point_Pipeline_VITIS_LOOP_369_6 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       apply_spec_resource_limit insert_point_Pipeline_VITIS_LOOP_369_6 
INFO-FLOW: Configuring Module : insert_point ...
Execute       set_default_model insert_point 
Execute       apply_spec_resource_limit insert_point 
INFO-FLOW: Configuring Module : run ...
Execute       set_default_model run 
Execute       apply_spec_resource_limit run 
INFO-FLOW: Model list for preprocess: run_Pipeline_1 find_region insert_point_Pipeline_VITIS_LOOP_266_1 insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 insert_point_Pipeline_VITIS_LOOP_357_5 insert_point_Pipeline_VITIS_LOOP_369_6 insert_point run
INFO-FLOW: Preprocessing Module: run_Pipeline_1 ...
Execute       set_default_model run_Pipeline_1 
Execute       cdfg_preprocess -model run_Pipeline_1 
Execute       rtl_gen_preprocess run_Pipeline_1 
INFO-FLOW: Preprocessing Module: find_region ...
Execute       set_default_model find_region 
Execute       cdfg_preprocess -model find_region 
Execute       rtl_gen_preprocess find_region 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_266_1 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_266_1 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_357_5 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_357_5 
INFO-FLOW: Preprocessing Module: insert_point_Pipeline_VITIS_LOOP_369_6 ...
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       cdfg_preprocess -model insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_369_6 
INFO-FLOW: Preprocessing Module: insert_point ...
Execute       set_default_model insert_point 
Execute       cdfg_preprocess -model insert_point 
Execute       rtl_gen_preprocess insert_point 
INFO-FLOW: Preprocessing Module: run ...
Execute       set_default_model run 
Execute       cdfg_preprocess -model run 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for synthesis: run_Pipeline_1 find_region insert_point_Pipeline_VITIS_LOOP_266_1 insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 insert_point_Pipeline_VITIS_LOOP_357_5 insert_point_Pipeline_VITIS_LOOP_369_6 insert_point run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_Pipeline_1 
Execute       schedule -model run_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 621.059 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling run_Pipeline_1.
Execute       set_default_model run_Pipeline_1 
Execute       bind -model run_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 621.059 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding run_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model find_region 
Execute       schedule -model find_region 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'find_region'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_17', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_79', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_56', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 10). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_33', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_60', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 41). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_93', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 56). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_117', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 60). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_133', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 62). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_max_load_118', detector_solid/abs_solid_detector.cpp:53) on array 'regions_max' due to limited memory ports (II = 63). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 64, Depth = 153, function 'find_region'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 14.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.74 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.87 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.sched.adb -f 
Command       db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling find_region.
Execute       set_default_model find_region 
Execute       bind -model find_region 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.37 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.64 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.04 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.bind.adb -f 
Command       db_write done; 0.44 sec.
INFO-FLOW: Finish binding find_region.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_266_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_266_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_266_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.5 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_266_1.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_266_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_266_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_297_3_VITIS_LOOP_308_4'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4' (loop 'VITIS_LOOP_297_3_VITIS_LOOP_308_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fmul' operation ('overlap', detector_solid/abs_solid_detector.cpp:325) and 'select' operation ('select_ln297_2', detector_solid/abs_solid_detector.cpp:297).
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4' (loop 'VITIS_LOOP_297_3_VITIS_LOOP_308_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('distance_write_ln308', detector_solid/abs_solid_detector.cpp:308) of variable 'distance', detector_solid/abs_solid_detector.cpp:313 on local variable 'distance' and 'load' operation ('distance', detector_solid/abs_solid_detector.cpp:297) on local variable 'distance'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 15, loop 'VITIS_LOOP_297_3_VITIS_LOOP_308_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_357_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_357_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_357_5'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_357_5' (loop 'VITIS_LOOP_357_5'): Unable to schedule 'load' operation ('regions_min_load_1', detector_solid/abs_solid_detector.cpp:359) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_357_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_357_5.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_357_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_357_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_369_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       schedule -model insert_point_Pipeline_VITIS_LOOP_369_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_369_6' (loop 'VITIS_LOOP_369_6'): Unable to schedule 'load' operation ('regions_min_load_1', detector_solid/abs_solid_detector.cpp:372) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_369_6' (loop 'VITIS_LOOP_369_6'): Unable to schedule 'load' operation ('regions_min_load_3', detector_solid/abs_solid_detector.cpp:372) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_369_6' (loop 'VITIS_LOOP_369_6'): Unable to schedule 'load' operation ('regions_min_load_5', detector_solid/abs_solid_detector.cpp:372) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_369_6' (loop 'VITIS_LOOP_369_6'): Unable to schedule 'load' operation ('regions_min_load_7', detector_solid/abs_solid_detector.cpp:372) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_369_6' (loop 'VITIS_LOOP_369_6'): Unable to schedule 'store' operation ('regions_min_addr_13_write_ln372', detector_solid/abs_solid_detector.cpp:372) of variable 'regions_min_load_5', detector_solid/abs_solid_detector.cpp:372 on array 'regions_min' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, loop 'VITIS_LOOP_369_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point_Pipeline_VITIS_LOOP_369_6.
Execute       set_default_model insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       bind -model insert_point_Pipeline_VITIS_LOOP_369_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.bind.adb -f 
INFO-FLOW: Finish binding insert_point_Pipeline_VITIS_LOOP_369_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point 
Execute       schedule -model insert_point 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (15.1693ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'insert_point' consists of the following:	'call' operation ('id', detector_solid/abs_solid_detector.cpp:262) to 'find_region' [27]  (15.2 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.3 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point.
Execute       set_default_model insert_point 
Execute       bind -model insert_point 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.99 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.bind.adb -f 
INFO-FLOW: Finish binding insert_point.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run 
Execute       schedule -model run 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.24 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.sched.adb -f 
INFO-FLOW: Finish scheduling run.
Execute       set_default_model run 
Execute       bind -model run 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 693.836 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.97 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.bind.adb -f 
INFO-FLOW: Finish binding run.
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess run_Pipeline_1 
Execute       rtl_gen_preprocess find_region 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       rtl_gen_preprocess insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       rtl_gen_preprocess insert_point 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for RTL generation: run_Pipeline_1 find_region insert_point_Pipeline_VITIS_LOOP_266_1 insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 insert_point_Pipeline_VITIS_LOOP_357_5 insert_point_Pipeline_VITIS_LOOP_369_6 insert_point run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_Pipeline_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.03 seconds. CPU system time: 0 seconds. Elapsed time: 4.03 seconds; current allocated memory: 693.836 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_Pipeline_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_run_Pipeline_1 
Execute       gen_rtl run_Pipeline_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_run_Pipeline_1 
Execute       syn_report -csynth -model run_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model run_Pipeline_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.adb 
Execute       db_write -model run_Pipeline_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_Pipeline_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model find_region -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'find_region' pipeline 'find_region' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_region'.
Command       create_rtl_model done; 1.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 725.562 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl find_region -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_find_region 
Execute       gen_rtl find_region -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_find_region 
Execute       syn_report -csynth -model find_region -o /home/francesco/workspace/detector_solid/solution1/syn/report/find_region_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.46 sec.
Execute       syn_report -rtlxml -model find_region -o /home/francesco/workspace/detector_solid/solution1/syn/report/find_region_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.23 sec.
Execute       syn_report -verbosereport -model find_region -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.32 sec.
Execute       db_write -model find_region -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.adb 
Command       db_write done; 1.69 sec.
Execute       db_write -model find_region -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.15 sec.
Execute       gen_tb_info find_region -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_266_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_266_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_266_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.52 seconds; current allocated memory: 803.223 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_266_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_266_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_266_1 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_266_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_266_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_266_1 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_266_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_266_1 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_266_1 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.adb 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_266_1 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_266_1 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4' pipeline 'VITIS_LOOP_297_3_VITIS_LOOP_308_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 803.223 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.adb 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_357_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_357_5 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_357_5' pipeline 'VITIS_LOOP_357_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_357_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 803.223 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_357_5 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_357_5 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_357_5 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_357_5 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_357_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_357_5 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_357_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_357_5 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_357_5 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.adb 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_357_5 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_357_5 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_369_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point_Pipeline_VITIS_LOOP_369_6 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_369_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 804.949 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_369_6 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       gen_rtl insert_point_Pipeline_VITIS_LOOP_369_6 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point_Pipeline_VITIS_LOOP_369_6 
Execute       syn_report -csynth -model insert_point_Pipeline_VITIS_LOOP_369_6 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_369_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point_Pipeline_VITIS_LOOP_369_6 -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_Pipeline_VITIS_LOOP_369_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point_Pipeline_VITIS_LOOP_369_6 -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_369_6 -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.adb 
Execute       db_write -model insert_point_Pipeline_VITIS_LOOP_369_6 -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point_Pipeline_VITIS_LOOP_369_6 -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 807.375 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run_insert_point 
Execute       gen_rtl insert_point -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run_insert_point 
Execute       syn_report -csynth -model insert_point -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       syn_report -rtlxml -model insert_point -o /home/francesco/workspace/detector_solid/solution1/syn/report/insert_point_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.08 sec.
Execute       db_write -model insert_point -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.adb 
Execute       db_write -model insert_point -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run -top_prefix  -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realcheckId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'fsmstate' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_n_regions' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_197_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_198_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_199_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_200_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_201_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_202_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_203_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIShbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_204_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_205_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_206_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_207_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_208_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_209_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_210_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_211_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_212_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_213_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_214_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_215_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIStde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_216_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_217_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_218_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_219_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_220_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_221_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_222_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_223_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_224_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_225_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_226_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_227_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_228_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_229_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_230_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_231_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_232_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_233_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_234_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_235_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_236_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_237_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_238_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_239_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_240_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_241_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_242_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_243_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_244_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_245_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_246_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_247_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_248_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_249_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_250_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_251_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_252_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_253_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_254_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_255_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_256_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_257_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_258_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_259_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_260_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_261_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_262_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_263_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_264_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_265_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_266_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_267_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_268_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_269_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_270_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_271_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_272_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_273_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_274_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_275_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_276_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_277_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_278_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_279_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_280_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_281_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_282_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_283_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_284_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_285_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_286_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_287_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_288_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_289_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_290_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_291_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_292_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_293_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_294_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_99_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_98_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_97_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_96_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_95_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_94_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_93_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_92_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_91_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_90_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_89_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_88_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_87_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_86_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_85_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_84_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_83_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_82_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_81_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_80_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_79_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_78_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_77_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_76_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_75_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_74_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_73_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_72_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_71_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_70_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_69_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_68_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_67_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISchv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_66_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_65_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_64_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_63_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_62_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_61_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_60_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_59_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_58_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_57_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScrw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_56_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScsw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_55_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamISctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_54_RAM_AUTO_1R1W' to 'p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIScux' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'contr', 'sharedMem', 'realcheckId', 'n_regions_in', 'return' and 'trainedRegions' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
Command       create_rtl_model done; 0.91 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.37 seconds; current allocated memory: 820.719 MB.
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run -istop -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution1/syn/vhdl/run 
Command       gen_rtl done; 0.24 sec.
Execute       gen_rtl run -istop -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution1/syn/verilog/run 
Command       gen_rtl done; 0.14 sec.
Execute       syn_report -csynth -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/run_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.1 sec.
Execute       db_write -model run -f -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model run -bindview -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run -p /home/francesco/workspace/detector_solid/solution1/.autopilot/db -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run 
Execute       export_constraint_db -f -tool general -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.constraint.tcl 
Execute       syn_report -designview -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.design.xml 
Command       syn_report done; 2.96 sec.
Execute       syn_report -csynthDesign -model run -o /home/francesco/workspace/detector_solid/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model run -o /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks run 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain run 
INFO-FLOW: Model list for RTL component generation: run_Pipeline_1 find_region insert_point_Pipeline_VITIS_LOOP_266_1 insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 insert_point_Pipeline_VITIS_LOOP_357_5 insert_point_Pipeline_VITIS_LOOP_369_6 insert_point run
INFO-FLOW: Handling components in module [run_Pipeline_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [find_region] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
INFO-FLOW: Found component run_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_266_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
INFO-FLOW: Found component run_mux_84_32_1_1.
INFO-FLOW: Append model run_mux_84_32_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_357_5] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point_Pipeline_VITIS_LOOP_369_6] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Handling components in module [run] ... 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
INFO-FLOW: Found component run_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47_RAM_AUTO_1R1W
INFO-FLOW: Found component run_gmem_m_axi.
INFO-FLOW: Append model run_gmem_m_axi
INFO-FLOW: Found component run_control_s_axi.
INFO-FLOW: Append model run_control_s_axi
INFO-FLOW: Found component run_regslice_both.
INFO-FLOW: Append model run_regslice_both
INFO-FLOW: Append model run_Pipeline_1
INFO-FLOW: Append model find_region
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_266_1
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_357_5
INFO-FLOW: Append model insert_point_Pipeline_VITIS_LOOP_369_6
INFO-FLOW: Append model insert_point
INFO-FLOW: Append model run
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: run_flow_control_loop_pipe_sequential_init run_fdiv_32ns_32ns_32_9_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_mux_84_32_1_1 run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47_RAM_AUTO_1R1W run_gmem_m_axi run_control_s_axi run_regslice_both run_Pipeline_1 find_region insert_point_Pipeline_VITIS_LOOP_266_1 insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 insert_point_Pipeline_VITIS_LOOP_357_5 insert_point_Pipeline_VITIS_LOOP_369_6 insert_point run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_mux_84_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_gmem_m_axi
INFO-FLOW: To file: write model run_control_s_axi
INFO-FLOW: To file: write model run_regslice_both
INFO-FLOW: To file: write model run_Pipeline_1
INFO-FLOW: To file: write model find_region
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_266_1
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_357_5
INFO-FLOW: To file: write model insert_point_Pipeline_VITIS_LOOP_369_6
INFO-FLOW: To file: write model insert_point
INFO-FLOW: To file: write model run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db/vhdl' dstVlogDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db/vlog' tclDir='/home/francesco/workspace/detector_solid/solution1/.autopilot/db' modelList='run_flow_control_loop_pipe_sequential_init
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_mux_84_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47_RAM_AUTO_1R1W
run_gmem_m_axi
run_control_s_axi
run_regslice_both
run_Pipeline_1
find_region
insert_point_Pipeline_VITIS_LOOP_266_1
insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4
insert_point_Pipeline_VITIS_LOOP_357_5
insert_point_Pipeline_VITIS_LOOP_369_6
insert_point
run
' expOnly='0'
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.24 seconds; current allocated memory: 838.238 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='run_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/francesco/workspace/detector_solid/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='run_flow_control_loop_pipe_sequential_init
run_fdiv_32ns_32ns_32_9_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_mux_84_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47_RAM_AUTO_1R1W
run_gmem_m_axi
run_control_s_axi
run_regslice_both
run_Pipeline_1
find_region
insert_point_Pipeline_VITIS_LOOP_266_1
insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4
insert_point_Pipeline_VITIS_LOOP_357_5
insert_point_Pipeline_VITIS_LOOP_369_6
insert_point
run
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run_Pipeline_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/find_region.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_266_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_357_5.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point_Pipeline_VITIS_LOOP_369_6.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/insert_point.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/run.constraint.tcl 
Execute       sc_get_clocks run 
Execute       source /home/francesco/workspace/detector_solid/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution1/impl/misc/run_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST run MODULE2INSTS {run run run_Pipeline_1 grp_run_Pipeline_1_fu_831 insert_point grp_insert_point_fu_844 find_region grp_find_region_fu_202 insert_point_Pipeline_VITIS_LOOP_266_1 grp_insert_point_Pipeline_VITIS_LOOP_266_1_fu_230 insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 grp_insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4_fu_249 insert_point_Pipeline_VITIS_LOOP_357_5 grp_insert_point_Pipeline_VITIS_LOOP_357_5_fu_265 insert_point_Pipeline_VITIS_LOOP_369_6 grp_insert_point_Pipeline_VITIS_LOOP_369_6_fu_277} INST2MODULE {run run grp_run_Pipeline_1_fu_831 run_Pipeline_1 grp_insert_point_fu_844 insert_point grp_find_region_fu_202 find_region grp_insert_point_Pipeline_VITIS_LOOP_266_1_fu_230 insert_point_Pipeline_VITIS_LOOP_266_1 grp_insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4_fu_249 insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 grp_insert_point_Pipeline_VITIS_LOOP_357_5_fu_265 insert_point_Pipeline_VITIS_LOOP_357_5 grp_insert_point_Pipeline_VITIS_LOOP_369_6_fu_277 insert_point_Pipeline_VITIS_LOOP_369_6} INSTDATA {run {DEPTH 1 CHILDREN {grp_run_Pipeline_1_fu_831 grp_insert_point_fu_844}} grp_run_Pipeline_1_fu_831 {DEPTH 2 CHILDREN {}} grp_insert_point_fu_844 {DEPTH 2 CHILDREN {grp_find_region_fu_202 grp_insert_point_Pipeline_VITIS_LOOP_266_1_fu_230 grp_insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4_fu_249 grp_insert_point_Pipeline_VITIS_LOOP_357_5_fu_265 grp_insert_point_Pipeline_VITIS_LOOP_369_6_fu_277}} grp_find_region_fu_202 {DEPTH 3 CHILDREN {}} grp_insert_point_Pipeline_VITIS_LOOP_266_1_fu_230 {DEPTH 3 CHILDREN {}} grp_insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4_fu_249 {DEPTH 3 CHILDREN {}} grp_insert_point_Pipeline_VITIS_LOOP_357_5_fu_265 {DEPTH 3 CHILDREN {}} grp_insert_point_Pipeline_VITIS_LOOP_369_6_fu_277 {DEPTH 3 CHILDREN {}}} MODULEDATA {run_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_183_p2 SOURCE {} VARIABLE empty_37 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} find_region {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U16 SOURCE detector_solid/abs_solid_detector.cpp:63 VARIABLE tmp_score_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_266_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln266_fu_167_p2 SOURCE detector_solid/abs_solid_detector.cpp:266 VARIABLE add_ln266 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_177_p2 SOURCE detector_solid/abs_solid_detector.cpp:268 VARIABLE add_ln268 LOOP VITIS_LOOP_266_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_297_3_VITIS_LOOP_308_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_308_p2 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE add_ln297 LOOP VITIS_LOOP_297_3_VITIS_LOOP_308_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_1_fu_320_p2 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE add_ln297_1 LOOP VITIS_LOOP_297_3_VITIS_LOOP_308_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_364_p2 SOURCE detector_solid/abs_solid_detector.cpp:317 VARIABLE add_ln317 LOOP VITIS_LOOP_297_3_VITIS_LOOP_308_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_376_p2 SOURCE detector_solid/abs_solid_detector.cpp:318 VARIABLE add_ln318 LOOP VITIS_LOOP_297_3_VITIS_LOOP_308_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln308_fu_481_p2 SOURCE detector_solid/abs_solid_detector.cpp:308 VARIABLE add_ln308 LOOP VITIS_LOOP_297_3_VITIS_LOOP_308_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_357_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln357_fu_179_p2 SOURCE detector_solid/abs_solid_detector.cpp:357 VARIABLE add_ln357 LOOP VITIS_LOOP_357_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_fu_189_p2 SOURCE detector_solid/abs_solid_detector.cpp:359 VARIABLE add_ln359 LOOP VITIS_LOOP_357_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln359_1_fu_201_p2 SOURCE detector_solid/abs_solid_detector.cpp:359 VARIABLE add_ln359_1 LOOP VITIS_LOOP_357_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U67 SOURCE detector_solid/abs_solid_detector.cpp:365 VARIABLE conv LOOP VITIS_LOOP_357_5 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}}} AREA {DSP 3 BRAM 0 URAM 0}} insert_point_Pipeline_VITIS_LOOP_369_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_477_p2 SOURCE detector_solid/abs_solid_detector.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_948_p2 SOURCE /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_1024_p2 SOURCE detector_solid/abs_solid_detector.cpp:297 VARIABLE add_ln297 LOOP VITIS_LOOP_279_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_fu_1052_p2 SOURCE detector_solid/abs_solid_detector.cpp:279 VARIABLE add_ln279 LOOP VITIS_LOOP_279_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_1_fu_1058_p2 SOURCE detector_solid/abs_solid_detector.cpp:279 VARIABLE add_ln279_1 LOOP VITIS_LOOP_279_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 17 BRAM 0 URAM 0}} run {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_1096_p2 SOURCE detector_solid/abs_solid_detector.cpp:573 VARIABLE i_2 LOOP VITIS_LOOP_573_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_46_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_45_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_44_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_43_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_42_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_41_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_40_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_39_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_38_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_37_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_36_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_35_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_34_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_33_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_32_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_31_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_30_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_29_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_28_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_27_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_26_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_25_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_24_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_23_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_22_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_21_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_20_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_19_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_18_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_197_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_198_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_199_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_200_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_201_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_202_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_17_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_16_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_15_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_203_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_204_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_205_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_206_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_207_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_208_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_209_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_210_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_211_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_212_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_213_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_214_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_215_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_216_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_217_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_218_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_219_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_220_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_221_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_222_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_223_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_224_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_225_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_226_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_227_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_228_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_229_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_14_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_13_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_12_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_230_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_231_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_232_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_233_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_234_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_235_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_236_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_237_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_238_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_239_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_240_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_241_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_242_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_243_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_244_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_245_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_246_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_247_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_248_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_249_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_250_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_251_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_252_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_253_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_254_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_255_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_256_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_11_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_10_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_9_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_257_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_258_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_259_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_260_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_261_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_262_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_263_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_264_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_265_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_266_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_267_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_268_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_269_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_270_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_271_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_272_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_273_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_274_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_275_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_276_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_277_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_278_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_279_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_280_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_281_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_282_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_283_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_8_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_7_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_6_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_284_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_285_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_286_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_287_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_288_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_289_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_290_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_291_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_292_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_293_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_294_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_99_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_98_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_97_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_96_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_95_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_94_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_93_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_92_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_91_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_90_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_89_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_88_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_87_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_86_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_85_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_84_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_5_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_4_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_3_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_83_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_82_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_81_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_80_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_79_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_78_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_77_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_76_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_75_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_74_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_73_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_72_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_71_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_70_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_69_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_68_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_67_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_66_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_65_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_64_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_63_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_62_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_61_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_60_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_59_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_58_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_57_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_2_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_1_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_U SOURCE {} VARIABLE run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_56_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_55_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_54_U SOURCE {} VARIABLE p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 17 BRAM 384 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 855.301 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
Execute       syn_report -model run -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 65.92 MHz
Command     autosyn done; 70.95 sec.
Command   csynth_design done; 97.75 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 96.95 seconds. CPU system time: 1.39 seconds. Elapsed time: 97.75 seconds; current allocated memory: -634.652 MB.
Command ap_source done; 99.32 sec.
Execute cleanup_all 
