#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c235f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c23780 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1c138d0 .functor NOT 1, L_0x1c54170, C4<0>, C4<0>, C4<0>;
L_0x1c13ed0 .functor XOR 8, L_0x1c53ea0, L_0x1c53f40, C4<00000000>, C4<00000000>;
L_0x1c141d0 .functor XOR 8, L_0x1c13ed0, L_0x1c54030, C4<00000000>, C4<00000000>;
v0x1c51af0_0 .net *"_ivl_10", 7 0, L_0x1c54030;  1 drivers
v0x1c51bf0_0 .net *"_ivl_12", 7 0, L_0x1c141d0;  1 drivers
v0x1c51cd0_0 .net *"_ivl_2", 7 0, L_0x1c53e00;  1 drivers
v0x1c51d90_0 .net *"_ivl_4", 7 0, L_0x1c53ea0;  1 drivers
v0x1c51e70_0 .net *"_ivl_6", 7 0, L_0x1c53f40;  1 drivers
v0x1c51fa0_0 .net *"_ivl_8", 7 0, L_0x1c13ed0;  1 drivers
v0x1c52080_0 .var "clk", 0 0;
v0x1c52120_0 .net "in", 7 0, v0x1c50a40_0;  1 drivers
v0x1c521c0_0 .net "out_dut", 7 0, L_0x1c53a90;  1 drivers
v0x1c52310_0 .net "out_ref", 7 0, L_0x1c528e0;  1 drivers
v0x1c523e0_0 .var/2u "stats1", 159 0;
v0x1c524a0_0 .var/2u "strobe", 0 0;
v0x1c52560_0 .net "tb_match", 0 0, L_0x1c54170;  1 drivers
v0x1c52620_0 .net "tb_mismatch", 0 0, L_0x1c138d0;  1 drivers
v0x1c526e0_0 .net "wavedrom_enable", 0 0, v0x1c50b00_0;  1 drivers
v0x1c527b0_0 .net "wavedrom_title", 511 0, v0x1c50ba0_0;  1 drivers
L_0x1c53e00 .concat [ 8 0 0 0], L_0x1c528e0;
L_0x1c53ea0 .concat [ 8 0 0 0], L_0x1c528e0;
L_0x1c53f40 .concat [ 8 0 0 0], L_0x1c53a90;
L_0x1c54030 .concat [ 8 0 0 0], L_0x1c528e0;
L_0x1c54170 .cmp/eeq 8, L_0x1c53e00, L_0x1c141d0;
S_0x1c27fb0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1c23780;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0x1c13bd0 .functor BUFZ 8, v0x1c50a40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1c133e0_0 .net *"_ivl_0", 0 0, L_0x1c52b20;  1 drivers
v0x1c136e0_0 .net *"_ivl_10", 0 0, L_0x1c530d0;  1 drivers
v0x1c139e0_0 .net *"_ivl_12", 0 0, L_0x1c531c0;  1 drivers
v0x1c13ce0_0 .net *"_ivl_14", 0 0, L_0x1c53300;  1 drivers
v0x1c13fe0_0 .net *"_ivl_2", 0 0, L_0x1c52c10;  1 drivers
v0x1c142e0_0 .net *"_ivl_27", 7 0, L_0x1c13bd0;  1 drivers
v0x1c145e0_0 .net *"_ivl_4", 0 0, L_0x1c52d50;  1 drivers
v0x1c4fe20_0 .net *"_ivl_6", 0 0, L_0x1c52e70;  1 drivers
v0x1c4ff00_0 .net *"_ivl_8", 0 0, L_0x1c52ff0;  1 drivers
v0x1c4ffe0_0 .net "in", 7 0, v0x1c50a40_0;  alias, 1 drivers
v0x1c500c0_0 .net "out", 7 0, L_0x1c528e0;  alias, 1 drivers
LS_0x1c528e0_0_0 .concat8 [ 1 1 1 1], L_0x1c52b20, L_0x1c52c10, L_0x1c52d50, L_0x1c52e70;
LS_0x1c528e0_0_4 .concat8 [ 1 1 1 1], L_0x1c52ff0, L_0x1c530d0, L_0x1c531c0, L_0x1c53300;
L_0x1c528e0 .concat8 [ 4 4 0 0], LS_0x1c528e0_0_0, LS_0x1c528e0_0_4;
L_0x1c52b20 .part L_0x1c13bd0, 7, 1;
L_0x1c52c10 .part L_0x1c13bd0, 6, 1;
L_0x1c52d50 .part L_0x1c13bd0, 5, 1;
L_0x1c52e70 .part L_0x1c13bd0, 4, 1;
L_0x1c52ff0 .part L_0x1c13bd0, 3, 1;
L_0x1c530d0 .part L_0x1c13bd0, 2, 1;
L_0x1c531c0 .part L_0x1c13bd0, 1, 1;
L_0x1c53300 .part L_0x1c13bd0, 0, 1;
S_0x1c50200 .scope module, "stim1" "stimulus_gen" 3 91, 3 14 0, S_0x1c23780;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1c50980_0 .net "clk", 0 0, v0x1c52080_0;  1 drivers
v0x1c50a40_0 .var "in", 7 0;
v0x1c50b00_0 .var "wavedrom_enable", 0 0;
v0x1c50ba0_0 .var "wavedrom_title", 511 0;
E_0x1c226b0/0 .event negedge, v0x1c50980_0;
E_0x1c226b0/1 .event posedge, v0x1c50980_0;
E_0x1c226b0 .event/or E_0x1c226b0/0, E_0x1c226b0/1;
E_0x1c22340 .event negedge, v0x1c50980_0;
E_0x1c226f0 .event posedge, v0x1c50980_0;
S_0x1c50480 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0x1c50200;
 .timescale -12 -12;
v0x1c50680_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c50780 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0x1c50200;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c50ce0 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x1c23780;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v0x1c50f10_0 .net *"_ivl_1", 0 0, L_0x1c533f0;  1 drivers
v0x1c51010_0 .net *"_ivl_11", 0 0, L_0x1c53820;  1 drivers
v0x1c510f0_0 .net *"_ivl_13", 0 0, L_0x1c53900;  1 drivers
v0x1c511b0_0 .net *"_ivl_15", 0 0, L_0x1c539a0;  1 drivers
v0x1c51290_0 .net *"_ivl_3", 0 0, L_0x1c53490;  1 drivers
v0x1c513c0_0 .net *"_ivl_5", 0 0, L_0x1c53530;  1 drivers
v0x1c514a0_0 .net *"_ivl_7", 0 0, L_0x1c535d0;  1 drivers
v0x1c51580_0 .net *"_ivl_9", 0 0, L_0x1c53780;  1 drivers
v0x1c51660_0 .net "in", 7 0, v0x1c50a40_0;  alias, 1 drivers
v0x1c517b0_0 .net "out", 7 0, L_0x1c53a90;  alias, 1 drivers
L_0x1c533f0 .part v0x1c50a40_0, 0, 1;
L_0x1c53490 .part v0x1c50a40_0, 1, 1;
L_0x1c53530 .part v0x1c50a40_0, 2, 1;
L_0x1c535d0 .part v0x1c50a40_0, 3, 1;
L_0x1c53780 .part v0x1c50a40_0, 4, 1;
L_0x1c53820 .part v0x1c50a40_0, 5, 1;
L_0x1c53900 .part v0x1c50a40_0, 6, 1;
L_0x1c539a0 .part v0x1c50a40_0, 7, 1;
LS_0x1c53a90_0_0 .concat [ 1 1 1 1], L_0x1c539a0, L_0x1c53900, L_0x1c53820, L_0x1c53780;
LS_0x1c53a90_0_4 .concat [ 1 1 1 1], L_0x1c535d0, L_0x1c53530, L_0x1c53490, L_0x1c533f0;
L_0x1c53a90 .concat [ 4 4 0 0], LS_0x1c53a90_0_0, LS_0x1c53a90_0_4;
S_0x1c518f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0x1c23780;
 .timescale -12 -12;
E_0x1c0d9f0 .event anyedge, v0x1c524a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c524a0_0;
    %nor/r;
    %assign/vec4 v0x1c524a0_0, 0;
    %wait E_0x1c0d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c50200;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c22340;
    %wait E_0x1c226f0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c226f0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c226f0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c226f0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c226f0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c226f0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c226f0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c226f0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %wait E_0x1c22340;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c50780;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c226b0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x1c50a40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c23780;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c52080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c524a0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c23780;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c52080_0;
    %inv;
    %store/vec4 v0x1c52080_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c23780;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c50980_0, v0x1c52620_0, v0x1c52120_0, v0x1c52310_0, v0x1c521c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c23780;
T_7 ;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c23780;
T_8 ;
    %wait E_0x1c226b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c523e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523e0_0, 4, 32;
    %load/vec4 v0x1c52560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c523e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c52310_0;
    %load/vec4 v0x1c52310_0;
    %load/vec4 v0x1c521c0_0;
    %xor;
    %load/vec4 v0x1c52310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c523e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c523e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vectorr/vectorr_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_zeroshot/machine/vectorr/iter0/response0/top_module.sv";
