src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: ABORT_RETRY_TIME is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: BENCHMARK_CONTAINS_MEMBAR is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIMETRACE_ENABLED is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERADDR_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERPC_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_LENGTH is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_SIZE is not set in configuration file.
Ruby Timing Mode
  Debug: Adding to filter: 'l' (SLICC)
  Debug: Adding to filter: 'q' (Queue)
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 00:57:33, Nov 25 2014
RUBY_DEBUG: true
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 14
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 32
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 4
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 256
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 256

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 32
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 4096
  cache_size_Kbytes: 4
  cache_size_Mbytes: 0.00390625

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 14
  num_cache_sets: 16384
  cache_set_size_bytes: 524288
  cache_set_size_Kbytes: 512
  cache_set_size_Mbytes: 0.5
  cache_size_bytes: 8388608
  cache_size_Kbytes: 8192
  cache_size_Mbytes: 8

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_L2ExpireTriggerQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 256

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/small/b1/adpcm/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=2):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=0  C=2):  CPU halted after 2 cycles
src/trace_read.cc:1447: (I=0  C=2):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=29702):  DMA Done Activating 2
src/core.cc:425: (I=0  C=29702):  DMA halted after 29700 cycles
src/trace_read.cc:1447: (I=0  C=822011):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=823952):  ACC 2 halted after 794250 cycles
src/trace_read.cc:1447: (I=0  C=823953):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=852877):  DMA Done Activating 2
src/core.cc:425: (I=0  C=852877):  DMA halted after 28925 cycles
src/trace_read.cc:1447: (I=0  C=1676758):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1678204):  ACC 2 halted after 825328 cycles
src/trace_read.cc:1447: (I=0  C=1678205):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1707481):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1707481):  DMA halted after 29277 cycles
src/trace_read.cc:1447: (I=0  C=2546298):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2548136):  ACC 2 halted after 840656 cycles
src/trace_read.cc:1447: (I=0  C=2548137):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2577470):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2577470):  DMA halted after 29334 cycles
src/trace_read.cc:1447: (I=0  C=3412925):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3414838):  ACC 2 halted after 837369 cycles
src/trace_read.cc:1447: (I=0  C=3414839):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3444383):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3444383):  DMA halted after 29545 cycles
src/trace_read.cc:1447: (I=0  C=4276985):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4278773):  ACC 2 halted after 834391 cycles
src/trace_read.cc:1447: (I=0  C=4278774):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4307641):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4307641):  DMA halted after 28868 cycles
src/trace_read.cc:1447: (I=0  C=5144329):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5146532):  ACC 2 halted after 838892 cycles
src/trace_read.cc:1447: (I=0  C=5146533):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5175413):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5175413):  DMA halted after 28881 cycles
src/trace_read.cc:1447: (I=0  C=6006790):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6008483):  ACC 2 halted after 833071 cycles
src/trace_read.cc:1447: (I=0  C=6008484):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6020651):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6020651):  DMA halted after 12168 cycles
src/trace_read.cc:1435: (I=0  C=6363237):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=0  C=6364938):  ACC 2 halted after 344288 cycles
src/trace_read.cc:1447: (I=0  C=6364939):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6365156):  DMA Done Activating 0
src/core.cc:425: (I=0  C=6365156):  DMA halted after 218 cycles
src/trace_read.cc:1435: (I=56369  C=6540428):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=56369  C=6540428):  CPU halted after 175272 cycles
src/trace_read.cc:1447: (I=56369  C=6540428):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6543574):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6543574):  DMA halted after 3147 cycles
src/trace_read.cc:1447: (I=56369  C=6761568):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=6762036):  ACC 3 halted after 218462 cycles
src/trace_read.cc:1447: (I=56369  C=6762037):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6765365):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6765365):  DMA halted after 3329 cycles
src/trace_read.cc:1447: (I=56369  C=6923695):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=6924040):  ACC 3 halted after 158676 cycles
src/trace_read.cc:1447: (I=56369  C=6924041):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=6926999):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=6926999):  DMA halted after 2959 cycles
src/trace_read.cc:1447: (I=56369  C=7086400):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7086957):  ACC 3 halted after 159959 cycles
src/trace_read.cc:1447: (I=56369  C=7086958):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7089905):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7089905):  DMA halted after 2948 cycles
src/trace_read.cc:1447: (I=56369  C=7249045):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7249512):  ACC 3 halted after 159608 cycles
src/trace_read.cc:1447: (I=56369  C=7249513):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7252403):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7252403):  DMA halted after 2891 cycles
src/trace_read.cc:1447: (I=56369  C=7414122):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7414446):  ACC 3 halted after 162044 cycles
src/trace_read.cc:1447: (I=56369  C=7414447):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7417403):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7417403):  DMA halted after 2957 cycles
src/trace_read.cc:1447: (I=56369  C=7577035):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7577415):  ACC 3 halted after 160013 cycles
src/trace_read.cc:1447: (I=56369  C=7577416):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7580374):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7580374):  DMA halted after 2959 cycles
src/trace_read.cc:1447: (I=56369  C=7739661):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=56369  C=7740213):  ACC 3 halted after 159840 cycles
src/trace_read.cc:1447: (I=56369  C=7740214):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7742038):  DMA Done Activating 3
src/core.cc:425: (I=56369  C=7742038):  DMA halted after 1825 cycles
src/trace_read.cc:1435: (I=56369  C=7803942):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=56369  C=7804285):  ACC 3 halted after 62248 cycles
src/trace_read.cc:1447: (I=56369  C=7804286):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56369  C=7804715):  DMA Done Activating 0
src/core.cc:425: (I=56369  C=7804715):  DMA halted after 430 cycles
src/trace_read.cc:1435: (I=56372  C=7804721):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=56395  C=7804884):  CPU halted after 169 cycles
src/trace_read.cc:1447: (I=56395  C=7804884):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=7809679):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=7809679):  DMA halted after 4796 cycles
src/trace_read.cc:1447: (I=56395  C=8139324):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8139973):  ACC 2 halted after 330295 cycles
src/trace_read.cc:1447: (I=56395  C=8139974):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8144601):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8144601):  DMA halted after 4628 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:8187223     seconds:820   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (1.22 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:8187223     seconds:820   -- 0.12 IPC (0.12 IPC) -- 0.00 KIPS (1.22 KIPS)
src/trace_read.cc:1447: (I=56395  C=8492787):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8493576):  ACC 2 halted after 348976 cycles
src/trace_read.cc:1447: (I=56395  C=8493577):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8498139):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8498139):  DMA halted after 4563 cycles
src/trace_read.cc:1447: (I=56395  C=8848976):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=8849567):  ACC 2 halted after 351429 cycles
src/trace_read.cc:1447: (I=56395  C=8849568):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=8854216):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=8854216):  DMA halted after 4649 cycles
src/trace_read.cc:1447: (I=56395  C=9200727):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9201518):  ACC 2 halted after 347303 cycles
src/trace_read.cc:1447: (I=56395  C=9201519):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9206113):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9206113):  DMA halted after 4595 cycles
src/trace_read.cc:1447: (I=56395  C=9552756):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9553342):  ACC 2 halted after 347230 cycles
src/trace_read.cc:1447: (I=56395  C=9553343):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9557967):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9557967):  DMA halted after 4625 cycles
src/trace_read.cc:1447: (I=56395  C=9904159):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=9904979):  ACC 2 halted after 347013 cycles
src/trace_read.cc:1447: (I=56395  C=9904980):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=9909603):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=9909603):  DMA halted after 4624 cycles
src/trace_read.cc:1447: (I=56395  C=10258183):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=56395  C=10258702):  ACC 2 halted after 349100 cycles
src/trace_read.cc:1447: (I=56395  C=10258703):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=10261021):  DMA Done Activating 2
src/core.cc:425: (I=56395  C=10261021):  DMA halted after 2319 cycles
src/trace_read.cc:1435: (I=56395  C=10416769):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=56395  C=10417262):  ACC 2 halted after 156242 cycles
src/trace_read.cc:1447: (I=56395  C=10417263):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=56395  C=10417353):  DMA Done Activating 0
src/core.cc:425: (I=56395  C=10417353):  DMA halted after 91 cycles
src/trace_read.cc:1435: (I=112750  C=10592325):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=112750  C=10592325):  CPU halted after 174972 cycles
src/trace_read.cc:1447: (I=112750  C=10592325):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=10595426):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=10595426):  DMA halted after 3102 cycles
src/trace_read.cc:1447: (I=112750  C=11092085):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=11093688):  ACC 3 halted after 498263 cycles
src/trace_read.cc:1447: (I=112750  C=11093689):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=11097059):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=11097059):  DMA halted after 3371 cycles
src/trace_read.cc:1447: (I=112750  C=11653312):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=11654985):  ACC 3 halted after 557927 cycles
src/trace_read.cc:1447: (I=112750  C=11654986):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=11658408):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=11658408):  DMA halted after 3423 cycles
src/trace_read.cc:1447: (I=112750  C=12222167):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=12223726):  ACC 3 halted after 565319 cycles
src/trace_read.cc:1447: (I=112750  C=12223727):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=12227243):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=12227243):  DMA halted after 3517 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:12226236    seconds:1225  -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (0.82 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:12226236    seconds:1225  -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (0.82 KIPS)
src/trace_read.cc:1447: (I=112750  C=12783165):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=12784968):  ACC 3 halted after 557726 cycles
src/trace_read.cc:1447: (I=112750  C=12784969):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=12788413):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=12788413):  DMA halted after 3445 cycles
src/trace_read.cc:1447: (I=112750  C=13348706):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=13350412):  ACC 3 halted after 562000 cycles
src/trace_read.cc:1447: (I=112750  C=13350413):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=13353825):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=13353825):  DMA halted after 3413 cycles
src/trace_read.cc:1447: (I=112750  C=13914938):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=13916813):  ACC 3 halted after 562989 cycles
src/trace_read.cc:1447: (I=112750  C=13916814):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=13920280):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=13920280):  DMA halted after 3467 cycles
src/trace_read.cc:1447: (I=112750  C=14483503):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=112750  C=14484921):  ACC 3 halted after 564642 cycles
src/trace_read.cc:1447: (I=112750  C=14484922):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=14487382):  DMA Done Activating 3
src/core.cc:425: (I=112750  C=14487382):  DMA halted after 2461 cycles
src/trace_read.cc:1435: (I=112750  C=14704000):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=112750  C=14705612):  ACC 3 halted after 218231 cycles
src/trace_read.cc:1447: (I=112750  C=14705613):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112750  C=14706074):  DMA Done Activating 0
src/core.cc:425: (I=112750  C=14706074):  DMA halted after 462 cycles
src/trace_read.cc:1435: (I=112753  C=14706080):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=112775  C=14706372):  CPU halted after 298 cycles
src/trace_read.cc:1447: (I=112775  C=14706372):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=14711795):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=14711795):  DMA halted after 5424 cycles
src/trace_read.cc:1447: (I=112775  C=15040537):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15041442):  ACC 2 halted after 329648 cycles
src/trace_read.cc:1447: (I=112775  C=15041443):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15046091):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15046091):  DMA halted after 4649 cycles
src/trace_read.cc:1447: (I=112775  C=15397563):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15398266):  ACC 2 halted after 352176 cycles
src/trace_read.cc:1447: (I=112775  C=15398267):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15402926):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15402926):  DMA halted after 4660 cycles
src/trace_read.cc:1447: (I=112775  C=15754106):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=15754692):  ACC 2 halted after 351767 cycles
src/trace_read.cc:1447: (I=112775  C=15754693):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=15759314):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=15759314):  DMA halted after 4622 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:15476882    seconds:1549  -- 0.14 IPC (0.13 IPC) -- 1.37 KIPS (1.29 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:15476882    seconds:1549  -- 0.14 IPC (0.13 IPC) -- 1.37 KIPS (1.29 KIPS)
src/trace_read.cc:1447: (I=112775  C=16110075):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16110834):  ACC 2 halted after 351521 cycles
src/trace_read.cc:1447: (I=112775  C=16110835):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16115486):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16115486):  DMA halted after 4652 cycles
src/trace_read.cc:1447: (I=112775  C=16464279):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16464866):  ACC 2 halted after 349381 cycles
src/trace_read.cc:1447: (I=112775  C=16464867):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16469520):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16469520):  DMA halted after 4654 cycles
src/trace_read.cc:1447: (I=112775  C=16813380):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=16814258):  ACC 2 halted after 344739 cycles
src/trace_read.cc:1447: (I=112775  C=16814259):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=16818886):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=16818886):  DMA halted after 4628 cycles
src/trace_read.cc:1447: (I=112775  C=17168051):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=112775  C=17168753):  ACC 2 halted after 349868 cycles
src/trace_read.cc:1447: (I=112775  C=17168754):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=17171137):  DMA Done Activating 2
src/core.cc:425: (I=112775  C=17171137):  DMA halted after 2384 cycles
src/trace_read.cc:1435: (I=112775  C=17326570):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=112775  C=17327164):  ACC 2 halted after 156028 cycles
src/trace_read.cc:1447: (I=112775  C=17327165):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=112775  C=17327344):  DMA Done Activating 0
src/core.cc:425: (I=112775  C=17327344):  DMA halted after 180 cycles
src/trace_read.cc:1435: (I=169128  C=17502316):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=169128  C=17502316):  CPU halted after 174972 cycles
src/trace_read.cc:1447: (I=169128  C=17502316):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=17504698):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=17504698):  DMA halted after 2383 cycles
src/trace_read.cc:1447: (I=169128  C=18016436):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=18017846):  ACC 3 halted after 513149 cycles
src/trace_read.cc:1447: (I=169128  C=18017847):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=18021183):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=18021183):  DMA halted after 3337 cycles
src/trace_read.cc:1447: (I=169128  C=18582774):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=18584214):  ACC 3 halted after 563032 cycles
src/trace_read.cc:1447: (I=169128  C=18584215):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=18587574):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=18587574):  DMA halted after 3360 cycles
src/trace_read.cc:1447: (I=169128  C=19149307):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=19150830):  ACC 3 halted after 563257 cycles
src/trace_read.cc:1447: (I=169128  C=19150831):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=19154328):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=19154328):  DMA halted after 3498 cycles
src/trace_read.cc:1447: (I=169128  C=19712446):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=19713903):  ACC 3 halted after 559576 cycles
src/trace_read.cc:1447: (I=169128  C=19713904):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=19717280):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=19717280):  DMA halted after 3377 cycles
src/trace_read.cc:1447: (I=169128  C=20279747):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=20281314):  ACC 3 halted after 564035 cycles
src/trace_read.cc:1447: (I=169128  C=20281315):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=20284706):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=20284706):  DMA halted after 3392 cycles
src/trace_read.cc:1447: (I=169128  C=20846468):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=20847958):  ACC 3 halted after 563253 cycles
src/trace_read.cc:1447: (I=169128  C=20847959):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=20851346):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=20851346):  DMA halted after 3388 cycles
src/trace_read.cc:1447: (I=169128  C=21413546):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=169128  C=21415066):  ACC 3 halted after 563721 cycles
src/trace_read.cc:1447: (I=169128  C=21415067):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=21417439):  DMA Done Activating 3
src/core.cc:425: (I=169128  C=21417439):  DMA halted after 2373 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:20959472    seconds:2113  -- 0.11 IPC (0.10 IPC) -- 1.13 KIPS (0.95 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:20959472    seconds:2113  -- 0.11 IPC (0.10 IPC) -- 1.13 KIPS (0.95 KIPS)
src/trace_read.cc:1435: (I=169128  C=21620447):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=169128  C=21622010):  ACC 3 halted after 204572 cycles
src/trace_read.cc:1447: (I=169128  C=21622011):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169128  C=21622446):  DMA Done Activating 0
src/core.cc:425: (I=169128  C=21622446):  DMA halted after 436 cycles
src/trace_read.cc:1435: (I=169130  C=21622452):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=169152  C=21622836):  CPU halted after 390 cycles
src/trace_read.cc:1447: (I=169152  C=21622836):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=21628298):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=21628298):  DMA halted after 5463 cycles
src/trace_read.cc:1447: (I=169152  C=21952441):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=21953060):  ACC 2 halted after 324763 cycles
src/trace_read.cc:1447: (I=169152  C=21953061):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=21957715):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=21957715):  DMA halted after 4655 cycles
src/trace_read.cc:1447: (I=169152  C=22295991):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22296627):  ACC 2 halted after 338913 cycles
src/trace_read.cc:1447: (I=169152  C=22296628):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22301283):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22301283):  DMA halted after 4656 cycles
src/trace_read.cc:1447: (I=169152  C=22644803):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22645569):  ACC 2 halted after 344287 cycles
src/trace_read.cc:1447: (I=169152  C=22645570):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=22650188):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=22650188):  DMA halted after 4619 cycles
src/trace_read.cc:1447: (I=169152  C=22995600):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=22996152):  ACC 2 halted after 345965 cycles
src/trace_read.cc:1447: (I=169152  C=22996153):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23000810):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23000810):  DMA halted after 4658 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:22758737    seconds:2279  -- 0.14 IPC (0.13 IPC) -- 1.37 KIPS (1.32 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:22758737    seconds:2279  -- 0.14 IPC (0.13 IPC) -- 1.37 KIPS (1.32 KIPS)
src/trace_read.cc:1447: (I=169152  C=23341172):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23341701):  ACC 2 halted after 340892 cycles
src/trace_read.cc:1447: (I=169152  C=23341702):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23346358):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23346358):  DMA halted after 4657 cycles
src/trace_read.cc:1447: (I=169152  C=23691361):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=23692126):  ACC 2 halted after 345769 cycles
src/trace_read.cc:1447: (I=169152  C=23692127):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=23696768):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=23696768):  DMA halted after 4642 cycles
src/trace_read.cc:1447: (I=169152  C=24031616):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=169152  C=24032431):  ACC 2 halted after 335664 cycles
src/trace_read.cc:1447: (I=169152  C=24032432):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=24035370):  DMA Done Activating 2
src/core.cc:425: (I=169152  C=24035370):  DMA halted after 2939 cycles
src/trace_read.cc:1435: (I=169152  C=24232616):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=169152  C=24233167):  ACC 2 halted after 197798 cycles
src/trace_read.cc:1447: (I=169152  C=24233168):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=169152  C=24233360):  DMA Done Activating 0
src/core.cc:425: (I=169152  C=24233360):  DMA halted after 193 cycles
src/trace_read.cc:1435: (I=225505  C=24408332):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=225505  C=24408332):  CPU halted after 174972 cycles
src/trace_read.cc:1447: (I=225505  C=24408332):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=24410702):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=24410702):  DMA halted after 2371 cycles
src/trace_read.cc:1447: (I=225505  C=24918911):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=24920774):  ACC 3 halted after 510073 cycles
src/trace_read.cc:1447: (I=225505  C=24920775):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=24924202):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=24924202):  DMA halted after 3428 cycles
src/trace_read.cc:1447: (I=225505  C=25480457):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=25481962):  ACC 3 halted after 557761 cycles
src/trace_read.cc:1447: (I=225505  C=25481963):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=25485450):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=25485450):  DMA halted after 3488 cycles
src/trace_read.cc:1447: (I=225505  C=26042003):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=26043418):  ACC 3 halted after 557969 cycles
src/trace_read.cc:1447: (I=225505  C=26043419):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=26046928):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=26046928):  DMA halted after 3510 cycles
src/trace_read.cc:1447: (I=225505  C=26603719):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=26605613):  ACC 3 halted after 558686 cycles
src/trace_read.cc:1447: (I=225505  C=26605614):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=26609150):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=26609150):  DMA halted after 3537 cycles
src/trace_read.cc:1447: (I=225505  C=27163987):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=27165850):  ACC 3 halted after 556701 cycles
src/trace_read.cc:1447: (I=225505  C=27165851):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=27169386):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=27169386):  DMA halted after 3536 cycles
src/trace_read.cc:1447: (I=225505  C=27727687):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=27729134):  ACC 3 halted after 559749 cycles
src/trace_read.cc:1447: (I=225505  C=27729135):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=27732625):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=27732625):  DMA halted after 3491 cycles
src/trace_read.cc:1447: (I=225505  C=28289162):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=225505  C=28290622):  ACC 3 halted after 557998 cycles
src/trace_read.cc:1447: (I=225505  C=28290623):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=225505  C=28293111):  DMA Done Activating 3
src/core.cc:425: (I=225505  C=28293111):  DMA halted after 2489 cycles
src/trace_read.cc:1435: (I=225505  C=28527114):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=225505  C=28528336):  ACC 3 halted after 235226 cycles
src/trace_read.cc:1447: (I=225505  C=28528337):  Core 1 got acc_window_delim marker
**Core 1 Thread 0 Finished:   insts:7723        cycles:27827788    seconds:2809  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz) 
src/core.cc:421: (I=225505  C=28528827):  DMA Done Activating 0
src/core.cc:425: (I=225505  C=28528827):  DMA halted after 491 cycles
**Core 1 Core_Total  Finished:   insts:7723        cycles:27827788    seconds:2809  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz)
**Core 0 Thread 0 Finished:   insts:225516      cycles:28528980    seconds:2809  -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.08 KHz) 
**Core 0 Core_Total  Finished:   insts:225516      cycles:28528980    seconds:2809  -- 0.01 IPC (0.01 IPC) --  N/A  KHz (0.08 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=225516  C=28528981):  finalize simulation
src/macsim.cc:502: (I=225516  C=28528981):  elapsed time:2818.0 seconds
