
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_12_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.02                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.33   -0.17 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net326 (net)
                  0.05    0.00   -0.17 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.19    0.55    0.38 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net324 (net)
                  0.19    0.00    0.38 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.18    0.64    1.02 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02                           net327 (net)
                  0.18    0.00    1.02 ^ input72/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.13    1.15 ^ input72/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           net72 (net)
                  0.05    0.00    1.16 ^ hold5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.25    0.22    1.38 ^ hold5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net328 (net)
                  0.25    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.55    0.40    1.78 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   142    0.49                           net325 (net)
                  0.55    0.02    1.80 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_12_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.80   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.26    0.62 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.13                           clknet_3_2__leaf_prog_clk (net)
                  0.15    0.01    0.63 ^ clkbuf_leaf_43_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.82 ^ clkbuf_leaf_43_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.04                           clknet_leaf_43_prog_clk (net)
                  0.06    0.00    0.82 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_12_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.92   clock uncertainty
                          0.00    0.92   clock reconvergence pessimism
                          0.46    1.38   library removal time
                                  1.38   data required time
-----------------------------------------------------------------------------
                                  1.38   data required time
                                 -1.80   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_16_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.02                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.33   -0.17 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net326 (net)
                  0.05    0.00   -0.17 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.19    0.55    0.38 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net324 (net)
                  0.19    0.00    0.38 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.18    0.64    1.02 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02                           net327 (net)
                  0.18    0.00    1.02 ^ input72/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.13    1.15 ^ input72/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           net72 (net)
                  0.05    0.00    1.16 ^ hold5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.25    0.22    1.38 ^ hold5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net328 (net)
                  0.25    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.55    0.40    1.78 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   142    0.49                           net325 (net)
                  0.55    0.04    1.82 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_16_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.82   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.26    0.62 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.13                           clknet_3_2__leaf_prog_clk (net)
                  0.15    0.01    0.63 ^ clkbuf_leaf_45_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.81 ^ clkbuf_leaf_45_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_45_prog_clk (net)
                  0.05    0.00    0.81 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_16_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.91   clock uncertainty
                          0.00    0.91   clock reconvergence pessimism
                          0.46    1.37   library removal time
                                  1.37   data required time
-----------------------------------------------------------------------------
                                  1.37   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_14_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.02                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.33   -0.17 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net326 (net)
                  0.05    0.00   -0.17 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.19    0.55    0.38 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net324 (net)
                  0.19    0.00    0.38 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.18    0.64    1.02 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02                           net327 (net)
                  0.18    0.00    1.02 ^ input72/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.13    1.15 ^ input72/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           net72 (net)
                  0.05    0.00    1.16 ^ hold5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.25    0.22    1.38 ^ hold5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net328 (net)
                  0.25    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.55    0.40    1.78 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   142    0.49                           net325 (net)
                  0.55    0.03    1.81 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_14_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.81   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.26    0.62 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.13                           clknet_3_2__leaf_prog_clk (net)
                  0.15    0.01    0.63 ^ clkbuf_leaf_44_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.80 ^ clkbuf_leaf_44_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_44_prog_clk (net)
                  0.04    0.00    0.80 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_14_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.90   clock uncertainty
                          0.00    0.90   clock reconvergence pessimism
                          0.46    1.36   library removal time
                                  1.36   data required time
-----------------------------------------------------------------------------
                                  1.36   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_13_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.02                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.33   -0.17 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net326 (net)
                  0.05    0.00   -0.17 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.19    0.55    0.38 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net324 (net)
                  0.19    0.00    0.38 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.18    0.64    1.02 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02                           net327 (net)
                  0.18    0.00    1.02 ^ input72/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.13    1.15 ^ input72/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           net72 (net)
                  0.05    0.00    1.16 ^ hold5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.25    0.22    1.38 ^ hold5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net328 (net)
                  0.25    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.55    0.40    1.78 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   142    0.49                           net325 (net)
                  0.55    0.03    1.81 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_13_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.81   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.26    0.62 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.13                           clknet_3_2__leaf_prog_clk (net)
                  0.15    0.01    0.63 ^ clkbuf_leaf_44_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    0.80 ^ clkbuf_leaf_44_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.02                           clknet_leaf_44_prog_clk (net)
                  0.04    0.00    0.80 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_13_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.90   clock uncertainty
                          0.00    0.90   clock reconvergence pessimism
                          0.46    1.36   library removal time
                                  1.36   data required time
-----------------------------------------------------------------------------
                                  1.36   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_15_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.02                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.33   -0.17 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net326 (net)
                  0.05    0.00   -0.17 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.19    0.55    0.38 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net324 (net)
                  0.19    0.00    0.38 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.18    0.64    1.02 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.02                           net327 (net)
                  0.18    0.00    1.02 ^ input72/A (sky130_fd_sc_hd__buf_6)
                  0.05    0.13    1.15 ^ input72/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           net72 (net)
                  0.05    0.00    1.16 ^ hold5/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.25    0.22    1.38 ^ hold5/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02                           net328 (net)
                  0.25    0.00    1.38 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.55    0.40    1.78 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   142    0.49                           net325 (net)
                  0.55    0.04    1.82 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.82   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.26    0.62 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.13                           clknet_3_2__leaf_prog_clk (net)
                  0.15    0.01    0.63 ^ clkbuf_leaf_45_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.81 ^ clkbuf_leaf_45_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_45_prog_clk (net)
                  0.05    0.00    0.81 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.91   clock uncertainty
                          0.00    0.91   clock reconvergence pessimism
                          0.46    1.37   library removal time
                                  1.37   data required time
-----------------------------------------------------------------------------
                                  1.37   data required time
                                 -1.82   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold19/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.62    0.12 v hold19/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net342 (net)
                  0.13    0.00    0.12 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    0.27 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.27 v hold20/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.43 v hold20/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net343 (net)
                  0.10    0.00    0.43 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_2)
                                  0.43   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.43 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_1_0__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_2)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.23    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold19/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.62    0.12 v hold19/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net342 (net)
                  0.13    0.00    0.12 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    0.27 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.27 v hold20/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.43 v hold20/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net343 (net)
                  0.11    0.02    0.45 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.45   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.06                           clknet_1_1__leaf_clk0 (net)
                  0.08    0.00    0.44 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.54   clock uncertainty
                          0.00    0.54   clock reconvergence pessimism
                         -0.24    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold19/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.62    0.12 v hold19/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net342 (net)
                  0.13    0.00    0.12 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    0.27 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.27 v hold20/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.43 v hold20/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net343 (net)
                  0.10    0.00    0.43 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.43   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.16    0.43 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.05                           clknet_1_0__leaf_clk0 (net)
                  0.07    0.00    0.43 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.24    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold19/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.62    0.12 v hold19/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net342 (net)
                  0.13    0.00    0.12 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    0.27 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.27 v hold20/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.43 v hold20/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net343 (net)
                  0.11    0.02    0.45 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.45   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.06                           clknet_1_1__leaf_clk0 (net)
                  0.08    0.00    0.44 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.54   clock uncertainty
                          0.00    0.54   clock reconvergence pessimism
                         -0.24    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold19/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.62    0.12 v hold19/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net342 (net)
                  0.13    0.00    0.12 v input75/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.15    0.27 v input75/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net75 (net)
                  0.03    0.00    0.27 v hold20/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.43 v hold20/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net343 (net)
                  0.11    0.02    0.45 v grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.45   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.27    0.27 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.03                           clknet_0_clk0 (net)
                  0.06    0.00    0.27 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.44 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.06                           clknet_1_1__leaf_clk0 (net)
                  0.08    0.00    0.44 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.54   clock uncertainty
                          0.00    0.54   clock reconvergence pessimism
                         -0.24    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: ccff_head_0_0 (input port clocked by clk0)
Endpoint: cby_8__8_.cby_8__8_.mem_left_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ ccff_head_0_0 (in)
     2    0.01                           ccff_head_0_0 (net)
                  0.50    0.00   -0.50 ^ hold58/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.33   -0.17 ^ hold58/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net381 (net)
                  0.05    0.00   -0.17 ^ hold6/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.25    0.07 ^ hold6/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net329 (net)
                  0.06    0.00    0.07 ^ hold59/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.32 ^ hold59/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net382 (net)
                  0.05    0.00    0.32 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.09    0.41 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net1 (net)
                  0.07    0.00    0.41 ^ hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.65 ^ hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net330 (net)
                  0.05    0.00    0.65 ^ cby_8__8_.cby_8__8_.mem_left_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.65   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.14    0.26    0.63 ^ clkbuf_3_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    18    0.13                           clknet_3_0__leaf_prog_clk (net)
                  0.14    0.00    0.63 ^ clkbuf_leaf_60_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.81 ^ clkbuf_leaf_60_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.04                           clknet_leaf_60_prog_clk (net)
                  0.06    0.00    0.81 ^ cby_8__8_.cby_8__8_.mem_left_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.10    0.91   clock uncertainty
                          0.00    0.91   clock reconvergence pessimism
                         -0.03    0.88   library hold time
                                  0.88   data required time
-----------------------------------------------------------------------------
                                  0.88   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)


Startpoint: sb_8__8_.mem_left_track_27.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_8__8_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.33 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.22    0.55 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_1__leaf_prog_clk (net)
                  0.12    0.00    0.55 ^ clkbuf_leaf_5_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.71 ^ clkbuf_leaf_5_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_5_prog_clk (net)
                  0.05    0.00    0.71 ^ sb_8__8_.mem_left_track_27.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.33    1.03 ^ sb_8__8_.mem_left_track_27.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sb_8__8_.mem_left_track_27.ccff_tail (net)
                  0.08    0.00    1.03 ^ sb_8__8_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.03   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_1__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.25    0.61 ^ clkbuf_3_1__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_1__leaf_prog_clk (net)
                  0.12    0.00    0.61 ^ clkbuf_leaf_6_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.80 ^ clkbuf_leaf_6_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.05                           clknet_leaf_6_prog_clk (net)
                  0.07    0.00    0.80 ^ sb_8__8_.mem_left_track_29.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.90   clock uncertainty
                         -0.06    0.84   clock reconvergence pessimism
                         -0.04    0.80   library hold time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_6_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_7_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.33 ^ clkbuf_3_3__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.22    0.55 ^ clkbuf_3_3__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_3__leaf_prog_clk (net)
                  0.13    0.01    0.56 ^ clkbuf_leaf_38_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.16    0.72 ^ clkbuf_leaf_38_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_38_prog_clk (net)
                  0.05    0.00    0.72 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.32    1.04 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_6_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_0_.frac_lut4_mux_0_.in[6] (net)
                  0.07    0.00    1.04 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_7_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.04   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_3__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.25    0.61 ^ clkbuf_3_3__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_3__leaf_prog_clk (net)
                  0.13    0.01    0.62 ^ clkbuf_leaf_39_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.80 ^ clkbuf_leaf_39_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.04                           clknet_leaf_39_prog_clk (net)
                  0.06    0.00    0.80 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_5.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_7_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.90   clock uncertainty
                         -0.06    0.84   clock reconvergence pessimism
                         -0.04    0.81   library hold time
                                  0.81   data required time
-----------------------------------------------------------------------------
                                  0.81   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_3_6__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.21    0.54 ^ clkbuf_3_6__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.09                           clknet_3_6__leaf_prog_clk (net)
                  0.11    0.00    0.54 ^ clkbuf_leaf_33_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.69 ^ clkbuf_leaf_33_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.03                           clknet_leaf_33_prog_clk (net)
                  0.05    0.00    0.69 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.32    1.00 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_0_.frac_lut4_mux_0_.in[1] (net)
                  0.06    0.00    1.00 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.00   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_6__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.23    0.59 ^ clkbuf_3_6__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.09                           clknet_3_6__leaf_prog_clk (net)
                  0.11    0.00    0.60 ^ clkbuf_leaf_32_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.76 ^ clkbuf_leaf_32_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_32_prog_clk (net)
                  0.05    0.00    0.76 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.86   clock uncertainty
                         -0.06    0.81   clock reconvergence pessimism
                         -0.04    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_9_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_10_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.00    0.33 ^ clkbuf_3_6__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.21    0.54 ^ clkbuf_3_6__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.09                           clknet_3_6__leaf_prog_clk (net)
                  0.11    0.00    0.54 ^ clkbuf_leaf_30_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.15    0.69 ^ clkbuf_leaf_30_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_30_prog_clk (net)
                  0.05    0.00    0.69 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_9_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.32    1.01 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_9_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_0_.frac_lut4_mux_0_.in[9] (net)
                  0.07    0.00    1.01 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_10_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.01   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.50    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.17    0.36    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.17    0.01    0.36 ^ clkbuf_3_6__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.23    0.59 ^ clkbuf_3_6__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.09                           clknet_3_6__leaf_prog_clk (net)
                  0.11    0.00    0.60 ^ clkbuf_leaf_31_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.17    0.76 ^ clkbuf_leaf_31_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_31_prog_clk (net)
                  0.05    0.00    0.77 ^ grid_clb_8__8_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_10_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.87   clock uncertainty
                         -0.06    0.81   clock reconvergence pessimism
                         -0.04    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


