project open /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Mult
# Loading project Mult
vsim work.testbench_mult_hd
# vsim work.testbench_mult_hd 
# Start time: 13:35:22 on Apr 28,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
add wave -position end  sim:/testbench_mult_hd/clk
add wave -position end  sim:/testbench_mult_hd/asyn_reset
add wave -position end  sim:/testbench_mult_hd/x_value
add wave -position end  sim:/testbench_mult_hd/y_value
add wave -position end  sim:/testbench_mult_hd/p_value
add wave -position end  sim:/testbench_mult_hd/data_value_file_x
add wave -position end  sim:/testbench_mult_hd/data_value_file_y
add wave -position end  sim:/testbench_mult_hd/scan_file_x
add wave -position end  sim:/testbench_mult_hd/scan_file_y
add wave -position end  sim:/testbench_mult_hd/control
add wave -position end  sim:/testbench_mult_hd/cnt
run 10us
add wave -position end  sim:/testbench_mult_hd/clk
add wave -position end  sim:/testbench_mult_hd/asyn_reset
add wave -position end  sim:/testbench_mult_hd/x_value
add wave -position end  sim:/testbench_mult_hd/y_value
add wave -position end  sim:/testbench_mult_hd/p_value
add wave -position end  sim:/testbench_mult_hd/data_value_file_x
add wave -position end  sim:/testbench_mult_hd/data_value_file_y
add wave -position end  sim:/testbench_mult_hd/scan_file_x
add wave -position end  sim:/testbench_mult_hd/scan_file_y
add wave -position end  sim:/testbench_mult_hd/control
add wave -position end  sim:/testbench_mult_hd/cnt
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/UPPER_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/p_value
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/x_value_delay
add wave -position end  sim:/testbench_mult_hd/mult/y_value_delay
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/wr_addr
add wave -position end  sim:/testbench_mult_hd/mult/rd_addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/compare_frac
add wave -position end  sim:/testbench_mult_hd/mult/compare_int
add wave -position end  sim:/testbench_mult_hd/mult/add_enable
add wave -position end  sim:/testbench_mult_hd/mult/res_enable
add wave -position end  sim:/testbench_mult_hd/mult/shift_in
restart
run 10us
vsim work.testbench_mult_hd
# End time: 13:48:49 on Apr 28,2016, Elapsed time: 0:13:27
# Errors: 0, Warnings: 0
# vsim work.testbench_mult_hd 
# Start time: 13:48:49 on Apr 28,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/UPPER_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/p_value
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/x_value_delay
add wave -position end  sim:/testbench_mult_hd/mult/y_value_delay
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/wr_addr
add wave -position end  sim:/testbench_mult_hd/mult/rd_addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/compare_frac
add wave -position end  sim:/testbench_mult_hd/mult/compare_int
add wave -position end  sim:/testbench_mult_hd/mult/add_enable
add wave -position end  sim:/testbench_mult_hd/mult/res_enable
add wave -position end  sim:/testbench_mult_hd/mult/shift_in
run 10us
# Compile of computation_control_v2.v failed with 4 errors.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 1 errors.
# 14 compiles, 2 failed with 5 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 1 errors.
# 14 compiles, 1 failed with 1 error.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 3 errors.
# 14 compiles, 1 failed with 3 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 6 errors.
# 14 compiles, 1 failed with 6 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 4 errors.
# 14 compiles, 1 failed with 4 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 4 errors.
# 14 compiles, 1 failed with 4 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v failed with 2 errors.
# 14 compiles, 1 failed with 2 errors.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.testbench_mult_hd
# End time: 14:07:38 on Apr 28,2016, Elapsed time: 0:18:49
# Errors: 0, Warnings: 0
# vsim work.testbench_mult_hd 
# Start time: 14:07:38 on Apr 28,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
# ** Fatal: (vsim-3365) /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/Multiplier_v2.v(183): Too many port connections. Expected 9, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_mult_hd/mult/V_block_frac File: /home/aaron/verilog/Online_ver_two/mult_hd/mul_ver_two/V_frac_bits_v2.v
# FATAL ERROR while loading design
# Error loading design
# End time: 14:07:39 on Apr 28,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
vsim work.testbench_mult_hd
# vsim work.testbench_mult_hd 
# Start time: 14:11:52 on Apr 28,2016
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
add wave -position end  sim:/testbench_mult_hd/mult/unrolling
add wave -position end  sim:/testbench_mult_hd/mult/ADDR_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/UPPER_WIDTH
add wave -position end  sim:/testbench_mult_hd/mult/x_value
add wave -position end  sim:/testbench_mult_hd/mult/y_value
add wave -position end  sim:/testbench_mult_hd/mult/clk
add wave -position end  sim:/testbench_mult_hd/mult/asyn_reset
add wave -position end  sim:/testbench_mult_hd/mult/enable_all
add wave -position end  sim:/testbench_mult_hd/mult/p_value
add wave -position end  sim:/testbench_mult_hd/mult/x_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/y_value_comp
add wave -position end  sim:/testbench_mult_hd/mult/x_value_delay
add wave -position end  sim:/testbench_mult_hd/mult/y_value_delay
add wave -position end  sim:/testbench_mult_hd/mult/counter
add wave -position end  sim:/testbench_mult_hd/mult/shift_cnt
add wave -position end  sim:/testbench_mult_hd/mult/wr_addr
add wave -position end  sim:/testbench_mult_hd/mult/rd_addr
add wave -position end  sim:/testbench_mult_hd/mult/enable
add wave -position end  sim:/testbench_mult_hd/mult/refresh
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_vec_sel
add wave -position end  sim:/testbench_mult_hd/mult/w_plus
add wave -position end  sim:/testbench_mult_hd/mult/w_minus
add wave -position end  sim:/testbench_mult_hd/mult/v_plus
add wave -position end  sim:/testbench_mult_hd/mult/v_minus
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_frac
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_frac
add wave -position end  sim:/testbench_mult_hd/mult/cin_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cin_two_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_one_int
add wave -position end  sim:/testbench_mult_hd/mult/cout_two_int
add wave -position end  sim:/testbench_mult_hd/mult/x_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/x_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/y_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/w_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_plus_int
add wave -position end  sim:/testbench_mult_hd/mult/v_minus_int
add wave -position end  sim:/testbench_mult_hd/mult/compare_frac
add wave -position end  sim:/testbench_mult_hd/mult/compare_int
add wave -position end  sim:/testbench_mult_hd/mult/add_enable
add wave -position end  sim:/testbench_mult_hd/mult/res_enable
add wave -position end  sim:/testbench_mult_hd/mult/shift_in
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
restart
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
add wave -position 39 -autoscale 1 -format Literal -height 19 -autoscale 1 -format Literal -height 19
# Missing signal name or pattern.
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
# Compile of computation_control_v2.v was successful.
# Compile of Multiplier_v2.v was successful.
# Compile of generate_CA_reg_ver_two.v was successful.
# Compile of testbench_mul_v2.v was successful.
# Compile of single_clk_ram_64bits.v was successful.
# Compile of SDVM_v2.v was successful.
# Compile of D_ff_arb_delay.v was successful.
# Compile of four_bits_adder.v was successful.
# Compile of four_bits_parallel_adder.v was successful.
# Compile of full_adder.v was successful.
# Compile of on_line_adder_block.v was successful.
# Compile of V_upper_bits_v2.v was successful.
# Compile of add_control.v was successful.
# Compile of V_frac_bits_v2.v was successful.
# 14 compiles, 0 failed with no errors.
restart
# Loading work.testbench_mult_hd
# Loading work.Multiplier_v2
# Loading work.computation_control_v2
# Loading work.generate_CA_reg_v2
# Loading work.single_clk_ram_64bits
# Loading work.D_FF
# Loading work.SDVM_v2
# Loading work.four_bits_parallel_adder
# Loading work.four_bits_adder
# Loading work.add_control
# Loading work.V_upper_bits_v2
# Loading work.V_frac_bits_v2
# Loading work.on_line_adder_block
# Loading work.full_adder
run 10us
