Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Sat Oct 14 20:40:31 2017
| Host             : F9316 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file PS_PL_wrapper_power_routed.rpt -pb PS_PL_wrapper_power_summary_routed.pb -rpx PS_PL_wrapper_power_routed.rpx
| Design           : PS_PL_wrapper
| Device           : xc7z010clg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.944 |
| Dynamic (W)              | 0.824 |
| Device Static (W)        | 0.120 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 74.1  |
| Junction Temperature (C) | 35.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        6 |       --- |             --- |
| Slice Logic              |     0.010 |    14676 |       --- |             --- |
|   LUT as Logic           |     0.008 |     3984 |     17600 |           22.64 |
|   CARRY4                 |    <0.001 |      503 |      4400 |           11.43 |
|   LUT as Distributed RAM |    <0.001 |     2212 |      6000 |           36.87 |
|   Register               |    <0.001 |     5187 |     35200 |           14.74 |
|   F7/F8 Muxes            |    <0.001 |      417 |     17600 |            2.37 |
|   LUT as Shift Register  |    <0.001 |      138 |      6000 |            2.30 |
|   Others                 |     0.000 |     1369 |       --- |             --- |
| Signals                  |     0.017 |     9915 |       --- |             --- |
| Block RAM                |     0.010 |       36 |        60 |           60.00 |
| MMCM                     |     0.129 |        1 |         2 |           50.00 |
| DSPs                     |     0.001 |        4 |        80 |            5.00 |
| I/O                      |     0.011 |       47 |        54 |           87.04 |
| PS7                      |     0.637 |        1 |       --- |             --- |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     0.944 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.054 |       0.047 |      0.006 |
| Vccaux    |       1.800 |     0.083 |       0.072 |      0.011 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.627 |       0.605 |      0.023 |
| Vccpaux   |       1.800 |     0.011 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+----------------------------------------------------------+-----------------+
| Clock                      | Domain                                                   | Constraint (ns) |
+----------------------------+----------------------------------------------------------+-----------------+
| clk_fpga_0                 | PS_PL_i/processing_system7_0/inst/FCLK_CLK0              |            20.0 |
| clk_fpga_0                 | PS_PL_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_out1_PS_PL_clk_wiz_0_1 | PS_PL_i/clk_wiz_0/inst/clk_out1_PS_PL_clk_wiz_0_1        |            20.3 |
| clkfbout_PS_PL_clk_wiz_0_1 | PS_PL_i/clk_wiz_0/inst/clkfbout_PS_PL_clk_wiz_0_1        |            20.0 |
+----------------------------+----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------+-----------+
| Name                                                                         | Power (W) |
+------------------------------------------------------------------------------+-----------+
| PS_PL_wrapper                                                                |     0.824 |
|   PS_PL_i                                                                    |     0.813 |
|     DSPPico_instructions                                                     |     0.001 |
|       U0                                                                     |     0.001 |
|         inst_blk_mem_gen                                                     |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                               |     0.001 |
|             valid.cstr                                                       |     0.001 |
|               ramloop[0].ram.r                                               |     0.001 |
|                 prim_init.ram                                                |     0.001 |
|     KPPico_instructions                                                      |     0.001 |
|       U0                                                                     |     0.001 |
|         inst_blk_mem_gen                                                     |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                               |     0.001 |
|             valid.cstr                                                       |     0.001 |
|               ramloop[0].ram.r                                               |     0.001 |
|                 prim_init.ram                                                |     0.001 |
|     LCDctrl                                                                  |     0.000 |
|     LCDctrl1                                                                 |     0.000 |
|     LCDdata                                                                  |     0.000 |
|     TDPico_instructions                                                      |     0.001 |
|       U0                                                                     |     0.001 |
|         inst_blk_mem_gen                                                     |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                               |     0.001 |
|             valid.cstr                                                       |     0.001 |
|               ramloop[0].ram.r                                               |     0.001 |
|                 prim_init.ram                                                |     0.001 |
|     UserPico_instructions                                                    |     0.001 |
|       U0                                                                     |     0.001 |
|         inst_blk_mem_gen                                                     |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                               |     0.001 |
|             valid.cstr                                                       |     0.001 |
|               ramloop[0].ram.r                                               |     0.001 |
|                 prim_init.ram                                                |     0.001 |
|     axi_fifo_mm_s_0                                                          |     0.008 |
|       U0                                                                     |     0.008 |
|         COMP_IPIC2AXI_S                                                      |     0.007 |
|           grxd.COMP_RX_FIFO                                                  |    <0.001 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                      |    <0.001 |
|               COMP_FIFO                                                      |    <0.001 |
|                 inst_fifo_gen                                                |    <0.001 |
|                   gaxis_fifo.gaxisf.axisf                                    |    <0.001 |
|                     grf.rf                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                         gr1.gdcf.dc                                          |    <0.001 |
|                           dc                                                 |    <0.001 |
|                         gr1.rfwft                                            |    <0.001 |
|                         grss.gpe.rdpe                                        |    <0.001 |
|                         grss.rsts                                            |    <0.001 |
|                           c1                                                 |    <0.001 |
|                           c2                                                 |    <0.001 |
|                         rpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                         gwss.gpf.wrpf                                        |    <0.001 |
|                         gwss.wsts                                            |    <0.001 |
|                           c0                                                 |    <0.001 |
|                           c1                                                 |    <0.001 |
|                         wpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                  |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                             |    <0.001 |
|                           inst_blk_mem_gen                                   |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen             |    <0.001 |
|                               valid.cstr                                     |    <0.001 |
|                                 has_mux_b.B                                  |    <0.001 |
|                                 ramloop[0].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[10].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[11].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[12].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[13].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[14].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[15].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[16].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[17].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[18].ram.r                            |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[3].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[4].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[5].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[6].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[7].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[8].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[9].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                       rstblk                                                 |    <0.001 |
|           grxd.COMP_rx_len_fifo                                              |     0.005 |
|             FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |     0.005 |
|               inst_fifo_gen                                                  |     0.005 |
|                 gconvfifo.rf                                                 |     0.005 |
|                   grf.rf                                                     |     0.005 |
|                     gntv_or_sync_fifo.gl0.rd                                 |     0.002 |
|                       gr1.gr1_int.rfwft                                      |    <0.001 |
|                       grss.rsts                                              |    <0.001 |
|                         c1                                                   |    <0.001 |
|                         c2                                                   |    <0.001 |
|                       rpntr                                                  |     0.002 |
|                     gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                       gwss.wsts                                              |    <0.001 |
|                         c0                                                   |    <0.001 |
|                         c1                                                   |    <0.001 |
|                       wpntr                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                    |     0.003 |
|                       gdm.dm_gen.dm                                          |     0.003 |
|                         RAM_reg_0_63_0_2                                     |    <0.001 |
|                         RAM_reg_0_63_12_14                                   |    <0.001 |
|                         RAM_reg_0_63_15_17                                   |    <0.001 |
|                         RAM_reg_0_63_18_20                                   |    <0.001 |
|                         RAM_reg_0_63_21_21                                   |    <0.001 |
|                         RAM_reg_0_63_3_5                                     |    <0.001 |
|                         RAM_reg_0_63_6_8                                     |    <0.001 |
|                         RAM_reg_0_63_9_11                                    |    <0.001 |
|                         RAM_reg_1024_1087_0_2                                |    <0.001 |
|                         RAM_reg_1024_1087_12_14                              |    <0.001 |
|                         RAM_reg_1024_1087_15_17                              |    <0.001 |
|                         RAM_reg_1024_1087_18_20                              |    <0.001 |
|                         RAM_reg_1024_1087_21_21                              |    <0.001 |
|                         RAM_reg_1024_1087_3_5                                |    <0.001 |
|                         RAM_reg_1024_1087_6_8                                |    <0.001 |
|                         RAM_reg_1024_1087_9_11                               |    <0.001 |
|                         RAM_reg_1088_1151_0_2                                |    <0.001 |
|                         RAM_reg_1088_1151_12_14                              |    <0.001 |
|                         RAM_reg_1088_1151_15_17                              |    <0.001 |
|                         RAM_reg_1088_1151_18_20                              |    <0.001 |
|                         RAM_reg_1088_1151_21_21                              |    <0.001 |
|                         RAM_reg_1088_1151_3_5                                |    <0.001 |
|                         RAM_reg_1088_1151_6_8                                |    <0.001 |
|                         RAM_reg_1088_1151_9_11                               |    <0.001 |
|                         RAM_reg_1152_1215_0_2                                |    <0.001 |
|                         RAM_reg_1152_1215_12_14                              |    <0.001 |
|                         RAM_reg_1152_1215_15_17                              |    <0.001 |
|                         RAM_reg_1152_1215_18_20                              |    <0.001 |
|                         RAM_reg_1152_1215_21_21                              |    <0.001 |
|                         RAM_reg_1152_1215_3_5                                |    <0.001 |
|                         RAM_reg_1152_1215_6_8                                |    <0.001 |
|                         RAM_reg_1152_1215_9_11                               |    <0.001 |
|                         RAM_reg_1216_1279_0_2                                |    <0.001 |
|                         RAM_reg_1216_1279_12_14                              |    <0.001 |
|                         RAM_reg_1216_1279_15_17                              |    <0.001 |
|                         RAM_reg_1216_1279_18_20                              |    <0.001 |
|                         RAM_reg_1216_1279_21_21                              |    <0.001 |
|                         RAM_reg_1216_1279_3_5                                |    <0.001 |
|                         RAM_reg_1216_1279_6_8                                |    <0.001 |
|                         RAM_reg_1216_1279_9_11                               |    <0.001 |
|                         RAM_reg_1280_1343_0_2                                |    <0.001 |
|                         RAM_reg_1280_1343_12_14                              |    <0.001 |
|                         RAM_reg_1280_1343_15_17                              |    <0.001 |
|                         RAM_reg_1280_1343_18_20                              |    <0.001 |
|                         RAM_reg_1280_1343_21_21                              |    <0.001 |
|                         RAM_reg_1280_1343_3_5                                |    <0.001 |
|                         RAM_reg_1280_1343_6_8                                |    <0.001 |
|                         RAM_reg_1280_1343_9_11                               |    <0.001 |
|                         RAM_reg_128_191_0_2                                  |    <0.001 |
|                         RAM_reg_128_191_12_14                                |    <0.001 |
|                         RAM_reg_128_191_15_17                                |    <0.001 |
|                         RAM_reg_128_191_18_20                                |    <0.001 |
|                         RAM_reg_128_191_21_21                                |    <0.001 |
|                         RAM_reg_128_191_3_5                                  |    <0.001 |
|                         RAM_reg_128_191_6_8                                  |    <0.001 |
|                         RAM_reg_128_191_9_11                                 |    <0.001 |
|                         RAM_reg_1344_1407_0_2                                |    <0.001 |
|                         RAM_reg_1344_1407_12_14                              |    <0.001 |
|                         RAM_reg_1344_1407_15_17                              |    <0.001 |
|                         RAM_reg_1344_1407_18_20                              |    <0.001 |
|                         RAM_reg_1344_1407_21_21                              |    <0.001 |
|                         RAM_reg_1344_1407_3_5                                |    <0.001 |
|                         RAM_reg_1344_1407_6_8                                |    <0.001 |
|                         RAM_reg_1344_1407_9_11                               |    <0.001 |
|                         RAM_reg_1408_1471_0_2                                |    <0.001 |
|                         RAM_reg_1408_1471_12_14                              |    <0.001 |
|                         RAM_reg_1408_1471_15_17                              |    <0.001 |
|                         RAM_reg_1408_1471_18_20                              |    <0.001 |
|                         RAM_reg_1408_1471_21_21                              |    <0.001 |
|                         RAM_reg_1408_1471_3_5                                |    <0.001 |
|                         RAM_reg_1408_1471_6_8                                |    <0.001 |
|                         RAM_reg_1408_1471_9_11                               |    <0.001 |
|                         RAM_reg_1472_1535_0_2                                |    <0.001 |
|                         RAM_reg_1472_1535_12_14                              |    <0.001 |
|                         RAM_reg_1472_1535_15_17                              |    <0.001 |
|                         RAM_reg_1472_1535_18_20                              |    <0.001 |
|                         RAM_reg_1472_1535_21_21                              |    <0.001 |
|                         RAM_reg_1472_1535_3_5                                |    <0.001 |
|                         RAM_reg_1472_1535_6_8                                |    <0.001 |
|                         RAM_reg_1472_1535_9_11                               |    <0.001 |
|                         RAM_reg_1536_1599_0_2                                |    <0.001 |
|                         RAM_reg_1536_1599_12_14                              |    <0.001 |
|                         RAM_reg_1536_1599_15_17                              |    <0.001 |
|                         RAM_reg_1536_1599_18_20                              |    <0.001 |
|                         RAM_reg_1536_1599_21_21                              |    <0.001 |
|                         RAM_reg_1536_1599_3_5                                |    <0.001 |
|                         RAM_reg_1536_1599_6_8                                |    <0.001 |
|                         RAM_reg_1536_1599_9_11                               |    <0.001 |
|                         RAM_reg_1600_1663_0_2                                |    <0.001 |
|                         RAM_reg_1600_1663_12_14                              |    <0.001 |
|                         RAM_reg_1600_1663_15_17                              |    <0.001 |
|                         RAM_reg_1600_1663_18_20                              |    <0.001 |
|                         RAM_reg_1600_1663_21_21                              |    <0.001 |
|                         RAM_reg_1600_1663_3_5                                |    <0.001 |
|                         RAM_reg_1600_1663_6_8                                |    <0.001 |
|                         RAM_reg_1600_1663_9_11                               |    <0.001 |
|                         RAM_reg_1664_1727_0_2                                |    <0.001 |
|                         RAM_reg_1664_1727_12_14                              |    <0.001 |
|                         RAM_reg_1664_1727_15_17                              |    <0.001 |
|                         RAM_reg_1664_1727_18_20                              |    <0.001 |
|                         RAM_reg_1664_1727_21_21                              |    <0.001 |
|                         RAM_reg_1664_1727_3_5                                |    <0.001 |
|                         RAM_reg_1664_1727_6_8                                |    <0.001 |
|                         RAM_reg_1664_1727_9_11                               |    <0.001 |
|                         RAM_reg_1728_1791_0_2                                |    <0.001 |
|                         RAM_reg_1728_1791_12_14                              |    <0.001 |
|                         RAM_reg_1728_1791_15_17                              |    <0.001 |
|                         RAM_reg_1728_1791_18_20                              |    <0.001 |
|                         RAM_reg_1728_1791_21_21                              |    <0.001 |
|                         RAM_reg_1728_1791_3_5                                |    <0.001 |
|                         RAM_reg_1728_1791_6_8                                |    <0.001 |
|                         RAM_reg_1728_1791_9_11                               |    <0.001 |
|                         RAM_reg_1792_1855_0_2                                |    <0.001 |
|                         RAM_reg_1792_1855_12_14                              |    <0.001 |
|                         RAM_reg_1792_1855_15_17                              |    <0.001 |
|                         RAM_reg_1792_1855_18_20                              |    <0.001 |
|                         RAM_reg_1792_1855_21_21                              |    <0.001 |
|                         RAM_reg_1792_1855_3_5                                |    <0.001 |
|                         RAM_reg_1792_1855_6_8                                |    <0.001 |
|                         RAM_reg_1792_1855_9_11                               |    <0.001 |
|                         RAM_reg_1856_1919_0_2                                |    <0.001 |
|                         RAM_reg_1856_1919_12_14                              |    <0.001 |
|                         RAM_reg_1856_1919_15_17                              |    <0.001 |
|                         RAM_reg_1856_1919_18_20                              |    <0.001 |
|                         RAM_reg_1856_1919_21_21                              |    <0.001 |
|                         RAM_reg_1856_1919_3_5                                |    <0.001 |
|                         RAM_reg_1856_1919_6_8                                |    <0.001 |
|                         RAM_reg_1856_1919_9_11                               |    <0.001 |
|                         RAM_reg_1920_1983_0_2                                |    <0.001 |
|                         RAM_reg_1920_1983_12_14                              |    <0.001 |
|                         RAM_reg_1920_1983_15_17                              |    <0.001 |
|                         RAM_reg_1920_1983_18_20                              |    <0.001 |
|                         RAM_reg_1920_1983_21_21                              |    <0.001 |
|                         RAM_reg_1920_1983_3_5                                |    <0.001 |
|                         RAM_reg_1920_1983_6_8                                |    <0.001 |
|                         RAM_reg_1920_1983_9_11                               |    <0.001 |
|                         RAM_reg_192_255_0_2                                  |    <0.001 |
|                         RAM_reg_192_255_12_14                                |    <0.001 |
|                         RAM_reg_192_255_15_17                                |    <0.001 |
|                         RAM_reg_192_255_18_20                                |    <0.001 |
|                         RAM_reg_192_255_21_21                                |    <0.001 |
|                         RAM_reg_192_255_3_5                                  |    <0.001 |
|                         RAM_reg_192_255_6_8                                  |    <0.001 |
|                         RAM_reg_192_255_9_11                                 |    <0.001 |
|                         RAM_reg_1984_2047_0_2                                |    <0.001 |
|                         RAM_reg_1984_2047_12_14                              |    <0.001 |
|                         RAM_reg_1984_2047_15_17                              |    <0.001 |
|                         RAM_reg_1984_2047_18_20                              |    <0.001 |
|                         RAM_reg_1984_2047_21_21                              |    <0.001 |
|                         RAM_reg_1984_2047_3_5                                |    <0.001 |
|                         RAM_reg_1984_2047_6_8                                |    <0.001 |
|                         RAM_reg_1984_2047_9_11                               |    <0.001 |
|                         RAM_reg_2048_2111_0_2                                |    <0.001 |
|                         RAM_reg_2048_2111_12_14                              |    <0.001 |
|                         RAM_reg_2048_2111_15_17                              |    <0.001 |
|                         RAM_reg_2048_2111_18_20                              |    <0.001 |
|                         RAM_reg_2048_2111_21_21                              |    <0.001 |
|                         RAM_reg_2048_2111_3_5                                |    <0.001 |
|                         RAM_reg_2048_2111_6_8                                |    <0.001 |
|                         RAM_reg_2048_2111_9_11                               |    <0.001 |
|                         RAM_reg_2112_2175_0_2                                |    <0.001 |
|                         RAM_reg_2112_2175_12_14                              |    <0.001 |
|                         RAM_reg_2112_2175_15_17                              |    <0.001 |
|                         RAM_reg_2112_2175_18_20                              |    <0.001 |
|                         RAM_reg_2112_2175_21_21                              |    <0.001 |
|                         RAM_reg_2112_2175_3_5                                |    <0.001 |
|                         RAM_reg_2112_2175_6_8                                |    <0.001 |
|                         RAM_reg_2112_2175_9_11                               |    <0.001 |
|                         RAM_reg_2176_2239_0_2                                |    <0.001 |
|                         RAM_reg_2176_2239_12_14                              |    <0.001 |
|                         RAM_reg_2176_2239_15_17                              |    <0.001 |
|                         RAM_reg_2176_2239_18_20                              |    <0.001 |
|                         RAM_reg_2176_2239_21_21                              |    <0.001 |
|                         RAM_reg_2176_2239_3_5                                |    <0.001 |
|                         RAM_reg_2176_2239_6_8                                |    <0.001 |
|                         RAM_reg_2176_2239_9_11                               |    <0.001 |
|                         RAM_reg_2240_2303_0_2                                |    <0.001 |
|                         RAM_reg_2240_2303_12_14                              |    <0.001 |
|                         RAM_reg_2240_2303_15_17                              |    <0.001 |
|                         RAM_reg_2240_2303_18_20                              |    <0.001 |
|                         RAM_reg_2240_2303_21_21                              |    <0.001 |
|                         RAM_reg_2240_2303_3_5                                |    <0.001 |
|                         RAM_reg_2240_2303_6_8                                |    <0.001 |
|                         RAM_reg_2240_2303_9_11                               |    <0.001 |
|                         RAM_reg_2304_2367_0_2                                |    <0.001 |
|                         RAM_reg_2304_2367_12_14                              |    <0.001 |
|                         RAM_reg_2304_2367_15_17                              |    <0.001 |
|                         RAM_reg_2304_2367_18_20                              |    <0.001 |
|                         RAM_reg_2304_2367_21_21                              |    <0.001 |
|                         RAM_reg_2304_2367_3_5                                |    <0.001 |
|                         RAM_reg_2304_2367_6_8                                |    <0.001 |
|                         RAM_reg_2304_2367_9_11                               |    <0.001 |
|                         RAM_reg_2368_2431_0_2                                |    <0.001 |
|                         RAM_reg_2368_2431_12_14                              |    <0.001 |
|                         RAM_reg_2368_2431_15_17                              |    <0.001 |
|                         RAM_reg_2368_2431_18_20                              |    <0.001 |
|                         RAM_reg_2368_2431_21_21                              |    <0.001 |
|                         RAM_reg_2368_2431_3_5                                |    <0.001 |
|                         RAM_reg_2368_2431_6_8                                |    <0.001 |
|                         RAM_reg_2368_2431_9_11                               |    <0.001 |
|                         RAM_reg_2432_2495_0_2                                |    <0.001 |
|                         RAM_reg_2432_2495_12_14                              |    <0.001 |
|                         RAM_reg_2432_2495_15_17                              |    <0.001 |
|                         RAM_reg_2432_2495_18_20                              |    <0.001 |
|                         RAM_reg_2432_2495_21_21                              |    <0.001 |
|                         RAM_reg_2432_2495_3_5                                |    <0.001 |
|                         RAM_reg_2432_2495_6_8                                |    <0.001 |
|                         RAM_reg_2432_2495_9_11                               |    <0.001 |
|                         RAM_reg_2496_2559_0_2                                |    <0.001 |
|                         RAM_reg_2496_2559_12_14                              |    <0.001 |
|                         RAM_reg_2496_2559_15_17                              |    <0.001 |
|                         RAM_reg_2496_2559_18_20                              |    <0.001 |
|                         RAM_reg_2496_2559_21_21                              |    <0.001 |
|                         RAM_reg_2496_2559_3_5                                |    <0.001 |
|                         RAM_reg_2496_2559_6_8                                |    <0.001 |
|                         RAM_reg_2496_2559_9_11                               |    <0.001 |
|                         RAM_reg_2560_2623_0_2                                |    <0.001 |
|                         RAM_reg_2560_2623_12_14                              |    <0.001 |
|                         RAM_reg_2560_2623_15_17                              |    <0.001 |
|                         RAM_reg_2560_2623_18_20                              |    <0.001 |
|                         RAM_reg_2560_2623_21_21                              |    <0.001 |
|                         RAM_reg_2560_2623_3_5                                |    <0.001 |
|                         RAM_reg_2560_2623_6_8                                |    <0.001 |
|                         RAM_reg_2560_2623_9_11                               |    <0.001 |
|                         RAM_reg_256_319_0_2                                  |    <0.001 |
|                         RAM_reg_256_319_12_14                                |    <0.001 |
|                         RAM_reg_256_319_15_17                                |    <0.001 |
|                         RAM_reg_256_319_18_20                                |    <0.001 |
|                         RAM_reg_256_319_21_21                                |    <0.001 |
|                         RAM_reg_256_319_3_5                                  |    <0.001 |
|                         RAM_reg_256_319_6_8                                  |    <0.001 |
|                         RAM_reg_256_319_9_11                                 |    <0.001 |
|                         RAM_reg_2624_2687_0_2                                |    <0.001 |
|                         RAM_reg_2624_2687_12_14                              |    <0.001 |
|                         RAM_reg_2624_2687_15_17                              |    <0.001 |
|                         RAM_reg_2624_2687_18_20                              |    <0.001 |
|                         RAM_reg_2624_2687_21_21                              |    <0.001 |
|                         RAM_reg_2624_2687_3_5                                |    <0.001 |
|                         RAM_reg_2624_2687_6_8                                |    <0.001 |
|                         RAM_reg_2624_2687_9_11                               |    <0.001 |
|                         RAM_reg_2688_2751_0_2                                |    <0.001 |
|                         RAM_reg_2688_2751_12_14                              |    <0.001 |
|                         RAM_reg_2688_2751_15_17                              |    <0.001 |
|                         RAM_reg_2688_2751_18_20                              |    <0.001 |
|                         RAM_reg_2688_2751_21_21                              |    <0.001 |
|                         RAM_reg_2688_2751_3_5                                |    <0.001 |
|                         RAM_reg_2688_2751_6_8                                |    <0.001 |
|                         RAM_reg_2688_2751_9_11                               |    <0.001 |
|                         RAM_reg_2752_2815_0_2                                |    <0.001 |
|                         RAM_reg_2752_2815_12_14                              |    <0.001 |
|                         RAM_reg_2752_2815_15_17                              |    <0.001 |
|                         RAM_reg_2752_2815_18_20                              |    <0.001 |
|                         RAM_reg_2752_2815_21_21                              |    <0.001 |
|                         RAM_reg_2752_2815_3_5                                |    <0.001 |
|                         RAM_reg_2752_2815_6_8                                |    <0.001 |
|                         RAM_reg_2752_2815_9_11                               |    <0.001 |
|                         RAM_reg_2816_2879_0_2                                |    <0.001 |
|                         RAM_reg_2816_2879_12_14                              |    <0.001 |
|                         RAM_reg_2816_2879_15_17                              |    <0.001 |
|                         RAM_reg_2816_2879_18_20                              |    <0.001 |
|                         RAM_reg_2816_2879_21_21                              |    <0.001 |
|                         RAM_reg_2816_2879_3_5                                |    <0.001 |
|                         RAM_reg_2816_2879_6_8                                |    <0.001 |
|                         RAM_reg_2816_2879_9_11                               |    <0.001 |
|                         RAM_reg_2880_2943_0_2                                |    <0.001 |
|                         RAM_reg_2880_2943_12_14                              |    <0.001 |
|                         RAM_reg_2880_2943_15_17                              |    <0.001 |
|                         RAM_reg_2880_2943_18_20                              |    <0.001 |
|                         RAM_reg_2880_2943_21_21                              |    <0.001 |
|                         RAM_reg_2880_2943_3_5                                |    <0.001 |
|                         RAM_reg_2880_2943_6_8                                |    <0.001 |
|                         RAM_reg_2880_2943_9_11                               |    <0.001 |
|                         RAM_reg_2944_3007_0_2                                |    <0.001 |
|                         RAM_reg_2944_3007_12_14                              |    <0.001 |
|                         RAM_reg_2944_3007_15_17                              |    <0.001 |
|                         RAM_reg_2944_3007_18_20                              |    <0.001 |
|                         RAM_reg_2944_3007_21_21                              |    <0.001 |
|                         RAM_reg_2944_3007_3_5                                |    <0.001 |
|                         RAM_reg_2944_3007_6_8                                |    <0.001 |
|                         RAM_reg_2944_3007_9_11                               |    <0.001 |
|                         RAM_reg_3008_3071_0_2                                |    <0.001 |
|                         RAM_reg_3008_3071_12_14                              |    <0.001 |
|                         RAM_reg_3008_3071_15_17                              |    <0.001 |
|                         RAM_reg_3008_3071_18_20                              |    <0.001 |
|                         RAM_reg_3008_3071_21_21                              |    <0.001 |
|                         RAM_reg_3008_3071_3_5                                |    <0.001 |
|                         RAM_reg_3008_3071_6_8                                |    <0.001 |
|                         RAM_reg_3008_3071_9_11                               |    <0.001 |
|                         RAM_reg_3072_3135_0_2                                |    <0.001 |
|                         RAM_reg_3072_3135_12_14                              |    <0.001 |
|                         RAM_reg_3072_3135_15_17                              |    <0.001 |
|                         RAM_reg_3072_3135_18_20                              |    <0.001 |
|                         RAM_reg_3072_3135_21_21                              |    <0.001 |
|                         RAM_reg_3072_3135_3_5                                |    <0.001 |
|                         RAM_reg_3072_3135_6_8                                |    <0.001 |
|                         RAM_reg_3072_3135_9_11                               |    <0.001 |
|                         RAM_reg_3136_3199_0_2                                |    <0.001 |
|                         RAM_reg_3136_3199_12_14                              |    <0.001 |
|                         RAM_reg_3136_3199_15_17                              |    <0.001 |
|                         RAM_reg_3136_3199_18_20                              |    <0.001 |
|                         RAM_reg_3136_3199_21_21                              |    <0.001 |
|                         RAM_reg_3136_3199_3_5                                |    <0.001 |
|                         RAM_reg_3136_3199_6_8                                |    <0.001 |
|                         RAM_reg_3136_3199_9_11                               |    <0.001 |
|                         RAM_reg_3200_3263_0_2                                |    <0.001 |
|                         RAM_reg_3200_3263_12_14                              |    <0.001 |
|                         RAM_reg_3200_3263_15_17                              |    <0.001 |
|                         RAM_reg_3200_3263_18_20                              |    <0.001 |
|                         RAM_reg_3200_3263_21_21                              |    <0.001 |
|                         RAM_reg_3200_3263_3_5                                |    <0.001 |
|                         RAM_reg_3200_3263_6_8                                |    <0.001 |
|                         RAM_reg_3200_3263_9_11                               |    <0.001 |
|                         RAM_reg_320_383_0_2                                  |    <0.001 |
|                         RAM_reg_320_383_12_14                                |    <0.001 |
|                         RAM_reg_320_383_15_17                                |    <0.001 |
|                         RAM_reg_320_383_18_20                                |    <0.001 |
|                         RAM_reg_320_383_21_21                                |    <0.001 |
|                         RAM_reg_320_383_3_5                                  |    <0.001 |
|                         RAM_reg_320_383_6_8                                  |    <0.001 |
|                         RAM_reg_320_383_9_11                                 |    <0.001 |
|                         RAM_reg_3264_3327_0_2                                |    <0.001 |
|                         RAM_reg_3264_3327_12_14                              |    <0.001 |
|                         RAM_reg_3264_3327_15_17                              |    <0.001 |
|                         RAM_reg_3264_3327_18_20                              |    <0.001 |
|                         RAM_reg_3264_3327_21_21                              |    <0.001 |
|                         RAM_reg_3264_3327_3_5                                |    <0.001 |
|                         RAM_reg_3264_3327_6_8                                |    <0.001 |
|                         RAM_reg_3264_3327_9_11                               |    <0.001 |
|                         RAM_reg_3328_3391_0_2                                |    <0.001 |
|                         RAM_reg_3328_3391_12_14                              |    <0.001 |
|                         RAM_reg_3328_3391_15_17                              |    <0.001 |
|                         RAM_reg_3328_3391_18_20                              |    <0.001 |
|                         RAM_reg_3328_3391_21_21                              |    <0.001 |
|                         RAM_reg_3328_3391_3_5                                |    <0.001 |
|                         RAM_reg_3328_3391_6_8                                |    <0.001 |
|                         RAM_reg_3328_3391_9_11                               |    <0.001 |
|                         RAM_reg_3392_3455_0_2                                |    <0.001 |
|                         RAM_reg_3392_3455_12_14                              |    <0.001 |
|                         RAM_reg_3392_3455_15_17                              |    <0.001 |
|                         RAM_reg_3392_3455_18_20                              |    <0.001 |
|                         RAM_reg_3392_3455_21_21                              |    <0.001 |
|                         RAM_reg_3392_3455_3_5                                |    <0.001 |
|                         RAM_reg_3392_3455_6_8                                |    <0.001 |
|                         RAM_reg_3392_3455_9_11                               |    <0.001 |
|                         RAM_reg_3456_3519_0_2                                |    <0.001 |
|                         RAM_reg_3456_3519_12_14                              |    <0.001 |
|                         RAM_reg_3456_3519_15_17                              |    <0.001 |
|                         RAM_reg_3456_3519_18_20                              |    <0.001 |
|                         RAM_reg_3456_3519_21_21                              |    <0.001 |
|                         RAM_reg_3456_3519_3_5                                |    <0.001 |
|                         RAM_reg_3456_3519_6_8                                |    <0.001 |
|                         RAM_reg_3456_3519_9_11                               |    <0.001 |
|                         RAM_reg_3520_3583_0_2                                |    <0.001 |
|                         RAM_reg_3520_3583_12_14                              |    <0.001 |
|                         RAM_reg_3520_3583_15_17                              |    <0.001 |
|                         RAM_reg_3520_3583_18_20                              |    <0.001 |
|                         RAM_reg_3520_3583_21_21                              |    <0.001 |
|                         RAM_reg_3520_3583_3_5                                |    <0.001 |
|                         RAM_reg_3520_3583_6_8                                |    <0.001 |
|                         RAM_reg_3520_3583_9_11                               |    <0.001 |
|                         RAM_reg_3584_3647_0_2                                |    <0.001 |
|                         RAM_reg_3584_3647_12_14                              |    <0.001 |
|                         RAM_reg_3584_3647_15_17                              |    <0.001 |
|                         RAM_reg_3584_3647_18_20                              |    <0.001 |
|                         RAM_reg_3584_3647_21_21                              |    <0.001 |
|                         RAM_reg_3584_3647_3_5                                |    <0.001 |
|                         RAM_reg_3584_3647_6_8                                |    <0.001 |
|                         RAM_reg_3584_3647_9_11                               |    <0.001 |
|                         RAM_reg_3648_3711_0_2                                |    <0.001 |
|                         RAM_reg_3648_3711_12_14                              |    <0.001 |
|                         RAM_reg_3648_3711_15_17                              |    <0.001 |
|                         RAM_reg_3648_3711_18_20                              |    <0.001 |
|                         RAM_reg_3648_3711_21_21                              |    <0.001 |
|                         RAM_reg_3648_3711_3_5                                |    <0.001 |
|                         RAM_reg_3648_3711_6_8                                |    <0.001 |
|                         RAM_reg_3648_3711_9_11                               |    <0.001 |
|                         RAM_reg_3712_3775_0_2                                |    <0.001 |
|                         RAM_reg_3712_3775_12_14                              |    <0.001 |
|                         RAM_reg_3712_3775_15_17                              |    <0.001 |
|                         RAM_reg_3712_3775_18_20                              |    <0.001 |
|                         RAM_reg_3712_3775_21_21                              |    <0.001 |
|                         RAM_reg_3712_3775_3_5                                |    <0.001 |
|                         RAM_reg_3712_3775_6_8                                |    <0.001 |
|                         RAM_reg_3712_3775_9_11                               |    <0.001 |
|                         RAM_reg_3776_3839_0_2                                |    <0.001 |
|                         RAM_reg_3776_3839_12_14                              |    <0.001 |
|                         RAM_reg_3776_3839_15_17                              |    <0.001 |
|                         RAM_reg_3776_3839_18_20                              |    <0.001 |
|                         RAM_reg_3776_3839_21_21                              |    <0.001 |
|                         RAM_reg_3776_3839_3_5                                |    <0.001 |
|                         RAM_reg_3776_3839_6_8                                |    <0.001 |
|                         RAM_reg_3776_3839_9_11                               |    <0.001 |
|                         RAM_reg_3840_3903_0_2                                |    <0.001 |
|                         RAM_reg_3840_3903_12_14                              |    <0.001 |
|                         RAM_reg_3840_3903_15_17                              |    <0.001 |
|                         RAM_reg_3840_3903_18_20                              |    <0.001 |
|                         RAM_reg_3840_3903_21_21                              |    <0.001 |
|                         RAM_reg_3840_3903_3_5                                |    <0.001 |
|                         RAM_reg_3840_3903_6_8                                |    <0.001 |
|                         RAM_reg_3840_3903_9_11                               |    <0.001 |
|                         RAM_reg_384_447_0_2                                  |    <0.001 |
|                         RAM_reg_384_447_12_14                                |    <0.001 |
|                         RAM_reg_384_447_15_17                                |    <0.001 |
|                         RAM_reg_384_447_18_20                                |    <0.001 |
|                         RAM_reg_384_447_21_21                                |    <0.001 |
|                         RAM_reg_384_447_3_5                                  |    <0.001 |
|                         RAM_reg_384_447_6_8                                  |    <0.001 |
|                         RAM_reg_384_447_9_11                                 |    <0.001 |
|                         RAM_reg_3904_3967_0_2                                |    <0.001 |
|                         RAM_reg_3904_3967_12_14                              |    <0.001 |
|                         RAM_reg_3904_3967_15_17                              |    <0.001 |
|                         RAM_reg_3904_3967_18_20                              |    <0.001 |
|                         RAM_reg_3904_3967_21_21                              |    <0.001 |
|                         RAM_reg_3904_3967_3_5                                |    <0.001 |
|                         RAM_reg_3904_3967_6_8                                |    <0.001 |
|                         RAM_reg_3904_3967_9_11                               |    <0.001 |
|                         RAM_reg_3968_4031_0_2                                |    <0.001 |
|                         RAM_reg_3968_4031_12_14                              |    <0.001 |
|                         RAM_reg_3968_4031_15_17                              |    <0.001 |
|                         RAM_reg_3968_4031_18_20                              |    <0.001 |
|                         RAM_reg_3968_4031_21_21                              |    <0.001 |
|                         RAM_reg_3968_4031_3_5                                |    <0.001 |
|                         RAM_reg_3968_4031_6_8                                |    <0.001 |
|                         RAM_reg_3968_4031_9_11                               |    <0.001 |
|                         RAM_reg_4032_4095_0_2                                |    <0.001 |
|                         RAM_reg_4032_4095_12_14                              |    <0.001 |
|                         RAM_reg_4032_4095_15_17                              |    <0.001 |
|                         RAM_reg_4032_4095_18_20                              |    <0.001 |
|                         RAM_reg_4032_4095_21_21                              |    <0.001 |
|                         RAM_reg_4032_4095_3_5                                |    <0.001 |
|                         RAM_reg_4032_4095_6_8                                |    <0.001 |
|                         RAM_reg_4032_4095_9_11                               |    <0.001 |
|                         RAM_reg_448_511_0_2                                  |    <0.001 |
|                         RAM_reg_448_511_12_14                                |    <0.001 |
|                         RAM_reg_448_511_15_17                                |    <0.001 |
|                         RAM_reg_448_511_18_20                                |    <0.001 |
|                         RAM_reg_448_511_21_21                                |    <0.001 |
|                         RAM_reg_448_511_3_5                                  |    <0.001 |
|                         RAM_reg_448_511_6_8                                  |    <0.001 |
|                         RAM_reg_448_511_9_11                                 |    <0.001 |
|                         RAM_reg_512_575_0_2                                  |    <0.001 |
|                         RAM_reg_512_575_12_14                                |    <0.001 |
|                         RAM_reg_512_575_15_17                                |    <0.001 |
|                         RAM_reg_512_575_18_20                                |    <0.001 |
|                         RAM_reg_512_575_21_21                                |    <0.001 |
|                         RAM_reg_512_575_3_5                                  |    <0.001 |
|                         RAM_reg_512_575_6_8                                  |    <0.001 |
|                         RAM_reg_512_575_9_11                                 |    <0.001 |
|                         RAM_reg_576_639_0_2                                  |    <0.001 |
|                         RAM_reg_576_639_12_14                                |    <0.001 |
|                         RAM_reg_576_639_15_17                                |    <0.001 |
|                         RAM_reg_576_639_18_20                                |    <0.001 |
|                         RAM_reg_576_639_21_21                                |    <0.001 |
|                         RAM_reg_576_639_3_5                                  |    <0.001 |
|                         RAM_reg_576_639_6_8                                  |    <0.001 |
|                         RAM_reg_576_639_9_11                                 |    <0.001 |
|                         RAM_reg_640_703_0_2                                  |    <0.001 |
|                         RAM_reg_640_703_12_14                                |    <0.001 |
|                         RAM_reg_640_703_15_17                                |    <0.001 |
|                         RAM_reg_640_703_18_20                                |    <0.001 |
|                         RAM_reg_640_703_21_21                                |    <0.001 |
|                         RAM_reg_640_703_3_5                                  |    <0.001 |
|                         RAM_reg_640_703_6_8                                  |    <0.001 |
|                         RAM_reg_640_703_9_11                                 |    <0.001 |
|                         RAM_reg_64_127_0_2                                   |    <0.001 |
|                         RAM_reg_64_127_12_14                                 |    <0.001 |
|                         RAM_reg_64_127_15_17                                 |    <0.001 |
|                         RAM_reg_64_127_18_20                                 |    <0.001 |
|                         RAM_reg_64_127_21_21                                 |    <0.001 |
|                         RAM_reg_64_127_3_5                                   |    <0.001 |
|                         RAM_reg_64_127_6_8                                   |    <0.001 |
|                         RAM_reg_64_127_9_11                                  |    <0.001 |
|                         RAM_reg_704_767_0_2                                  |    <0.001 |
|                         RAM_reg_704_767_12_14                                |    <0.001 |
|                         RAM_reg_704_767_15_17                                |    <0.001 |
|                         RAM_reg_704_767_18_20                                |    <0.001 |
|                         RAM_reg_704_767_21_21                                |    <0.001 |
|                         RAM_reg_704_767_3_5                                  |    <0.001 |
|                         RAM_reg_704_767_6_8                                  |    <0.001 |
|                         RAM_reg_704_767_9_11                                 |    <0.001 |
|                         RAM_reg_768_831_0_2                                  |    <0.001 |
|                         RAM_reg_768_831_12_14                                |    <0.001 |
|                         RAM_reg_768_831_15_17                                |    <0.001 |
|                         RAM_reg_768_831_18_20                                |    <0.001 |
|                         RAM_reg_768_831_21_21                                |    <0.001 |
|                         RAM_reg_768_831_3_5                                  |    <0.001 |
|                         RAM_reg_768_831_6_8                                  |    <0.001 |
|                         RAM_reg_768_831_9_11                                 |    <0.001 |
|                         RAM_reg_832_895_0_2                                  |    <0.001 |
|                         RAM_reg_832_895_12_14                                |    <0.001 |
|                         RAM_reg_832_895_15_17                                |    <0.001 |
|                         RAM_reg_832_895_18_20                                |    <0.001 |
|                         RAM_reg_832_895_21_21                                |    <0.001 |
|                         RAM_reg_832_895_3_5                                  |    <0.001 |
|                         RAM_reg_832_895_6_8                                  |    <0.001 |
|                         RAM_reg_832_895_9_11                                 |    <0.001 |
|                         RAM_reg_896_959_0_2                                  |    <0.001 |
|                         RAM_reg_896_959_12_14                                |    <0.001 |
|                         RAM_reg_896_959_15_17                                |    <0.001 |
|                         RAM_reg_896_959_18_20                                |    <0.001 |
|                         RAM_reg_896_959_21_21                                |    <0.001 |
|                         RAM_reg_896_959_3_5                                  |    <0.001 |
|                         RAM_reg_896_959_6_8                                  |    <0.001 |
|                         RAM_reg_896_959_9_11                                 |    <0.001 |
|                         RAM_reg_960_1023_0_2                                 |    <0.001 |
|                         RAM_reg_960_1023_12_14                               |    <0.001 |
|                         RAM_reg_960_1023_15_17                               |    <0.001 |
|                         RAM_reg_960_1023_18_20                               |    <0.001 |
|                         RAM_reg_960_1023_21_21                               |    <0.001 |
|                         RAM_reg_960_1023_3_5                                 |    <0.001 |
|                         RAM_reg_960_1023_6_8                                 |    <0.001 |
|                         RAM_reg_960_1023_9_11                                |    <0.001 |
|           gtxd.COMP_TXD_FIFO                                                 |    <0.001 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                      |    <0.001 |
|               COMP_FIFO                                                      |    <0.001 |
|                 inst_fifo_gen                                                |    <0.001 |
|                   gaxis_fifo.gaxisf.axisf                                    |    <0.001 |
|                     grf.rf                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                         gr1.rfwft                                            |    <0.001 |
|                         grss.gpe.rdpe                                        |    <0.001 |
|                         grss.rsts                                            |    <0.001 |
|                           c1                                                 |    <0.001 |
|                           c2                                                 |    <0.001 |
|                         rpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                         gwss.gpf.wrpf                                        |    <0.001 |
|                         gwss.wsts                                            |    <0.001 |
|                           c0                                                 |    <0.001 |
|                           c1                                                 |    <0.001 |
|                           gaf.c2                                             |    <0.001 |
|                         wpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                  |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                             |    <0.001 |
|                           inst_blk_mem_gen                                   |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen             |    <0.001 |
|                               valid.cstr                                     |    <0.001 |
|                                 ramloop[0].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[1].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                                 ramloop[2].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                       rstblk                                                 |    <0.001 |
|                   reset_gen_cc.rstblk_cc                                     |    <0.001 |
|         COMP_IPIF                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|             I_DECODER                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|     axi_fifo_mm_s_1                                                          |     0.002 |
|       U0                                                                     |     0.002 |
|         COMP_IPIC2AXI_S                                                      |     0.002 |
|           grxd.COMP_RX_FIFO                                                  |    <0.001 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                      |    <0.001 |
|               COMP_FIFO                                                      |    <0.001 |
|                 inst_fifo_gen                                                |    <0.001 |
|                   gaxis_fifo.gaxisf.axisf                                    |    <0.001 |
|                     grf.rf                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                         gr1.gdcf.dc                                          |    <0.001 |
|                           dc                                                 |    <0.001 |
|                         gr1.rfwft                                            |    <0.001 |
|                         grss.gpe.rdpe                                        |    <0.001 |
|                         grss.rsts                                            |    <0.001 |
|                           c1                                                 |    <0.001 |
|                           c2                                                 |    <0.001 |
|                         rpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                         gwss.gpf.wrpf                                        |    <0.001 |
|                         gwss.wsts                                            |    <0.001 |
|                           c0                                                 |    <0.001 |
|                           c1                                                 |    <0.001 |
|                         wpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                  |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                             |    <0.001 |
|                           inst_blk_mem_gen                                   |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen             |    <0.001 |
|                               valid.cstr                                     |    <0.001 |
|                                 ramloop[0].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                       rstblk                                                 |    <0.001 |
|           grxd.COMP_rx_len_fifo                                              |    <0.001 |
|             FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |    <0.001 |
|               inst_fifo_gen                                                  |    <0.001 |
|                 gconvfifo.rf                                                 |    <0.001 |
|                   grf.rf                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                      |    <0.001 |
|                       grss.rsts                                              |    <0.001 |
|                       rpntr                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                       gwss.wsts                                              |    <0.001 |
|                       wpntr                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                    |    <0.001 |
|                       gdm.dm_gen.dm                                          |    <0.001 |
|                         RAM_reg_0_63_0_2                                     |    <0.001 |
|                         RAM_reg_0_63_12_14                                   |    <0.001 |
|                         RAM_reg_0_63_15_17                                   |    <0.001 |
|                         RAM_reg_0_63_18_20                                   |    <0.001 |
|                         RAM_reg_0_63_21_21                                   |    <0.001 |
|                         RAM_reg_0_63_3_5                                     |    <0.001 |
|                         RAM_reg_0_63_6_8                                     |    <0.001 |
|                         RAM_reg_0_63_9_11                                    |    <0.001 |
|                         RAM_reg_64_127_0_2                                   |    <0.001 |
|                         RAM_reg_64_127_12_14                                 |    <0.001 |
|                         RAM_reg_64_127_15_17                                 |    <0.001 |
|                         RAM_reg_64_127_18_20                                 |    <0.001 |
|                         RAM_reg_64_127_21_21                                 |    <0.001 |
|                         RAM_reg_64_127_3_5                                   |    <0.001 |
|                         RAM_reg_64_127_6_8                                   |    <0.001 |
|                         RAM_reg_64_127_9_11                                  |    <0.001 |
|           gtxd.COMP_TXD_FIFO                                                 |    <0.001 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                      |    <0.001 |
|               COMP_FIFO                                                      |    <0.001 |
|                 inst_fifo_gen                                                |    <0.001 |
|                   gaxis_fifo.gaxisf.axisf                                    |    <0.001 |
|                     grf.rf                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                         gr1.rfwft                                            |    <0.001 |
|                         grss.gpe.rdpe                                        |    <0.001 |
|                         grss.rsts                                            |    <0.001 |
|                           c1                                                 |    <0.001 |
|                           c2                                                 |    <0.001 |
|                         rpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                         gwss.gpf.wrpf                                        |    <0.001 |
|                         gwss.wsts                                            |    <0.001 |
|                           c0                                                 |    <0.001 |
|                           c1                                                 |    <0.001 |
|                           gaf.c2                                             |    <0.001 |
|                         wpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                  |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                             |    <0.001 |
|                           inst_blk_mem_gen                                   |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen             |    <0.001 |
|                               valid.cstr                                     |    <0.001 |
|                                 ramloop[0].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|                       rstblk                                                 |    <0.001 |
|                   reset_gen_cc.rstblk_cc                                     |    <0.001 |
|         COMP_IPIF                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|             I_DECODER                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|     axi_mem_intercon                                                         |     0.002 |
|       s00_couplers                                                           |     0.002 |
|         auto_pc                                                              |     0.002 |
|           inst                                                               |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                             |     0.002 |
|               RD.ar_channel_0                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                 |    <0.001 |
|                 cmd_translator_0                                             |    <0.001 |
|                   incr_cmd_0                                                 |    <0.001 |
|                   wrap_cmd_0                                                 |    <0.001 |
|               RD.r_channel_0                                                 |    <0.001 |
|                 rd_data_fifo_0                                               |    <0.001 |
|                 transaction_fifo_0                                           |    <0.001 |
|               SI_REG                                                         |    <0.001 |
|                 ar_pipe                                                      |    <0.001 |
|                 aw_pipe                                                      |    <0.001 |
|                 b_pipe                                                       |    <0.001 |
|                 r_pipe                                                       |    <0.001 |
|               WR.aw_channel_0                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                 |    <0.001 |
|                 cmd_translator_0                                             |    <0.001 |
|                   incr_cmd_0                                                 |    <0.001 |
|                   wrap_cmd_0                                                 |    <0.001 |
|               WR.b_channel_0                                                 |    <0.001 |
|                 bid_fifo_0                                                   |    <0.001 |
|                 bresp_fifo_0                                                 |    <0.001 |
|       xbar                                                                   |    <0.001 |
|         inst                                                                 |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                           |    <0.001 |
|             addr_arbiter_inst                                                |    <0.001 |
|             gen_decerr.decerr_slave_inst                                     |    <0.001 |
|             reg_slice_r                                                      |    <0.001 |
|             splitter_ar                                                      |    <0.001 |
|             splitter_aw                                                      |    <0.001 |
|     clk_wiz_0                                                                |     0.129 |
|       inst                                                                   |     0.129 |
|     comparator_0                                                             |    <0.001 |
|       inst                                                                   |    <0.001 |
|     comparator_1                                                             |    <0.001 |
|       inst                                                                   |    <0.001 |
|     comparator_2                                                             |    <0.001 |
|       inst                                                                   |    <0.001 |
|     comparator_3                                                             |    <0.001 |
|       inst                                                                   |    <0.001 |
|     n3z_tonetest_0                                                           |     0.031 |
|       inst                                                                   |     0.031 |
|         n3z_tonetest_axi_lite_interface                                      |    <0.001 |
|           inst                                                               |    <0.001 |
|         n3z_tonetest_struct                                                  |     0.030 |
|           adcread                                                            |    <0.001 |
|             subsystem1_x0                                                    |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay3                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay4                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay5                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               register1                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               register2                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               register3                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               register_x0                                                    |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               sckgenerator                                                   |    <0.001 |
|                 counter                                                      |    <0.001 |
|                   comp0.core_instance0                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       i_synth                                                |    <0.001 |
|                         i_baseblox.i_baseblox_counter                        |    <0.001 |
|                           the_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                         |    <0.001 |
|                               i_lut6.i_lut6_addsub                           |    <0.001 |
|                                 i_q.i_simple.qreg                            |    <0.001 |
|                 counter1                                                     |    <0.001 |
|                 delay2                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|                 monostable1_x0                                               |    <0.001 |
|                   delay1                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                             |    <0.001 |
|                       partial_one.last_srlc33e                               |    <0.001 |
|                 monostable2                                                  |    <0.001 |
|                   delay1                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                             |    <0.001 |
|                       partial_one.last_srlc33e                               |    <0.001 |
|                 register3                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|                 relational                                                   |    <0.001 |
|           adctrigger                                                         |    <0.001 |
|             accumulator1                                                     |    <0.001 |
|             monostable1_x0                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             relational                                                       |    <0.001 |
|             relational1                                                      |    <0.001 |
|           archiveram                                                         |    <0.001 |
|             comp0.core_instance0                                             |    <0.001 |
|               U0                                                             |    <0.001 |
|                 inst_blk_mem_gen                                             |    <0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                     valid.cstr                                               |    <0.001 |
|                       ramloop[0].ram.r                                       |    <0.001 |
|                         prim_init.ram                                        |    <0.001 |
|           constantdetect                                                     |    <0.001 |
|             counter                                                          |    <0.001 |
|               comp6.core_instance6                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_synth                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_counter                            |    <0.001 |
|                       the_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|             counter1                                                         |    <0.001 |
|               comp4.core_instance4                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_synth                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_counter                            |    <0.001 |
|                       the_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|             logical                                                          |    <0.001 |
|             monostable                                                       |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             monostable1_x0                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             relational1                                                      |    <0.001 |
|             relational2                                                      |    <0.001 |
|           convert9                                                           |    <0.001 |
|             latency_test.reg                                                 |    <0.001 |
|               partial_one.last_srlc33e                                       |    <0.001 |
|           counter                                                            |    <0.001 |
|             comp0.core_instance0                                             |    <0.001 |
|               U0                                                             |    <0.001 |
|                 i_synth                                                      |    <0.001 |
|                   i_baseblox.i_baseblox_counter                              |    <0.001 |
|                     the_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|                           i_q.i_simple.qreg                                  |    <0.001 |
|           counter1                                                           |    <0.001 |
|             comp1.core_instance1                                             |    <0.001 |
|               U0                                                             |    <0.001 |
|                 i_synth                                                      |    <0.001 |
|                   i_baseblox.i_baseblox_counter                              |    <0.001 |
|                     the_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|                           i_q.i_simple.qreg                                  |    <0.001 |
|           counter2                                                           |    <0.001 |
|             comp2.core_instance2                                             |    <0.001 |
|               U0                                                             |    <0.001 |
|                 i_synth                                                      |    <0.001 |
|                   i_baseblox.i_baseblox_counter                              |    <0.001 |
|                     the_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|                           i_q.i_simple.qreg                                  |    <0.001 |
|           counter3                                                           |    <0.001 |
|             comp3.core_instance3                                             |    <0.001 |
|               U0                                                             |    <0.001 |
|                 i_synth                                                      |    <0.001 |
|                   i_baseblox.i_baseblox_counter                              |    <0.001 |
|                     the_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|                           i_q.i_simple.qreg                                  |    <0.001 |
|           counter4                                                           |    <0.001 |
|             comp4.core_instance4                                             |    <0.001 |
|               U0                                                             |    <0.001 |
|                 i_synth                                                      |    <0.001 |
|                   i_baseblox.i_baseblox_counter                              |    <0.001 |
|                     the_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|                           i_q.i_simple.qreg                                  |    <0.001 |
|           counter6                                                           |    <0.001 |
|             comp5.core_instance5                                             |    <0.001 |
|               U0                                                             |    <0.001 |
|                 i_synth                                                      |    <0.001 |
|                   i_baseblox.i_baseblox_counter                              |    <0.001 |
|                     the_addsub                                               |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|                           i_q.i_simple.qreg                                  |    <0.001 |
|           couta1                                                             |    <0.001 |
|             synth_reg_inst                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                              |    <0.001 |
|           dac_xapp154_1                                                      |    <0.001 |
|             delta_adder                                                      |    <0.001 |
|             r1                                                               |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register1                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             sigma_adder                                                      |    <0.001 |
|           delay                                                              |    <0.001 |
|             srl_delay.synth_reg_srl_inst                                     |    <0.001 |
|               partial_one.last_srlc33e                                       |    <0.001 |
|           delay1                                                             |    <0.001 |
|             srl_delay.synth_reg_srl_inst                                     |    <0.001 |
|               partial_one.last_srlc33e                                       |    <0.001 |
|           delay16ms                                                          |    <0.001 |
|             delay                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 complete_ones.srlc33e_array[0].delay_comp                    |    <0.001 |
|                 complete_ones.srlc33e_array[1].delay_comp                    |    <0.001 |
|                 complete_ones.srlc33e_array[2].delay_comp                    |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|           delay3                                                             |    <0.001 |
|             srl_delay.synth_reg_srl_inst                                     |    <0.001 |
|               partial_one.last_srlc33e                                       |    <0.001 |
|           delay4                                                             |    <0.001 |
|             srl_delay.synth_reg_srl_inst                                     |    <0.001 |
|               partial_one.last_srlc33e                                       |    <0.001 |
|           demodulationssb1                                                   |     0.011 |
|             accumulator                                                      |    <0.001 |
|             addsub                                                           |    <0.001 |
|               comp1.core_instance1                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   xst_addsub                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                             |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|             agcandfilter1                                                    |     0.003 |
|               filter1                                                        |     0.002 |
|                 accumulator                                                  |    <0.001 |
|                 addsub                                                       |    <0.001 |
|                   comp1.core_instance1                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       xst_addsub                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                         |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                 counter                                                      |    <0.001 |
|                   comp2.core_instance2                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       i_synth                                                |    <0.001 |
|                         i_baseblox.i_baseblox_counter                        |    <0.001 |
|                           the_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                         |    <0.001 |
|                               i_lut6.i_lut6_addsub                           |    <0.001 |
|                                 i_q.i_simple.qreg                            |    <0.001 |
|                 counter1                                                     |    <0.001 |
|                   comp2.core_instance2                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       i_synth                                                |    <0.001 |
|                         i_baseblox.i_baseblox_counter                        |    <0.001 |
|                           the_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                         |    <0.001 |
|                               i_lut6.i_lut6_addsub                           |    <0.001 |
|                                 i_q.i_simple.qreg                            |    <0.001 |
|                 delay1                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|                 delay2                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|                 delay3                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|                 dual_port_ram                                                |     0.001 |
|                   comp2.core_instance2                                       |     0.001 |
|                     U0                                                       |     0.001 |
|                       inst_blk_mem_gen                                       |     0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                 |     0.001 |
|                           valid.cstr                                         |     0.001 |
|                             ramloop[0].ram.r                                 |     0.001 |
|                               prim_init.ram                                  |     0.001 |
|                 latch                                                        |    <0.001 |
|                   register2                                                  |    <0.001 |
|                     synth_reg_inst                                           |    <0.001 |
|                       latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|                 monostable                                                   |    <0.001 |
|                   delay1                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                             |    <0.001 |
|                       partial_one.last_srlc33e                               |    <0.001 |
|                 monostable1_x0                                               |    <0.001 |
|                   delay1                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                             |    <0.001 |
|                       partial_one.last_srlc33e                               |    <0.001 |
|                 mult                                                         |    <0.001 |
|                   comp0.core_instance0                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       i_mult                                                 |    <0.001 |
|                         gDSP.gDSP_only.iDSP                                  |    <0.001 |
|                 mux                                                          |    <0.001 |
|                 register_x0                                                  |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               logical                                                        |    <0.001 |
|               m3                                                             |    <0.001 |
|               mux1                                                           |    <0.001 |
|             cmult                                                            |    <0.001 |
|               comp0.core_instance0                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_mult                                                     |    <0.001 |
|                     gCCM.iCCM                                                |    <0.001 |
|                       use_ccm_core.ccm_core                                  |    <0.001 |
|                         b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1            |    <0.001 |
|                         b0g2.b1g4.exg1.exg[0].sa2                            |    <0.001 |
|             counter                                                          |    <0.001 |
|               comp1.core_instance1                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_synth                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_counter                            |    <0.001 |
|                       the_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|             ctrlbitsequenceaddress                                           |    <0.001 |
|               counter2                                                       |    <0.001 |
|                 comp8.core_instance8                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     i_synth                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                          |    <0.001 |
|                         the_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|               register3                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               relational                                                     |    <0.001 |
|             ctrlsequencer                                                    |    <0.001 |
|               ctrlbitsequence                                                |    <0.001 |
|                 comp1.core_instance1                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     synth_options.dist_mem_inst                              |    <0.001 |
|                       gen_rom.rom_inst                                       |    <0.001 |
|             delay                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             delayhalfsec                                                     |     0.002 |
|               counter1                                                       |    <0.001 |
|                 comp10.core_instance10                                       |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     i_synth                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                          |    <0.001 |
|                         the_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|               single_port_ram                                                |     0.002 |
|                 comp0.core_instance0                                         |     0.002 |
|                   U0                                                         |     0.002 |
|                     inst_blk_mem_gen                                         |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                   |     0.002 |
|                         valid.cstr                                           |     0.002 |
|                           ramloop[0].ram.r                                   |    <0.001 |
|                             prim_init.ram                                    |    <0.001 |
|                           ramloop[1].ram.r                                   |    <0.001 |
|                             prim_init.ram                                    |    <0.001 |
|                           ramloop[2].ram.r                                   |    <0.001 |
|                             prim_init.ram                                    |    <0.001 |
|             filterstreamintegration                                          |     0.001 |
|               accumulator1                                                   |    <0.001 |
|               accumulator2                                                   |    <0.001 |
|               accumulator3                                                   |    <0.001 |
|               accumulator4                                                   |    <0.001 |
|               accumulator5                                                   |    <0.001 |
|               accumulator6                                                   |    <0.001 |
|               accumulator7                                                   |    <0.001 |
|               accumulator8                                                   |    <0.001 |
|               addsub                                                         |    <0.001 |
|                 comp2.core_instance2                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|               addsub1                                                        |    <0.001 |
|                 comp2.core_instance2                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay2                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay3                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay4                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               mux                                                            |    <0.001 |
|               register6                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               register_x0                                                    |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               trigdistrib                                                    |    <0.001 |
|                 x3lineto8way                                                 |    <0.001 |
|                   rom                                                        |    <0.001 |
|                     comp2.core_instance2                                     |    <0.001 |
|                       U0                                                     |    <0.001 |
|                         synth_options.dist_mem_inst                          |    <0.001 |
|                           gen_rom.rom_inst                                   |    <0.001 |
|               trigdistrib1                                                   |    <0.001 |
|                 x3lineto8way                                                 |    <0.001 |
|                   rom                                                        |    <0.001 |
|                     comp2.core_instance2                                     |    <0.001 |
|                       U0                                                     |    <0.001 |
|                         synth_options.dist_mem_inst                          |    <0.001 |
|                           gen_rom.rom_inst                                   |    <0.001 |
|             lut                                                              |    <0.001 |
|               comp0.core_instance0                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   inst_blk_mem_gen                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                       valid.cstr                                             |    <0.001 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           prim_init.ram                                      |    <0.001 |
|             m1                                                               |    <0.001 |
|             m2                                                               |    <0.001 |
|             m3                                                               |    <0.001 |
|             m4                                                               |    <0.001 |
|             monostable                                                       |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             mult                                                             |    <0.001 |
|               comp1.core_instance1                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_mult                                                     |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                      |    <0.001 |
|               latency_gt_0.reg                                               |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             register1                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register2                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register3                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register4                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register_x0                                                      |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             rom                                                              |     0.001 |
|               comp1.core_instance1                                           |     0.001 |
|                 U0                                                           |     0.001 |
|                   inst_blk_mem_gen                                           |     0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                     |     0.001 |
|                       valid.cstr                                             |     0.001 |
|                         has_mux_a.A                                          |    <0.001 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           prim_init.ram                                      |    <0.001 |
|                         ramloop[1].ram.r                                     |    <0.001 |
|                           prim_init.ram                                      |    <0.001 |
|                         ramloop[2].ram.r                                     |    <0.001 |
|                           prim_init.ram                                      |    <0.001 |
|                         ramloop[3].ram.r                                     |    <0.001 |
|                           prim_init.ram                                      |    <0.001 |
|             streamcontrol1                                                   |    <0.001 |
|               addsub                                                         |    <0.001 |
|                 comp3.core_instance3                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|               counter                                                        |    <0.001 |
|                 comp9.core_instance9                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     i_synth                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                          |    <0.001 |
|                         the_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|               counter1                                                       |    <0.001 |
|                 comp6.core_instance6                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     i_synth                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                          |    <0.001 |
|                         the_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|               counter2                                                       |    <0.001 |
|                 comp6.core_instance6                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     i_synth                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                          |    <0.001 |
|                         the_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|               monostable                                                     |    <0.001 |
|                 delay1                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|               relational1                                                    |    <0.001 |
|           dsprocessor1                                                       |     0.005 |
|             buffer_x0                                                        |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               fifo                                                           |    <0.001 |
|                 comp1.core_instance1                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     inst_fifo_gen                                            |    <0.001 |
|                       gconvfifo.rf                                           |    <0.001 |
|                         grf.rf                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                             grss.rsts                                        |    <0.001 |
|                             rpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                             gwss.wsts                                        |    <0.001 |
|                             wpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                              |    <0.001 |
|                             gdm.dm_gen.dm                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                               |    <0.001 |
|                               RAM_reg_0_15_6_7                               |    <0.001 |
|             delay                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             dual_port_ram1                                                   |    <0.001 |
|               comp1.core_instance1                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   inst_blk_mem_gen                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                       valid.cstr                                             |    <0.001 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           prim_init.ram                                      |    <0.001 |
|             inputselect                                                      |    <0.001 |
|               mux                                                            |    <0.001 |
|             monostable1_x0                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             monostable2                                                      |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             mult                                                             |    <0.001 |
|               comp0.core_instance0                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_mult                                                     |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                      |    <0.001 |
|             outputregister                                                   |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               levelmonitor                                                   |    <0.001 |
|                 addsub                                                       |    <0.001 |
|                   comp0.core_instance0                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       xst_addsub                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                         |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|                 counter                                                      |    <0.001 |
|                   comp7.core_instance7                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       i_synth                                                |    <0.001 |
|                         i_baseblox.i_baseblox_counter                        |    <0.001 |
|                           the_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                         |    <0.001 |
|                               i_lut6.i_lut6_addsub                           |    <0.001 |
|                                 i_q.i_simple.qreg                            |    <0.001 |
|                 delay                                                        |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|                 delay1                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|                 monostable                                                   |    <0.001 |
|                   delay1                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                             |    <0.001 |
|                       partial_one.last_srlc33e                               |    <0.001 |
|                 monostable2                                                  |    <0.001 |
|                   delay1                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                             |    <0.001 |
|                       partial_one.last_srlc33e                               |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|                 register_x0                                                  |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               levelmonitor1                                                  |    <0.001 |
|                 addsub                                                       |    <0.001 |
|                   comp0.core_instance0                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       xst_addsub                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                         |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|                 counter                                                      |    <0.001 |
|                   comp7.core_instance7                                       |    <0.001 |
|                     U0                                                       |    <0.001 |
|                       i_synth                                                |    <0.001 |
|                         i_baseblox.i_baseblox_counter                        |    <0.001 |
|                           the_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                         |    <0.001 |
|                               i_lut6.i_lut6_addsub                           |    <0.001 |
|                                 i_q.i_simple.qreg                            |    <0.001 |
|                 delay                                                        |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|                 delay1                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|                 monostable                                                   |    <0.001 |
|                   delay1                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                             |    <0.001 |
|                       partial_one.last_srlc33e                               |    <0.001 |
|                 monostable2                                                  |    <0.001 |
|                   delay1                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                             |    <0.001 |
|                       partial_one.last_srlc33e                               |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|                 register_x0                                                  |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               register1                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               subsystem                                                      |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem10_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem11_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem12_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem13                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem15                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem16                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem18_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem1_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem24                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem25                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem26                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem27                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem28                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem2_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem3_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem4_x1                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem5                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem6                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem7                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem8                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem9_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|             picoblaze6                                                       |     0.003 |
|               address_loop[0].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut                 |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut                  |    <0.001 |
|               alu_decode0_lut                                                |    <0.001 |
|               alu_decode1_lut                                                |    <0.001 |
|               alu_decode2_lut                                                |    <0.001 |
|               carry_flag_lut                                                 |    <0.001 |
|               data_path_loop[0].arith_logical_lut                            |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[1].arith_logical_lut                            |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[2].arith_logical_lut                            |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[3].arith_logical_lut                            |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[4].arith_logical_lut                            |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[5].arith_logical_lut                            |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[6].arith_logical_lut                            |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[7].arith_logical_lut                            |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                            |    <0.001 |
|               int_enable_type_lut                                            |    <0.001 |
|               lower_reg_banks                                                |    <0.001 |
|               move_type_lut                                                  |    <0.001 |
|               pc_mode1_lut                                                   |    <0.001 |
|               push_pop_lut                                                   |    <0.001 |
|               register_enable_lut                                            |    <0.001 |
|               register_enable_type_lut                                       |    <0.001 |
|               reset_lut                                                      |    <0.001 |
|               stack_ram_high                                                 |    <0.001 |
|               stack_ram_low                                                  |    <0.001 |
|               t_state_lut                                                    |    <0.001 |
|               upper_reg_banks                                                |    <0.001 |
|               use_zero_flag_lut                                              |    <0.001 |
|           fifo                                                               |    <0.001 |
|             comp0.core_instance0                                             |    <0.001 |
|               U0                                                             |    <0.001 |
|                 inst_fifo_gen                                                |    <0.001 |
|                   gconvfifo.rf                                               |    <0.001 |
|                     grf.rf                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                         gr1.gr1_int.rfwft                                    |    <0.001 |
|                         grss.rsts                                            |    <0.001 |
|                         rpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                         gwss.gpf.wrpf                                        |    <0.001 |
|                         gwss.wsts                                            |    <0.001 |
|                         wpntr                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                  |    <0.001 |
|                         gbm.gbmg.gbmgb.ngecc.bmg                             |    <0.001 |
|                           inst_blk_mem_gen                                   |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen             |    <0.001 |
|                               valid.cstr                                     |    <0.001 |
|                                 ramloop[0].ram.r                             |    <0.001 |
|                                   prim_noinit.ram                            |    <0.001 |
|           inverter3                                                          |    <0.001 |
|           inverter7                                                          |    <0.001 |
|           keypadinterface                                                    |     0.003 |
|             addsub                                                           |    <0.001 |
|               comp4.core_instance4                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   xst_addsub                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                             |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|             buffer_x0                                                        |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               fifo                                                           |    <0.001 |
|                 comp1.core_instance1                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     inst_fifo_gen                                            |    <0.001 |
|                       gconvfifo.rf                                           |    <0.001 |
|                         grf.rf                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                             grss.rsts                                        |    <0.001 |
|                             rpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                             gwss.wsts                                        |    <0.001 |
|                             wpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                              |    <0.001 |
|                             gdm.dm_gen.dm                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                               |    <0.001 |
|                               RAM_reg_0_15_6_7                               |    <0.001 |
|             dual_port_ram1                                                   |    <0.001 |
|               comp3.core_instance3                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   inst_blk_mem_gen                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                       valid.cstr                                             |    <0.001 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           prim_init.ram                                      |    <0.001 |
|             logical                                                          |    <0.001 |
|             monostable1_x0                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             monostable2                                                      |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             mux                                                              |    <0.001 |
|             outputregister                                                   |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               subsystem10_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem11_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem12_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem13                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem14_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem1_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem2_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem5                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem6                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem7                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem8                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem9_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|             picoblaze6                                                       |     0.003 |
|               address_loop[0].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut                 |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut                  |    <0.001 |
|               alu_decode0_lut                                                |    <0.001 |
|               alu_decode1_lut                                                |    <0.001 |
|               alu_decode2_lut                                                |    <0.001 |
|               carry_flag_lut                                                 |    <0.001 |
|               data_path_loop[0].arith_logical_lut                            |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[1].arith_logical_lut                            |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[2].arith_logical_lut                            |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[3].arith_logical_lut                            |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[4].arith_logical_lut                            |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[5].arith_logical_lut                            |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[6].arith_logical_lut                            |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[7].arith_logical_lut                            |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                            |    <0.001 |
|               int_enable_type_lut                                            |    <0.001 |
|               lower_reg_banks                                                |    <0.001 |
|               move_type_lut                                                  |    <0.001 |
|               pc_mode1_lut                                                   |    <0.001 |
|               push_pop_lut                                                   |    <0.001 |
|               read_strobe_lut                                                |    <0.001 |
|               register_enable_lut                                            |    <0.001 |
|               register_enable_type_lut                                       |    <0.001 |
|               reset_lut                                                      |    <0.001 |
|               stack_ram_high                                                 |    <0.001 |
|               stack_ram_low                                                  |    <0.001 |
|               t_state_lut                                                    |    <0.001 |
|               upper_reg_banks                                                |    <0.001 |
|               use_zero_flag_lut                                              |    <0.001 |
|           latch                                                              |    <0.001 |
|             register2                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|           levelmonitor                                                       |    <0.001 |
|             addsub                                                           |    <0.001 |
|               comp3.core_instance3                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   xst_addsub                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                             |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|             addsub1                                                          |    <0.001 |
|               comp4.core_instance4                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   xst_addsub                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                             |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|             counter                                                          |    <0.001 |
|               comp11.core_instance11                                         |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_synth                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_counter                            |    <0.001 |
|                       the_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|             counter1                                                         |    <0.001 |
|             monostable                                                       |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             monostable1_x0                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             register1                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register2                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register3                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register_x0                                                      |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             relational                                                       |    <0.001 |
|           levelmonitor1                                                      |    <0.001 |
|             addsub1                                                          |    <0.001 |
|               comp4.core_instance4                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   xst_addsub                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                             |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|             monostable1_x0                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             register2                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register3                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             relational                                                       |    <0.001 |
|           logical                                                            |    <0.001 |
|           logical1                                                           |    <0.001 |
|           logical10                                                          |    <0.001 |
|           logical11                                                          |    <0.001 |
|           logical2                                                           |    <0.001 |
|           logical3                                                           |    <0.001 |
|           logical4                                                           |    <0.001 |
|           logical6                                                           |    <0.001 |
|           logical7                                                           |    <0.001 |
|           loranpulsedetect                                                   |     0.001 |
|             fastlevelmonitor                                                 |    <0.001 |
|               addsub                                                         |    <0.001 |
|                 comp5.core_instance5                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|               addsub1                                                        |    <0.001 |
|                 comp1.core_instance1                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|               counter                                                        |    <0.001 |
|                 comp2.core_instance2                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     i_synth                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                          |    <0.001 |
|                         the_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|               monostable                                                     |    <0.001 |
|                 delay1                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|               register1                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               register_x0                                                    |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|             lorantrigger                                                     |    <0.001 |
|               relational                                                     |    <0.001 |
|             lranpass                                                         |     0.001 |
|               addsub                                                         |    <0.001 |
|                 comp5.core_instance5                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub1                                                        |    <0.001 |
|                 comp5.core_instance5                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub10                                                       |    <0.001 |
|                 comp6.core_instance6                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub11                                                       |    <0.001 |
|                 comp7.core_instance7                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub12                                                       |    <0.001 |
|                 comp6.core_instance6                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub2                                                        |    <0.001 |
|                 comp8.core_instance8                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|               addsub3                                                        |    <0.001 |
|                 comp9.core_instance9                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub4                                                        |    <0.001 |
|                 comp9.core_instance9                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub5                                                        |    <0.001 |
|                 comp9.core_instance9                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub6                                                        |    <0.001 |
|                 comp9.core_instance9                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub7                                                        |    <0.001 |
|                 comp5.core_instance5                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub8                                                        |    <0.001 |
|                 comp5.core_instance5                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               addsub9                                                        |    <0.001 |
|                 comp6.core_instance6                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay10                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay11                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay12                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay13                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay14                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay15                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay16                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay17                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay18                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay19                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay2                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay20                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay21                                                        |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay3                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay4                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay5                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay6                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay7                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay8                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay9                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|           monostable                                                         |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|           monostable1_x0                                                     |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|           monostable2                                                        |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|           monostable3                                                        |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|           monostable4                                                        |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|           monostable5                                                        |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|           monostable7                                                        |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|           mux                                                                |    <0.001 |
|           mux1                                                               |    <0.001 |
|           mux2                                                               |    <0.001 |
|           mux3                                                               |    <0.001 |
|           mux4                                                               |    <0.001 |
|           mux5                                                               |    <0.001 |
|           notrips                                                            |    <0.001 |
|             synth_reg_inst                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                              |    <0.001 |
|           register1                                                          |    <0.001 |
|             synth_reg_inst                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                              |    <0.001 |
|           register_x0                                                        |    <0.001 |
|             synth_reg_inst                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                              |    <0.001 |
|           relational                                                         |    <0.001 |
|           relational1                                                        |    <0.001 |
|           relational2                                                        |    <0.001 |
|           relational3                                                        |    <0.001 |
|           ssbmodulator                                                       |    <0.001 |
|             accumulator                                                      |    <0.001 |
|             addsub                                                           |    <0.001 |
|               comp10.core_instance10                                         |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   xst_addsub                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                             |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|                           i_q.i_simple.qreg                                  |    <0.001 |
|             addsub1                                                          |    <0.001 |
|               comp11.core_instance11                                         |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   xst_addsub                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                             |    <0.001 |
|                       no_pipelining.the_addsub                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                 |    <0.001 |
|             counter1                                                         |    <0.001 |
|               comp12.core_instance12                                         |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_synth                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_counter                            |    <0.001 |
|                       the_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|             delay                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             delay1                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             delay2                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             latch                                                            |    <0.001 |
|               register2                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|             logical                                                          |    <0.001 |
|             logical1                                                         |    <0.001 |
|             logical10                                                        |    <0.001 |
|             logical2                                                         |    <0.001 |
|             logical3                                                         |    <0.001 |
|             logical4                                                         |    <0.001 |
|             logical6                                                         |    <0.001 |
|             logical7                                                         |    <0.001 |
|             logical8                                                         |    <0.001 |
|             monostable1_x0                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             monostable2                                                      |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             monostable3                                                      |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             rampgen                                                          |    <0.001 |
|               accumulator                                                    |    <0.001 |
|             register_x0                                                      |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             subsystem                                                        |    <0.001 |
|               addsub                                                         |    <0.001 |
|                 comp12.core_instance12                                       |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     xst_addsub                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                           |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|               logical                                                        |    <0.001 |
|               relational                                                     |    <0.001 |
|               relational1                                                    |    <0.001 |
|           subsystem1_x0                                                      |    <0.001 |
|             monostable2                                                      |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             register2                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             subsystem1_x0                                                    |    <0.001 |
|               monostable1_x0                                                 |    <0.001 |
|                 delay1                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|               monostable2                                                    |    <0.001 |
|                 delay1                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|               register1                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|               register_x0                                                    |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|           subsystem2_x0                                                      |    <0.001 |
|             adcvalue                                                         |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             counter1                                                         |    <0.001 |
|               comp12.core_instance12                                         |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_synth                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_counter                            |    <0.001 |
|                       the_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                               |    <0.001 |
|                             i_q.i_simple.qreg                                |    <0.001 |
|             delay                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             latch                                                            |    <0.001 |
|               register2                                                      |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|             monostable                                                       |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             mux                                                              |    <0.001 |
|             relational                                                       |    <0.001 |
|             relational1                                                      |    <0.001 |
|           subsystem4_x1                                                      |    <0.001 |
|             monostable                                                       |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             monostable1_x0                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|             mux                                                              |    <0.001 |
|             pcmclock                                                         |    <0.001 |
|               counter                                                        |    <0.001 |
|                 comp4.core_instance4                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     i_synth                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                          |    <0.001 |
|                         the_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                             |    <0.001 |
|                               i_q.i_simple.qreg                              |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               monostable1_x0                                                 |    <0.001 |
|                 delay1                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                               |    <0.001 |
|                     partial_one.last_srlc33e                                 |    <0.001 |
|               relational                                                     |    <0.001 |
|               relational1                                                    |    <0.001 |
|             register1                                                        |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             register_x0                                                      |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|           tonedetect                                                         |     0.003 |
|             delay                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                   |    <0.001 |
|                 partial_one.last_srlc33e                                     |    <0.001 |
|             mult                                                             |    <0.001 |
|               comp2.core_instance2                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   i_mult                                                     |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                      |    <0.001 |
|             mux                                                              |    <0.001 |
|             outputregister                                                   |    <0.001 |
|               subsystem10_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem11_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem12_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem13                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem14_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem15                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem16                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem17_x1                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem18_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem19_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem20_x1                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem25                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem26                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem2_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem3_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem5                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem6                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem7                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem8                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem9_x0                                                  |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|             picoblaze6                                                       |     0.003 |
|               address_loop[0].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut                 |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut                  |    <0.001 |
|               alu_decode0_lut                                                |    <0.001 |
|               alu_decode1_lut                                                |    <0.001 |
|               alu_decode2_lut                                                |    <0.001 |
|               carry_flag_lut                                                 |    <0.001 |
|               data_path_loop[0].arith_logical_lut                            |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[1].arith_logical_lut                            |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[2].arith_logical_lut                            |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[3].arith_logical_lut                            |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[4].arith_logical_lut                            |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[5].arith_logical_lut                            |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[6].arith_logical_lut                            |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[7].arith_logical_lut                            |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                            |    <0.001 |
|               int_enable_type_lut                                            |    <0.001 |
|               lower_reg_banks                                                |    <0.001 |
|               move_type_lut                                                  |    <0.001 |
|               pc_mode1_lut                                                   |    <0.001 |
|               push_pop_lut                                                   |    <0.001 |
|               register_enable_lut                                            |    <0.001 |
|               register_enable_type_lut                                       |    <0.001 |
|               reset_lut                                                      |    <0.001 |
|               stack_ram_high                                                 |    <0.001 |
|               stack_ram_low                                                  |    <0.001 |
|               t_state_lut                                                    |    <0.001 |
|               upper_reg_banks                                                |    <0.001 |
|               use_zero_flag_lut                                              |    <0.001 |
|             register_x0                                                      |    <0.001 |
|               synth_reg_inst                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                            |    <0.001 |
|             rom                                                              |    <0.001 |
|               comp2.core_instance2                                           |    <0.001 |
|                 U0                                                           |    <0.001 |
|                   inst_blk_mem_gen                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                     |    <0.001 |
|                       valid.cstr                                             |    <0.001 |
|                         ramloop[0].ram.r                                     |    <0.001 |
|                           prim_init.ram                                      |    <0.001 |
|           touch1                                                             |    <0.001 |
|             synth_reg_inst                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                              |    <0.001 |
|           touch2                                                             |    <0.001 |
|             synth_reg_inst                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                              |    <0.001 |
|           touch3                                                             |    <0.001 |
|             synth_reg_inst                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                              |    <0.001 |
|           touch4                                                             |    <0.001 |
|             synth_reg_inst                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                              |    <0.001 |
|           user_interface                                                     |     0.003 |
|             buffer2                                                          |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               fifo                                                           |    <0.001 |
|                 comp1.core_instance1                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     inst_fifo_gen                                            |    <0.001 |
|                       gconvfifo.rf                                           |    <0.001 |
|                         grf.rf                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                             grss.rsts                                        |    <0.001 |
|                             rpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                             gwss.wsts                                        |    <0.001 |
|                             wpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                              |    <0.001 |
|                             gdm.dm_gen.dm                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                               |    <0.001 |
|                               RAM_reg_0_15_6_7                               |    <0.001 |
|             buffer3                                                          |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               fifo                                                           |    <0.001 |
|                 comp1.core_instance1                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     inst_fifo_gen                                            |    <0.001 |
|                       gconvfifo.rf                                           |    <0.001 |
|                         grf.rf                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                             grss.rsts                                        |    <0.001 |
|                             rpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                             gwss.wsts                                        |    <0.001 |
|                             wpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                              |    <0.001 |
|                             gdm.dm_gen.dm                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                               |    <0.001 |
|                               RAM_reg_0_15_6_7                               |    <0.001 |
|             buffer_x0                                                        |    <0.001 |
|               delay                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               fifo                                                           |    <0.001 |
|                 comp1.core_instance1                                         |    <0.001 |
|                   U0                                                         |    <0.001 |
|                     inst_fifo_gen                                            |    <0.001 |
|                       gconvfifo.rf                                           |    <0.001 |
|                         grf.rf                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                             grss.rsts                                        |    <0.001 |
|                             rpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                             gwss.wsts                                        |    <0.001 |
|                             wpntr                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                              |    <0.001 |
|                             gdm.dm_gen.dm                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                               |    <0.001 |
|                               RAM_reg_0_15_6_7                               |    <0.001 |
|             inverter                                                         |    <0.001 |
|             mux1                                                             |    <0.001 |
|             outputregister                                                   |    <0.001 |
|               delay1                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay2                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               delay4                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                 |    <0.001 |
|                   partial_one.last_srlc33e                                   |    <0.001 |
|               logical4                                                       |    <0.001 |
|               relational6                                                    |    <0.001 |
|               relational8                                                    |    <0.001 |
|               subsystem                                                      |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem13                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem14_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem15                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem16                                                    |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem19_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem1_x0                                                  |    <0.001 |
|                 pulse2                                                       |    <0.001 |
|                   register_x0                                                |    <0.001 |
|                     synth_reg_inst                                           |    <0.001 |
|                       latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|                 register2                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|                 register3                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem21_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem23_x0                                                 |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem5                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem6                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem7                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|               subsystem8                                                     |    <0.001 |
|                 register1                                                    |    <0.001 |
|                   synth_reg_inst                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                        |    <0.001 |
|             picoblaze1                                                       |     0.003 |
|               address_loop[0].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut                 |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut                  |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut                  |    <0.001 |
|               alu_decode0_lut                                                |    <0.001 |
|               alu_decode1_lut                                                |    <0.001 |
|               alu_decode2_lut                                                |    <0.001 |
|               carry_flag_lut                                                 |    <0.001 |
|               data_path_loop[0].arith_logical_lut                            |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[1].arith_logical_lut                            |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[2].arith_logical_lut                            |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[3].arith_logical_lut                            |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[4].arith_logical_lut                            |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[5].arith_logical_lut                            |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[6].arith_logical_lut                            |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                            |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut            |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut                    |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut                  |    <0.001 |
|               data_path_loop[7].arith_logical_lut                            |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                            |    <0.001 |
|               int_enable_type_lut                                            |    <0.001 |
|               lower_reg_banks                                                |    <0.001 |
|               move_type_lut                                                  |    <0.001 |
|               pc_mode1_lut                                                   |    <0.001 |
|               push_pop_lut                                                   |    <0.001 |
|               read_strobe_lut                                                |    <0.001 |
|               register_enable_lut                                            |    <0.001 |
|               register_enable_type_lut                                       |    <0.001 |
|               reset_lut                                                      |    <0.001 |
|               stack_ram_high                                                 |    <0.001 |
|               stack_ram_low                                                  |    <0.001 |
|               t_state_lut                                                    |    <0.001 |
|               upper_reg_banks                                                |    <0.001 |
|               use_zero_flag_lut                                              |    <0.001 |
|             subsystem1_x0                                                    |    <0.001 |
|               logical1                                                       |    <0.001 |
|               register_x0                                                    |    <0.001 |
|                 synth_reg_inst                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                          |    <0.001 |
|     one_clock_pulse_0                                                        |    <0.001 |
|       inst                                                                   |    <0.001 |
|     processing_system7_0                                                     |     0.637 |
|       inst                                                                   |     0.637 |
|     rst_clk_wiz_0_49M                                                        |    <0.001 |
|       U0                                                                     |    <0.001 |
|         EXT_LPF                                                              |    <0.001 |
|         SEQ                                                                  |    <0.001 |
|           SEQ_COUNTER                                                        |    <0.001 |
|     util_vector_logic_0                                                      |     0.000 |
|     xlconstant_3                                                             |     0.000 |
|     xlconstant_4                                                             |     0.000 |
|     xlconstant_5                                                             |     0.000 |
|     xlslice_0                                                                |     0.000 |
|     xlslice_1                                                                |     0.000 |
|     xlslice_2                                                                |     0.000 |
+------------------------------------------------------------------------------+-----------+


