// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sinh_cosh_range_redu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        d,
        ap_return
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] d;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] cordic_hyperb_table_s_address0;
reg    cordic_hyperb_table_s_ce0;
wire   [123:0] cordic_hyperb_table_s_q0;
wire   [0:0] p_Result_41_fu_287_p3;
reg   [0:0] p_Result_41_reg_1399;
wire   [0:0] tmp_11_fu_344_p2;
reg   [0:0] tmp_11_reg_1404;
wire   [0:0] tmp_s_fu_350_p2;
reg   [0:0] tmp_s_reg_1408;
wire   [0:0] tmp_1_fu_356_p2;
reg   [0:0] tmp_1_reg_1412;
wire   [45:0] r_V_9_fu_440_p3;
reg   [45:0] r_V_9_reg_1416;
wire   [31:0] ret_i_i6_fu_459_p1;
wire   [31:0] ret_i_i4_fu_471_p1;
wire   [84:0] grp_big_mult_v3small_fu_243_ap_return;
reg   [84:0] p_Val2_12_reg_1431;
wire    ap_CS_fsm_state2;
wire    grp_big_mult_v3small_fu_243_ap_ready;
wire    grp_big_mult_v3small_fu_243_ap_done;
reg   [7:0] ret_V_6_reg_1436;
reg   [38:0] prod_dec_V_reg_1442;
wire   [38:0] tmp_z_V_fu_506_p1;
wire    ap_CS_fsm_state3;
wire    grp_big_mult_v3small_1_fu_248_ap_ready;
wire    grp_big_mult_v3small_1_fu_248_ap_done;
wire   [5:0] k1_fu_520_p2;
reg   [5:0] k1_reg_1455;
wire    ap_CS_fsm_state4;
wire   [38:0] tx_V_fu_614_p3;
reg   [38:0] tx_V_reg_1460;
wire   [0:0] exitcond_i_fu_514_p2;
wire   [38:0] ty_V_fu_654_p3;
reg   [38:0] ty_V_reg_1465;
wire   [38:0] tmp_V_fu_667_p2;
reg   [38:0] tmp_V_reg_1475;
wire   [38:0] tmp_V_3_fu_673_p2;
reg   [38:0] tmp_V_3_reg_1480;
wire   [31:0] two_p_plus_k_fu_726_p1;
wire   [31:0] two_p_minus_k_fu_742_p1;
wire   [38:0] tz_V_fu_774_p3;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_2_fu_782_p2;
reg   [0:0] tmp_2_reg_1502;
wire    ap_CS_fsm_state6;
wire   [0:0] p_Result_46_fu_788_p3;
reg   [0:0] p_Result_46_reg_1507;
reg   [38:0] m_6_reg_1512;
reg   [0:0] tmp_58_reg_1517;
wire   [7:0] tmp_59_fu_1019_p1;
reg   [7:0] tmp_59_reg_1522;
wire   [0:0] tmp_28_fu_1023_p2;
reg   [0:0] tmp_28_reg_1527;
wire   [0:0] p_Result_49_fu_1029_p3;
reg   [0:0] p_Result_49_reg_1532;
reg   [38:0] m_7_reg_1537;
reg   [0:0] tmp_70_reg_1542;
wire   [7:0] tmp_71_fu_1260_p1;
reg   [7:0] tmp_71_reg_1547;
wire   [31:0] x_fu_1312_p3;
reg   [31:0] x_reg_1552;
wire    ap_CS_fsm_state7;
wire   [31:0] y_fu_1367_p3;
reg   [31:0] y_reg_1557;
wire   [31:0] grp_fu_253_p2;
reg   [31:0] sinhkln2_reg_1562;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_257_p2;
reg   [31:0] coshkln2_reg_1567;
wire   [31:0] grp_fu_261_p2;
reg   [31:0] tmp_50_reg_1572;
wire    ap_CS_fsm_state10;
wire   [31:0] grp_fu_265_p2;
reg   [31:0] tmp_51_reg_1577;
wire    grp_big_mult_v3small_fu_243_ap_start;
wire    grp_big_mult_v3small_fu_243_ap_idle;
wire    grp_big_mult_v3small_1_fu_248_ap_start;
wire    grp_big_mult_v3small_1_fu_248_ap_idle;
wire   [77:0] grp_big_mult_v3small_1_fu_248_ap_return;
wire   [38:0] ap_phi_mux_p_Val2_4_phi_fu_188_p4;
reg   [38:0] p_Val2_4_reg_185;
reg   [38:0] tmp_V_16_reg_195;
reg   [38:0] tmp_V_17_reg_207;
reg   [5:0] k1_0_i_reg_219;
reg   [31:0] ap_phi_mux_s_out_write_assign_phi_fu_233_p8;
reg   [31:0] s_out_write_assign_reg_230;
wire   [31:0] ret_i_i5_fu_1389_p1;
wire    ap_CS_fsm_state14;
reg    grp_big_mult_v3small_fu_243_ap_start_reg;
reg    grp_big_mult_v3small_1_fu_248_ap_start_reg;
wire  signed [63:0] tmp_24_fu_662_p1;
reg   [31:0] grp_fu_253_p0;
reg   [31:0] grp_fu_253_p1;
wire    ap_CS_fsm_state11;
wire   [31:0] grp_fu_257_p0;
wire   [31:0] grp_fu_257_p1;
wire    ap_CS_fsm_state9;
wire   [31:0] tmp_9_fu_269_p0;
reg   [38:0] grp_fu_274_p1;
wire   [31:0] p_Val2_8_fu_283_p1;
wire   [30:0] tmp_fu_309_p1;
wire   [31:0] p_Result_42_fu_313_p3;
wire   [7:0] tmp_V_14_fu_295_p4;
wire   [22:0] tmp_V_15_fu_305_p1;
wire   [0:0] notrhs_fu_332_p2;
wire   [0:0] notlhs_fu_326_p2;
wire   [0:0] tmp_6_fu_338_p2;
wire   [0:0] tmp_9_fu_269_p2;
wire   [39:0] t_f_V_fu_362_p4;
wire   [8:0] tmp_i_i_cast5_fu_376_p1;
wire   [8:0] sh_assign_fu_380_p2;
wire   [7:0] tmp_i_fu_394_p2;
wire   [0:0] isNeg_fu_386_p3;
wire  signed [8:0] tmp_i_cast_fu_400_p1;
wire   [8:0] ush_fu_404_p3;
wire  signed [31:0] sh_assign_2_cast_fu_412_p1;
wire   [39:0] tmp_i_cast_32_fu_420_p1;
wire   [39:0] r_V_4_fu_424_p2;
wire   [45:0] t_f_V_1_cast_fu_372_p1;
wire   [45:0] tmp_i_31_fu_416_p1;
wire   [45:0] r_V_4_cast_fu_430_p1;
wire   [45:0] r_V_5_fu_434_p2;
wire   [31:0] p_Result_44_fu_449_p4;
wire   [31:0] p_Result_43_fu_463_p3;
wire   [36:0] ssdm_int_V_write_ass_fu_496_p4;
wire   [3:0] p_lshr_f_cast_fu_526_p4;
wire   [6:0] k1_0_i_cast_fu_510_p1;
wire   [6:0] tmp_1_cast_fu_536_p1;
wire  signed [6:0] tmp_19_fu_540_p2;
wire   [6:0] k_fu_546_p2;
wire   [0:0] isNeg_1_fu_552_p3;
wire   [6:0] tmp_20_fu_560_p2;
wire   [6:0] k_3_fu_566_p3;
wire  signed [31:0] k_1_cast_fu_574_p1;
wire   [38:0] tmp_21_fu_578_p1;
wire   [38:0] r_V_fu_582_p2;
wire   [38:0] r_V_1_fu_588_p2;
wire   [38:0] r_V_10_fu_594_p3;
wire   [0:0] grp_fu_274_p3;
wire   [38:0] ret_V_1_i_fu_602_p2;
wire   [38:0] ret_V_i7_fu_608_p2;
wire   [38:0] r_V_2_fu_622_p2;
wire   [38:0] r_V_3_fu_628_p2;
wire   [38:0] r_V_11_fu_634_p3;
wire   [38:0] ret_V_1_i1_fu_642_p2;
wire   [38:0] ret_V_i_fu_648_p2;
wire   [6:0] tmp_49_fu_689_p4;
wire   [0:0] tmp_48_fu_684_p2;
wire   [6:0] tmp_67_cast_fu_698_p2;
wire   [6:0] two_p_minus_s_exp_V_fu_704_p3;
wire   [7:0] two_p_plus_s_exp_V_fu_679_p2;
wire   [31:0] p_Result_52_fu_716_p4;
wire   [7:0] two_p_minus_s_exp_V_s_fu_712_p1;
wire   [31:0] p_Result_53_fu_732_p4;
wire   [36:0] tmp_52_fu_748_p4;
wire   [38:0] z_s_V_fu_758_p1;
wire   [38:0] ret_V_i1_fu_768_p2;
wire   [38:0] ret_V_4_i_fu_762_p2;
wire   [38:0] tmp_V_18_fu_796_p3;
reg   [38:0] p_Result_s_fu_803_p4;
wire   [63:0] p_Result_47_fu_813_p3;
reg   [63:0] tmp_4_fu_821_p3;
wire   [31:0] l_fu_829_p1;
wire   [31:0] tmp_5_fu_833_p2;
wire   [31:0] lsb_index_fu_839_p2;
wire   [30:0] tmp_34_fu_845_p4;
wire   [5:0] tmp_35_fu_861_p1;
wire   [5:0] tmp_37_fu_865_p2;
wire   [38:0] tmp_42_fu_871_p1;
wire   [38:0] tmp_43_fu_875_p2;
wire   [38:0] p_Result_27_fu_881_p2;
wire   [0:0] icmp_fu_855_p2;
wire   [0:0] tmp_12_fu_887_p2;
wire   [0:0] tmp_56_fu_899_p3;
wire   [0:0] p_Result_5_fu_913_p3;
wire   [0:0] rev_fu_907_p2;
wire   [0:0] tmp_13_fu_921_p2;
wire   [0:0] a_fu_893_p2;
wire   [0:0] tmp_3_fu_927_p2;
wire   [31:0] tmp_17_fu_947_p2;
wire   [38:0] tmp_18_fu_953_p1;
wire   [31:0] tmp_23_fu_963_p2;
wire   [38:0] tmp_25_fu_969_p1;
wire   [0:0] tmp_16_fu_941_p2;
wire   [38:0] tmp_22_fu_957_p2;
wire   [38:0] tmp_26_fu_973_p2;
wire   [38:0] p_in1_fu_979_p3;
wire   [31:0] tmp_15_fu_933_p3;
wire   [39:0] tmp_42_cast_fu_991_p1;
wire   [39:0] m_cast_fu_987_p1;
wire   [39:0] m_fu_995_p2;
wire   [38:0] tmp_V_19_fu_1037_p3;
reg   [38:0] p_Result_9_fu_1044_p4;
wire   [63:0] p_Result_50_fu_1054_p3;
reg   [63:0] tmp_29_fu_1062_p3;
wire   [31:0] l_1_fu_1070_p1;
wire   [31:0] tmp_30_fu_1074_p2;
wire   [31:0] lsb_index_1_fu_1080_p2;
wire   [30:0] tmp_63_fu_1086_p4;
wire   [5:0] tmp_64_fu_1102_p1;
wire   [5:0] tmp_65_fu_1106_p2;
wire   [38:0] tmp_66_fu_1112_p1;
wire   [38:0] tmp_67_fu_1116_p2;
wire   [38:0] p_Result_31_fu_1122_p2;
wire   [0:0] icmp1_fu_1096_p2;
wire   [0:0] tmp_31_fu_1128_p2;
wire   [0:0] tmp_69_fu_1140_p3;
wire   [0:0] p_Result_32_fu_1154_p3;
wire   [0:0] rev1_fu_1148_p2;
wire   [0:0] tmp_32_fu_1162_p2;
wire   [0:0] a_1_fu_1134_p2;
wire   [0:0] tmp_10_fu_1168_p2;
wire   [31:0] tmp_38_fu_1188_p2;
wire   [38:0] tmp_39_fu_1194_p1;
wire   [31:0] tmp_41_fu_1204_p2;
wire   [38:0] tmp_44_fu_1210_p1;
wire   [0:0] tmp_36_fu_1182_p2;
wire   [38:0] tmp_40_fu_1198_p2;
wire   [38:0] tmp_45_fu_1214_p2;
wire   [38:0] p_in_fu_1220_p3;
wire   [31:0] tmp_33_fu_1174_p3;
wire   [39:0] tmp_62_cast_fu_1232_p1;
wire   [39:0] m_4_cast_fu_1228_p1;
wire   [39:0] m_2_fu_1236_p2;
wire   [7:0] tmp_7_fu_1274_p2;
wire   [7:0] tmp_5_cast_cast_fu_1267_p3;
wire   [7:0] p_Repl2_7_trunc_fu_1279_p2;
wire   [63:0] m_8_cast_fu_1264_p1;
wire   [8:0] tmp_8_fu_1285_p3;
wire   [63:0] p_Result_48_fu_1292_p5;
wire   [31:0] tmp_60_fu_1304_p1;
wire   [31:0] tmp_27_fu_1308_p1;
wire   [7:0] tmp_14_fu_1329_p2;
wire   [7:0] tmp_12_cast_cast_fu_1322_p3;
wire   [7:0] p_Repl2_10_trunc_fu_1334_p2;
wire   [63:0] m_9_cast_fu_1319_p1;
wire   [8:0] tmp_46_fu_1340_p3;
wire   [63:0] p_Result_51_fu_1347_p5;
wire   [31:0] tmp_72_fu_1359_p1;
wire   [31:0] tmp_47_fu_1363_p1;
wire   [31:0] p_Val2_22_fu_1374_p1;
wire   [30:0] tmp_73_fu_1378_p1;
wire   [31:0] p_Result_54_fu_1382_p3;
reg   [1:0] grp_fu_253_opcode;
reg   [31:0] ap_return_preg;
reg   [13:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_big_mult_v3small_fu_243_ap_start_reg = 1'b0;
#0 grp_big_mult_v3small_1_fu_248_ap_start_reg = 1'b0;
#0 ap_return_preg = 32'd0;
end

sinh_cosh_range_redu_cordic_hyperb_table_s #(
    .DataWidth( 124 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
cordic_hyperb_table_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cordic_hyperb_table_s_address0),
    .ce0(cordic_hyperb_table_s_ce0),
    .q0(cordic_hyperb_table_s_q0)
);

big_mult_v3small grp_big_mult_v3small_fu_243(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_big_mult_v3small_fu_243_ap_start),
    .ap_done(grp_big_mult_v3small_fu_243_ap_done),
    .ap_idle(grp_big_mult_v3small_fu_243_ap_idle),
    .ap_ready(grp_big_mult_v3small_fu_243_ap_ready),
    .a_V(r_V_9_reg_1416),
    .ap_return(grp_big_mult_v3small_fu_243_ap_return)
);

big_mult_v3small_1 grp_big_mult_v3small_1_fu_248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_big_mult_v3small_1_fu_248_ap_start),
    .ap_done(grp_big_mult_v3small_1_fu_248_ap_done),
    .ap_idle(grp_big_mult_v3small_1_fu_248_ap_idle),
    .ap_ready(grp_big_mult_v3small_1_fu_248_ap_ready),
    .a_V(prod_dec_V_reg_1442),
    .ap_return(grp_big_mult_v3small_1_fu_248_ap_return)
);

LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
LRupdateHLS_faddfsub_32ns_32ns_32_4_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_253_p0),
    .din1(grp_fu_253_p1),
    .opcode(grp_fu_253_opcode),
    .ce(1'b1),
    .dout(grp_fu_253_p2)
);

LRupdateHLS_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
LRupdateHLS_fadd_32ns_32ns_32_4_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_257_p0),
    .din1(grp_fu_257_p1),
    .ce(1'b1),
    .dout(grp_fu_257_p2)
);

LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(coshkln2_reg_1567),
    .din1(y_reg_1557),
    .ce(1'b1),
    .dout(grp_fu_261_p2)
);

LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
LRupdateHLS_fmul_32ns_32ns_32_2_max_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sinhkln2_reg_1562),
    .din1(x_reg_1552),
    .ce(1'b1),
    .dout(grp_fu_265_p2)
);

LRupdateHLS_fcmp_32ns_32ns_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
LRupdateHLS_fcmp_32ns_32ns_1_1_1_U7(
    .din0(tmp_9_fu_269_p0),
    .din1(32'd1119016188),
    .opcode(5'd2),
    .dout(tmp_9_fu_269_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_return_preg <= ap_phi_mux_s_out_write_assign_phi_fu_233_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_big_mult_v3small_1_fu_248_ap_start_reg <= 1'b0;
    end else begin
        if (((grp_big_mult_v3small_fu_243_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_big_mult_v3small_1_fu_248_ap_start_reg <= 1'b1;
        end else if ((grp_big_mult_v3small_1_fu_248_ap_ready == 1'b1)) begin
            grp_big_mult_v3small_1_fu_248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_big_mult_v3small_fu_243_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_1_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_big_mult_v3small_fu_243_ap_start_reg <= 1'b1;
        end else if ((grp_big_mult_v3small_fu_243_ap_ready == 1'b1)) begin
            grp_big_mult_v3small_fu_243_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        k1_0_i_reg_219 <= k1_reg_1455;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_big_mult_v3small_1_fu_248_ap_done == 1'b1))) begin
        k1_0_i_reg_219 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Val2_4_reg_185 <= tz_V_fu_774_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_big_mult_v3small_1_fu_248_ap_done == 1'b1))) begin
        p_Val2_4_reg_185 <= tmp_z_V_fu_506_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_356_p2 == 1'd1) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        s_out_write_assign_reg_230 <= d;
    end else if (((tmp_1_reg_1412 == 1'd0) & (tmp_s_reg_1408 == 1'd0) & (tmp_11_reg_1404 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        s_out_write_assign_reg_230 <= ret_i_i5_fu_1389_p1;
    end else if (((tmp_s_fu_350_p2 == 1'd1) & (tmp_11_fu_344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        s_out_write_assign_reg_230 <= ret_i_i6_fu_459_p1;
    end else if (((tmp_11_fu_344_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        s_out_write_assign_reg_230 <= ret_i_i4_fu_471_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_V_16_reg_195 <= ty_V_reg_1465;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_big_mult_v3small_1_fu_248_ap_done == 1'b1))) begin
        tmp_V_16_reg_195 <= 39'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_V_17_reg_207 <= tx_V_reg_1460;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_big_mult_v3small_1_fu_248_ap_done == 1'b1))) begin
        tmp_V_17_reg_207 <= 39'd165962277312;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        coshkln2_reg_1567 <= grp_fu_257_p2;
        sinhkln2_reg_1562 <= grp_fu_253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k1_reg_1455 <= k1_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        m_6_reg_1512 <= {{m_fu_995_p2[39:1]}};
        m_7_reg_1537 <= {{m_2_fu_1236_p2[39:1]}};
        p_Result_46_reg_1507 <= tmp_V_17_reg_207[32'd38];
        p_Result_49_reg_1532 <= tmp_V_16_reg_195[32'd38];
        tmp_28_reg_1527 <= tmp_28_fu_1023_p2;
        tmp_2_reg_1502 <= tmp_2_fu_782_p2;
        tmp_58_reg_1517 <= m_fu_995_p2[32'd25];
        tmp_59_reg_1522 <= tmp_59_fu_1019_p1;
        tmp_70_reg_1542 <= m_2_fu_1236_p2[32'd25];
        tmp_71_reg_1547 <= tmp_71_fu_1260_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_Result_41_reg_1399 <= p_Val2_8_fu_283_p1[32'd31];
        tmp_11_reg_1404 <= tmp_11_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_big_mult_v3small_fu_243_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_12_reg_1431 <= grp_big_mult_v3small_fu_243_ap_return;
        prod_dec_V_reg_1442 <= {{grp_big_mult_v3small_fu_243_ap_return[76:38]}};
        ret_V_6_reg_1436 <= {{grp_big_mult_v3small_fu_243_ap_return[84:77]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_V_9_reg_1416 <= r_V_9_fu_440_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_1_reg_1412 <= tmp_1_fu_356_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_50_reg_1572 <= grp_fu_261_p2;
        tmp_51_reg_1577 <= grp_fu_265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_V_3_reg_1480 <= tmp_V_3_fu_673_p2;
        tmp_V_reg_1475 <= tmp_V_fu_667_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_11_fu_344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_s_reg_1408 <= tmp_s_fu_350_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tx_V_reg_1460 <= tx_V_fu_614_p3;
        ty_V_reg_1465 <= ty_V_fu_654_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_reg_1552 <= x_fu_1312_p3;
        y_reg_1557 <= y_fu_1367_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_1412 == 1'd0) & (tmp_s_reg_1408 == 1'd0) & (tmp_11_reg_1404 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_phi_mux_s_out_write_assign_phi_fu_233_p8 = ret_i_i5_fu_1389_p1;
    end else begin
        ap_phi_mux_s_out_write_assign_phi_fu_233_p8 = s_out_write_assign_reg_230;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_return = ap_phi_mux_s_out_write_assign_phi_fu_233_p8;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cordic_hyperb_table_s_ce0 = 1'b1;
    end else begin
        cordic_hyperb_table_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_i_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        grp_fu_253_opcode = 2'd1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_253_opcode = 2'd0;
    end else begin
        grp_fu_253_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_253_p0 = tmp_50_reg_1572;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_253_p0 = two_p_plus_k_fu_726_p1;
    end else begin
        grp_fu_253_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_253_p1 = tmp_51_reg_1577;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_253_p1 = two_p_minus_k_fu_742_p1;
    end else begin
        grp_fu_253_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_274_p1 = p_Val2_4_reg_185;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_274_p1 = ap_phi_mux_p_Val2_4_phi_fu_188_p4;
    end else begin
        grp_fu_274_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & ((tmp_11_fu_344_p2 == 1'd1) | ((tmp_1_fu_356_p2 == 1'd1) | (tmp_s_fu_350_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((tmp_1_fu_356_p2 == 1'd0) & (tmp_s_fu_350_p2 == 1'd0) & (tmp_11_fu_344_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_big_mult_v3small_fu_243_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_big_mult_v3small_1_fu_248_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond_i_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_1_fu_1134_p2 = (tmp_31_fu_1128_p2 & icmp1_fu_1096_p2);

assign a_fu_893_p2 = (tmp_12_fu_887_p2 & icmp_fu_855_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_p_Val2_4_phi_fu_188_p4 = p_Val2_4_reg_185;

assign cordic_hyperb_table_s_address0 = tmp_24_fu_662_p1;

assign exitcond_i_fu_514_p2 = ((k1_0_i_reg_219 == 6'd48) ? 1'b1 : 1'b0);

assign grp_big_mult_v3small_1_fu_248_ap_start = grp_big_mult_v3small_1_fu_248_ap_start_reg;

assign grp_big_mult_v3small_fu_243_ap_start = grp_big_mult_v3small_fu_243_ap_start_reg;

assign grp_fu_257_p0 = p_Result_52_fu_716_p4;

assign grp_fu_257_p1 = p_Result_53_fu_732_p4;

assign grp_fu_274_p3 = grp_fu_274_p1[32'd38];

assign icmp1_fu_1096_p2 = (($signed(tmp_63_fu_1086_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_855_p2 = (($signed(tmp_34_fu_845_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign isNeg_1_fu_552_p3 = k_fu_546_p2[32'd6];

assign isNeg_fu_386_p3 = sh_assign_fu_380_p2[32'd8];

assign k1_0_i_cast_fu_510_p1 = k1_0_i_reg_219;

assign k1_fu_520_p2 = (k1_0_i_reg_219 + 6'd1);

assign k_1_cast_fu_574_p1 = $signed(k_3_fu_566_p3);

assign k_3_fu_566_p3 = ((isNeg_1_fu_552_p3[0:0] === 1'b1) ? tmp_20_fu_560_p2 : k_fu_546_p2);

assign k_fu_546_p2 = ($signed(tmp_19_fu_540_p2) + $signed(7'd1));

assign l_1_fu_1070_p1 = tmp_29_fu_1062_p3[31:0];

assign l_fu_829_p1 = tmp_4_fu_821_p3[31:0];

assign lsb_index_1_fu_1080_p2 = ($signed(32'd4294967272) + $signed(tmp_30_fu_1074_p2));

assign lsb_index_fu_839_p2 = ($signed(32'd4294967272) + $signed(tmp_5_fu_833_p2));

assign m_2_fu_1236_p2 = (tmp_62_cast_fu_1232_p1 + m_4_cast_fu_1228_p1);

assign m_4_cast_fu_1228_p1 = p_in_fu_1220_p3;

assign m_8_cast_fu_1264_p1 = m_6_reg_1512;

assign m_9_cast_fu_1319_p1 = m_7_reg_1537;

assign m_cast_fu_987_p1 = p_in1_fu_979_p3;

assign m_fu_995_p2 = (tmp_42_cast_fu_991_p1 + m_cast_fu_987_p1);

assign notlhs_fu_326_p2 = ((tmp_V_14_fu_295_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs_fu_332_p2 = ((tmp_V_15_fu_305_p1 == 23'd0) ? 1'b1 : 1'b0);

assign p_Repl2_10_trunc_fu_1334_p2 = (tmp_14_fu_1329_p2 + tmp_12_cast_cast_fu_1322_p3);

assign p_Repl2_7_trunc_fu_1279_p2 = (tmp_7_fu_1274_p2 + tmp_5_cast_cast_fu_1267_p3);

assign p_Result_27_fu_881_p2 = (tmp_V_18_fu_796_p3 & tmp_43_fu_875_p2);

assign p_Result_31_fu_1122_p2 = (tmp_V_19_fu_1037_p3 & tmp_67_fu_1116_p2);

assign p_Result_32_fu_1154_p3 = tmp_V_19_fu_1037_p3[lsb_index_1_fu_1080_p2];

assign p_Result_41_fu_287_p3 = p_Val2_8_fu_283_p1[32'd31];

assign p_Result_42_fu_313_p3 = {{1'd0}, {tmp_fu_309_p1}};

assign p_Result_43_fu_463_p3 = {{p_Result_41_fu_287_p3}, {31'd2139095040}};

assign p_Result_44_fu_449_p4 = {{{p_Result_41_fu_287_p3}, {8'd255}}, {tmp_V_15_fu_305_p1}};

assign p_Result_46_fu_788_p3 = tmp_V_17_reg_207[32'd38];

assign p_Result_47_fu_813_p3 = {{25'd33554431}, {p_Result_s_fu_803_p4}};

assign p_Result_48_fu_1292_p5 = {{m_8_cast_fu_1264_p1[63:32]}, {tmp_8_fu_1285_p3}, {m_8_cast_fu_1264_p1[22:0]}};

assign p_Result_49_fu_1029_p3 = tmp_V_16_reg_195[32'd38];

assign p_Result_50_fu_1054_p3 = {{25'd33554431}, {p_Result_9_fu_1044_p4}};

assign p_Result_51_fu_1347_p5 = {{m_9_cast_fu_1319_p1[63:32]}, {tmp_46_fu_1340_p3}, {m_9_cast_fu_1319_p1[22:0]}};

assign p_Result_52_fu_716_p4 = {{{{1'd0}, {two_p_plus_s_exp_V_fu_679_p2}}}, {23'd0}};

assign p_Result_53_fu_732_p4 = {{{{1'd0}, {two_p_minus_s_exp_V_s_fu_712_p1}}}, {23'd0}};

assign p_Result_54_fu_1382_p3 = {{p_Result_41_reg_1399}, {tmp_73_fu_1378_p1}};

assign p_Result_5_fu_913_p3 = tmp_V_18_fu_796_p3[lsb_index_fu_839_p2];

integer ap_tvar_int_0;

always @ (tmp_V_19_fu_1037_p3) begin
    for (ap_tvar_int_0 = 39 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 38 - 0) begin
            p_Result_9_fu_1044_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_9_fu_1044_p4[ap_tvar_int_0] = tmp_V_19_fu_1037_p3[38 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (tmp_V_18_fu_796_p3) begin
    for (ap_tvar_int_1 = 39 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 38 - 0) begin
            p_Result_s_fu_803_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_s_fu_803_p4[ap_tvar_int_1] = tmp_V_18_fu_796_p3[38 - ap_tvar_int_1];
        end
    end
end

assign p_Val2_22_fu_1374_p1 = grp_fu_253_p2;

assign p_Val2_8_fu_283_p1 = d;

assign p_in1_fu_979_p3 = ((tmp_16_fu_941_p2[0:0] === 1'b1) ? tmp_22_fu_957_p2 : tmp_26_fu_973_p2);

assign p_in_fu_1220_p3 = ((tmp_36_fu_1182_p2[0:0] === 1'b1) ? tmp_40_fu_1198_p2 : tmp_45_fu_1214_p2);

assign p_lshr_f_cast_fu_526_p4 = {{k1_0_i_reg_219[5:2]}};

assign r_V_10_fu_594_p3 = ((isNeg_1_fu_552_p3[0:0] === 1'b1) ? r_V_fu_582_p2 : r_V_1_fu_588_p2);

assign r_V_11_fu_634_p3 = ((isNeg_1_fu_552_p3[0:0] === 1'b1) ? r_V_2_fu_622_p2 : r_V_3_fu_628_p2);

assign r_V_1_fu_588_p2 = $signed(tmp_V_16_reg_195) >>> tmp_21_fu_578_p1;

assign r_V_2_fu_622_p2 = tmp_V_17_reg_207 << tmp_21_fu_578_p1;

assign r_V_3_fu_628_p2 = $signed(tmp_V_17_reg_207) >>> tmp_21_fu_578_p1;

assign r_V_4_cast_fu_430_p1 = r_V_4_fu_424_p2;

assign r_V_4_fu_424_p2 = t_f_V_fu_362_p4 >> tmp_i_cast_32_fu_420_p1;

assign r_V_5_fu_434_p2 = t_f_V_1_cast_fu_372_p1 << tmp_i_31_fu_416_p1;

assign r_V_9_fu_440_p3 = ((isNeg_fu_386_p3[0:0] === 1'b1) ? r_V_4_cast_fu_430_p1 : r_V_5_fu_434_p2);

assign r_V_fu_582_p2 = tmp_V_16_reg_195 << tmp_21_fu_578_p1;

assign ret_V_1_i1_fu_642_p2 = (tmp_V_16_reg_195 - r_V_11_fu_634_p3);

assign ret_V_1_i_fu_602_p2 = (tmp_V_17_reg_207 - r_V_10_fu_594_p3);

assign ret_V_4_i_fu_762_p2 = (p_Val2_4_reg_185 - z_s_V_fu_758_p1);

assign ret_V_i1_fu_768_p2 = (z_s_V_fu_758_p1 + p_Val2_4_reg_185);

assign ret_V_i7_fu_608_p2 = (r_V_10_fu_594_p3 + tmp_V_17_reg_207);

assign ret_V_i_fu_648_p2 = (r_V_11_fu_634_p3 + tmp_V_16_reg_195);

assign ret_i_i4_fu_471_p1 = p_Result_43_fu_463_p3;

assign ret_i_i5_fu_1389_p1 = p_Result_54_fu_1382_p3;

assign ret_i_i6_fu_459_p1 = p_Result_44_fu_449_p4;

assign rev1_fu_1148_p2 = (tmp_69_fu_1140_p3 ^ 1'd1);

assign rev_fu_907_p2 = (tmp_56_fu_899_p3 ^ 1'd1);

assign sh_assign_2_cast_fu_412_p1 = $signed(ush_fu_404_p3);

assign sh_assign_fu_380_p2 = ($signed(tmp_i_i_cast5_fu_376_p1) + $signed(9'd385));

assign ssdm_int_V_write_ass_fu_496_p4 = {{grp_big_mult_v3small_1_fu_248_ap_return[77:41]}};

assign t_f_V_1_cast_fu_372_p1 = t_f_V_fu_362_p4;

assign t_f_V_fu_362_p4 = {{{{1'd1}, {tmp_V_15_fu_305_p1}}}, {16'd0}};

assign tmp_10_fu_1168_p2 = (tmp_32_fu_1162_p2 | a_1_fu_1134_p2);

assign tmp_11_fu_344_p2 = (tmp_9_fu_269_p2 & tmp_6_fu_338_p2);

assign tmp_12_cast_cast_fu_1322_p3 = ((tmp_70_reg_1542[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign tmp_12_fu_887_p2 = ((p_Result_27_fu_881_p2 != 39'd0) ? 1'b1 : 1'b0);

assign tmp_13_fu_921_p2 = (rev_fu_907_p2 & p_Result_5_fu_913_p3);

assign tmp_14_fu_1329_p2 = (8'd2 - tmp_71_reg_1547);

assign tmp_15_fu_933_p3 = {{31'd0}, {tmp_3_fu_927_p2}};

assign tmp_16_fu_941_p2 = (($signed(lsb_index_fu_839_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_17_fu_947_p2 = ($signed(32'd4294967271) + $signed(tmp_5_fu_833_p2));

assign tmp_18_fu_953_p1 = tmp_17_fu_947_p2;

assign tmp_19_fu_540_p2 = (k1_0_i_cast_fu_510_p1 - tmp_1_cast_fu_536_p1);

assign tmp_1_cast_fu_536_p1 = p_lshr_f_cast_fu_526_p4;

assign tmp_1_fu_356_p2 = ((tmp_V_14_fu_295_p4 < 8'd115) ? 1'b1 : 1'b0);

assign tmp_20_fu_560_p2 = (tmp_19_fu_540_p2 ^ 7'd127);

assign tmp_21_fu_578_p1 = $unsigned(k_1_cast_fu_574_p1);

assign tmp_22_fu_957_p2 = tmp_V_18_fu_796_p3 >> tmp_18_fu_953_p1;

assign tmp_23_fu_963_p2 = (32'd25 - tmp_5_fu_833_p2);

assign tmp_24_fu_662_p1 = tmp_19_fu_540_p2;

assign tmp_25_fu_969_p1 = tmp_23_fu_963_p2;

assign tmp_26_fu_973_p2 = tmp_V_18_fu_796_p3 << tmp_25_fu_969_p1;

assign tmp_27_fu_1308_p1 = tmp_60_fu_1304_p1;

assign tmp_28_fu_1023_p2 = ((tmp_V_16_reg_195 == 39'd0) ? 1'b1 : 1'b0);


always @ (p_Result_50_fu_1054_p3) begin
    if (p_Result_50_fu_1054_p3[0] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd0;
    end else if (p_Result_50_fu_1054_p3[1] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd1;
    end else if (p_Result_50_fu_1054_p3[2] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd2;
    end else if (p_Result_50_fu_1054_p3[3] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd3;
    end else if (p_Result_50_fu_1054_p3[4] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd4;
    end else if (p_Result_50_fu_1054_p3[5] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd5;
    end else if (p_Result_50_fu_1054_p3[6] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd6;
    end else if (p_Result_50_fu_1054_p3[7] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd7;
    end else if (p_Result_50_fu_1054_p3[8] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd8;
    end else if (p_Result_50_fu_1054_p3[9] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd9;
    end else if (p_Result_50_fu_1054_p3[10] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd10;
    end else if (p_Result_50_fu_1054_p3[11] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd11;
    end else if (p_Result_50_fu_1054_p3[12] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd12;
    end else if (p_Result_50_fu_1054_p3[13] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd13;
    end else if (p_Result_50_fu_1054_p3[14] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd14;
    end else if (p_Result_50_fu_1054_p3[15] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd15;
    end else if (p_Result_50_fu_1054_p3[16] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd16;
    end else if (p_Result_50_fu_1054_p3[17] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd17;
    end else if (p_Result_50_fu_1054_p3[18] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd18;
    end else if (p_Result_50_fu_1054_p3[19] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd19;
    end else if (p_Result_50_fu_1054_p3[20] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd20;
    end else if (p_Result_50_fu_1054_p3[21] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd21;
    end else if (p_Result_50_fu_1054_p3[22] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd22;
    end else if (p_Result_50_fu_1054_p3[23] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd23;
    end else if (p_Result_50_fu_1054_p3[24] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd24;
    end else if (p_Result_50_fu_1054_p3[25] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd25;
    end else if (p_Result_50_fu_1054_p3[26] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd26;
    end else if (p_Result_50_fu_1054_p3[27] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd27;
    end else if (p_Result_50_fu_1054_p3[28] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd28;
    end else if (p_Result_50_fu_1054_p3[29] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd29;
    end else if (p_Result_50_fu_1054_p3[30] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd30;
    end else if (p_Result_50_fu_1054_p3[31] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd31;
    end else if (p_Result_50_fu_1054_p3[32] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd32;
    end else if (p_Result_50_fu_1054_p3[33] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd33;
    end else if (p_Result_50_fu_1054_p3[34] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd34;
    end else if (p_Result_50_fu_1054_p3[35] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd35;
    end else if (p_Result_50_fu_1054_p3[36] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd36;
    end else if (p_Result_50_fu_1054_p3[37] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd37;
    end else if (p_Result_50_fu_1054_p3[38] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd38;
    end else if (p_Result_50_fu_1054_p3[39] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd39;
    end else if (p_Result_50_fu_1054_p3[40] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd40;
    end else if (p_Result_50_fu_1054_p3[41] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd41;
    end else if (p_Result_50_fu_1054_p3[42] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd42;
    end else if (p_Result_50_fu_1054_p3[43] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd43;
    end else if (p_Result_50_fu_1054_p3[44] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd44;
    end else if (p_Result_50_fu_1054_p3[45] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd45;
    end else if (p_Result_50_fu_1054_p3[46] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd46;
    end else if (p_Result_50_fu_1054_p3[47] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd47;
    end else if (p_Result_50_fu_1054_p3[48] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd48;
    end else if (p_Result_50_fu_1054_p3[49] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd49;
    end else if (p_Result_50_fu_1054_p3[50] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd50;
    end else if (p_Result_50_fu_1054_p3[51] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd51;
    end else if (p_Result_50_fu_1054_p3[52] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd52;
    end else if (p_Result_50_fu_1054_p3[53] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd53;
    end else if (p_Result_50_fu_1054_p3[54] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd54;
    end else if (p_Result_50_fu_1054_p3[55] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd55;
    end else if (p_Result_50_fu_1054_p3[56] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd56;
    end else if (p_Result_50_fu_1054_p3[57] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd57;
    end else if (p_Result_50_fu_1054_p3[58] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd58;
    end else if (p_Result_50_fu_1054_p3[59] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd59;
    end else if (p_Result_50_fu_1054_p3[60] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd60;
    end else if (p_Result_50_fu_1054_p3[61] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd61;
    end else if (p_Result_50_fu_1054_p3[62] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd62;
    end else if (p_Result_50_fu_1054_p3[63] == 1'b1) begin
        tmp_29_fu_1062_p3 = 64'd63;
    end else begin
        tmp_29_fu_1062_p3 = 64'd64;
    end
end

assign tmp_2_fu_782_p2 = ((tmp_V_17_reg_207 == 39'd0) ? 1'b1 : 1'b0);

assign tmp_30_fu_1074_p2 = (32'd39 - l_1_fu_1070_p1);

assign tmp_31_fu_1128_p2 = ((p_Result_31_fu_1122_p2 != 39'd0) ? 1'b1 : 1'b0);

assign tmp_32_fu_1162_p2 = (rev1_fu_1148_p2 & p_Result_32_fu_1154_p3);

assign tmp_33_fu_1174_p3 = {{31'd0}, {tmp_10_fu_1168_p2}};

assign tmp_34_fu_845_p4 = {{lsb_index_fu_839_p2[31:1]}};

assign tmp_35_fu_861_p1 = tmp_5_fu_833_p2[5:0];

assign tmp_36_fu_1182_p2 = (($signed(lsb_index_1_fu_1080_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_37_fu_865_p2 = (6'd0 - tmp_35_fu_861_p1);

assign tmp_38_fu_1188_p2 = ($signed(32'd4294967271) + $signed(tmp_30_fu_1074_p2));

assign tmp_39_fu_1194_p1 = tmp_38_fu_1188_p2;

assign tmp_3_fu_927_p2 = (tmp_13_fu_921_p2 | a_fu_893_p2);

assign tmp_40_fu_1198_p2 = tmp_V_19_fu_1037_p3 >> tmp_39_fu_1194_p1;

assign tmp_41_fu_1204_p2 = (32'd25 - tmp_30_fu_1074_p2);

assign tmp_42_cast_fu_991_p1 = tmp_15_fu_933_p3;

assign tmp_42_fu_871_p1 = tmp_37_fu_865_p2;

assign tmp_43_fu_875_p2 = 39'd549755813887 >> tmp_42_fu_871_p1;

assign tmp_44_fu_1210_p1 = tmp_41_fu_1204_p2;

assign tmp_45_fu_1214_p2 = tmp_V_19_fu_1037_p3 << tmp_44_fu_1210_p1;

assign tmp_46_fu_1340_p3 = {{p_Result_49_reg_1532}, {p_Repl2_10_trunc_fu_1334_p2}};

assign tmp_47_fu_1363_p1 = tmp_72_fu_1359_p1;

assign tmp_48_fu_684_p2 = ((ret_V_6_reg_1436 > 8'd126) ? 1'b1 : 1'b0);

assign tmp_49_fu_689_p4 = {{p_Val2_12_reg_1431[83:77]}};


always @ (p_Result_47_fu_813_p3) begin
    if (p_Result_47_fu_813_p3[0] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd0;
    end else if (p_Result_47_fu_813_p3[1] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd1;
    end else if (p_Result_47_fu_813_p3[2] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd2;
    end else if (p_Result_47_fu_813_p3[3] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd3;
    end else if (p_Result_47_fu_813_p3[4] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd4;
    end else if (p_Result_47_fu_813_p3[5] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd5;
    end else if (p_Result_47_fu_813_p3[6] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd6;
    end else if (p_Result_47_fu_813_p3[7] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd7;
    end else if (p_Result_47_fu_813_p3[8] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd8;
    end else if (p_Result_47_fu_813_p3[9] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd9;
    end else if (p_Result_47_fu_813_p3[10] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd10;
    end else if (p_Result_47_fu_813_p3[11] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd11;
    end else if (p_Result_47_fu_813_p3[12] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd12;
    end else if (p_Result_47_fu_813_p3[13] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd13;
    end else if (p_Result_47_fu_813_p3[14] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd14;
    end else if (p_Result_47_fu_813_p3[15] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd15;
    end else if (p_Result_47_fu_813_p3[16] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd16;
    end else if (p_Result_47_fu_813_p3[17] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd17;
    end else if (p_Result_47_fu_813_p3[18] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd18;
    end else if (p_Result_47_fu_813_p3[19] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd19;
    end else if (p_Result_47_fu_813_p3[20] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd20;
    end else if (p_Result_47_fu_813_p3[21] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd21;
    end else if (p_Result_47_fu_813_p3[22] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd22;
    end else if (p_Result_47_fu_813_p3[23] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd23;
    end else if (p_Result_47_fu_813_p3[24] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd24;
    end else if (p_Result_47_fu_813_p3[25] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd25;
    end else if (p_Result_47_fu_813_p3[26] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd26;
    end else if (p_Result_47_fu_813_p3[27] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd27;
    end else if (p_Result_47_fu_813_p3[28] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd28;
    end else if (p_Result_47_fu_813_p3[29] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd29;
    end else if (p_Result_47_fu_813_p3[30] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd30;
    end else if (p_Result_47_fu_813_p3[31] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd31;
    end else if (p_Result_47_fu_813_p3[32] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd32;
    end else if (p_Result_47_fu_813_p3[33] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd33;
    end else if (p_Result_47_fu_813_p3[34] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd34;
    end else if (p_Result_47_fu_813_p3[35] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd35;
    end else if (p_Result_47_fu_813_p3[36] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd36;
    end else if (p_Result_47_fu_813_p3[37] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd37;
    end else if (p_Result_47_fu_813_p3[38] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd38;
    end else if (p_Result_47_fu_813_p3[39] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd39;
    end else if (p_Result_47_fu_813_p3[40] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd40;
    end else if (p_Result_47_fu_813_p3[41] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd41;
    end else if (p_Result_47_fu_813_p3[42] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd42;
    end else if (p_Result_47_fu_813_p3[43] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd43;
    end else if (p_Result_47_fu_813_p3[44] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd44;
    end else if (p_Result_47_fu_813_p3[45] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd45;
    end else if (p_Result_47_fu_813_p3[46] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd46;
    end else if (p_Result_47_fu_813_p3[47] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd47;
    end else if (p_Result_47_fu_813_p3[48] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd48;
    end else if (p_Result_47_fu_813_p3[49] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd49;
    end else if (p_Result_47_fu_813_p3[50] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd50;
    end else if (p_Result_47_fu_813_p3[51] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd51;
    end else if (p_Result_47_fu_813_p3[52] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd52;
    end else if (p_Result_47_fu_813_p3[53] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd53;
    end else if (p_Result_47_fu_813_p3[54] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd54;
    end else if (p_Result_47_fu_813_p3[55] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd55;
    end else if (p_Result_47_fu_813_p3[56] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd56;
    end else if (p_Result_47_fu_813_p3[57] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd57;
    end else if (p_Result_47_fu_813_p3[58] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd58;
    end else if (p_Result_47_fu_813_p3[59] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd59;
    end else if (p_Result_47_fu_813_p3[60] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd60;
    end else if (p_Result_47_fu_813_p3[61] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd61;
    end else if (p_Result_47_fu_813_p3[62] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd62;
    end else if (p_Result_47_fu_813_p3[63] == 1'b1) begin
        tmp_4_fu_821_p3 = 64'd63;
    end else begin
        tmp_4_fu_821_p3 = 64'd64;
    end
end

assign tmp_52_fu_748_p4 = {{cordic_hyperb_table_s_q0[123:87]}};

assign tmp_56_fu_899_p3 = lsb_index_fu_839_p2[32'd31];

assign tmp_59_fu_1019_p1 = tmp_4_fu_821_p3[7:0];

assign tmp_5_cast_cast_fu_1267_p3 = ((tmp_58_reg_1517[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign tmp_5_fu_833_p2 = (32'd39 - l_fu_829_p1);

assign tmp_60_fu_1304_p1 = p_Result_48_fu_1292_p5[31:0];

assign tmp_62_cast_fu_1232_p1 = tmp_33_fu_1174_p3;

assign tmp_63_fu_1086_p4 = {{lsb_index_1_fu_1080_p2[31:1]}};

assign tmp_64_fu_1102_p1 = tmp_30_fu_1074_p2[5:0];

assign tmp_65_fu_1106_p2 = (6'd0 - tmp_64_fu_1102_p1);

assign tmp_66_fu_1112_p1 = tmp_65_fu_1106_p2;

assign tmp_67_cast_fu_698_p2 = ($signed(7'd126) - $signed(tmp_49_fu_689_p4));

assign tmp_67_fu_1116_p2 = 39'd549755813887 >> tmp_66_fu_1112_p1;

assign tmp_69_fu_1140_p3 = lsb_index_1_fu_1080_p2[32'd31];

assign tmp_6_fu_338_p2 = (notrhs_fu_332_p2 | notlhs_fu_326_p2);

assign tmp_71_fu_1260_p1 = tmp_29_fu_1062_p3[7:0];

assign tmp_72_fu_1359_p1 = p_Result_51_fu_1347_p5[31:0];

assign tmp_73_fu_1378_p1 = p_Val2_22_fu_1374_p1[30:0];

assign tmp_7_fu_1274_p2 = (8'd2 - tmp_59_reg_1522);

assign tmp_8_fu_1285_p3 = {{p_Result_46_reg_1507}, {p_Repl2_7_trunc_fu_1279_p2}};

assign tmp_9_fu_269_p0 = p_Result_42_fu_313_p3;

assign tmp_V_14_fu_295_p4 = {{p_Val2_8_fu_283_p1[30:23]}};

assign tmp_V_15_fu_305_p1 = p_Val2_8_fu_283_p1[22:0];

assign tmp_V_18_fu_796_p3 = ((p_Result_46_fu_788_p3[0:0] === 1'b1) ? tmp_V_reg_1475 : tmp_V_17_reg_207);

assign tmp_V_19_fu_1037_p3 = ((p_Result_49_fu_1029_p3[0:0] === 1'b1) ? tmp_V_3_reg_1480 : tmp_V_16_reg_195);

assign tmp_V_3_fu_673_p2 = (39'd0 - tmp_V_16_reg_195);

assign tmp_V_fu_667_p2 = (39'd0 - tmp_V_17_reg_207);

assign tmp_fu_309_p1 = p_Val2_8_fu_283_p1[30:0];

assign tmp_i_31_fu_416_p1 = $unsigned(sh_assign_2_cast_fu_412_p1);

assign tmp_i_cast_32_fu_420_p1 = $unsigned(sh_assign_2_cast_fu_412_p1);

assign tmp_i_cast_fu_400_p1 = $signed(tmp_i_fu_394_p2);

assign tmp_i_fu_394_p2 = (8'd127 - tmp_V_14_fu_295_p4);

assign tmp_i_i_cast5_fu_376_p1 = tmp_V_14_fu_295_p4;

assign tmp_s_fu_350_p2 = ((tmp_V_14_fu_295_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_z_V_fu_506_p1 = ssdm_int_V_write_ass_fu_496_p4;

assign two_p_minus_k_fu_742_p1 = p_Result_53_fu_732_p4;

assign two_p_minus_s_exp_V_fu_704_p3 = ((tmp_48_fu_684_p2[0:0] === 1'b1) ? 7'd0 : tmp_67_cast_fu_698_p2);

assign two_p_minus_s_exp_V_s_fu_712_p1 = two_p_minus_s_exp_V_fu_704_p3;

assign two_p_plus_k_fu_726_p1 = p_Result_52_fu_716_p4;

assign two_p_plus_s_exp_V_fu_679_p2 = (8'd126 + ret_V_6_reg_1436);

assign tx_V_fu_614_p3 = ((grp_fu_274_p3[0:0] === 1'b1) ? ret_V_1_i_fu_602_p2 : ret_V_i7_fu_608_p2);

assign ty_V_fu_654_p3 = ((grp_fu_274_p3[0:0] === 1'b1) ? ret_V_1_i1_fu_642_p2 : ret_V_i_fu_648_p2);

assign tz_V_fu_774_p3 = ((grp_fu_274_p3[0:0] === 1'b1) ? ret_V_i1_fu_768_p2 : ret_V_4_i_fu_762_p2);

assign ush_fu_404_p3 = ((isNeg_fu_386_p3[0:0] === 1'b1) ? tmp_i_cast_fu_400_p1 : sh_assign_fu_380_p2);

assign x_fu_1312_p3 = ((tmp_2_reg_1502[0:0] === 1'b1) ? 32'd0 : tmp_27_fu_1308_p1);

assign y_fu_1367_p3 = ((tmp_28_reg_1527[0:0] === 1'b1) ? 32'd0 : tmp_47_fu_1363_p1);

assign z_s_V_fu_758_p1 = tmp_52_fu_748_p4;

endmodule //sinh_cosh_range_redu
