// Seed: 1734728970
module module_0;
  id_1 :
  assert property (@(posedge -1) 1)
    if (-1) id_2 <= id_1;
    else begin : LABEL_0
      id_1 = new;
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  for (id_9 = 1'b0; -1; id_7 = id_9) id_10(.id_0(id_4), .id_1(1), .id_2(~1));
  assign id_9 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always id_6 <= -1;
  parameter id_11 = 1'b0;
  supply0 id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  localparam id_19 = 1, id_20 = -1, id_21 = id_12;
  wire id_22;
  always id_4 <= 1;
endmodule
