/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 * Copyright 2017 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "imx8mq.dtsi"

/ {
	model = "Embedded Artists i.MX8MQ COM Kit ";
	compatible = "fsl,imx8mqea-com", "fsl,imx8mq";

	chosen {
		bootargs = "console=ttymxc0,115200 earlycon=ec_imx6q,0x30860000,115200";
		stdout-path = &uart1;
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x00000000 0x40000000 0 0x40000000>;
	};

	resmem: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* global autoconfigured region for contiguous allocations */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x1e000000>;
			alloc-ranges = <0 0x40000000 0 0x40000000>;
			linux,cma-default;
		};
	};

};


&clk {
	assigned-clocks = <&clk IMX8MQ_AUDIO_PLL1>, <&clk IMX8MQ_AUDIO_PLL2>;
	assigned-clock-rates = <722534400>, <722534400>;
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb1>, <&pinctrl_test>;

	imx8mqea-com {
		pinctrl_test: tstgrp {
			fsl,pins = <
				/* From: pinctrl_i2c2: i2c2grp */
				MX8MQ_IOMUXC_I2C2_SCL_GPIO5_IO16     0xC6
				MX8MQ_IOMUXC_I2C2_SDA_GPIO5_IO17     0xC6

				/* From: pinctrl_i2c2: i2c2grp */
				MX8MQ_IOMUXC_I2C3_SCL_GPIO5_IO18     0xC6
				MX8MQ_IOMUXC_I2C3_SDA_GPIO5_IO19     0xC6

				/* From: pinctrl_uart2: uart2grp */
				MX8MQ_IOMUXC_UART2_RXD_GPIO5_IO24    0xC6
				MX8MQ_IOMUXC_UART2_TXD_GPIO5_IO25    0xC6
				MX8MQ_IOMUXC_UART4_TXD_GPIO5_IO29    0xC6
				MX8MQ_IOMUXC_UART4_RXD_GPIO5_IO28    0xC6

				/* From: pinctrl_uart3: uart3grp */
				MX8MQ_IOMUXC_UART3_TXD_GPIO5_IO27    0xC6
				MX8MQ_IOMUXC_UART3_RXD_GPIO5_IO26    0xC6

				/* From: pinctrl_usdhc2_gpio: usdhc2grpgpio */
				MX8MQ_IOMUXC_SD2_CLK_GPIO2_IO13       0xC6
				MX8MQ_IOMUXC_SD2_CMD_GPIO2_IO14	      0xC6
				MX8MQ_IOMUXC_SD2_DATA0_GPIO2_IO15     0xC6
				MX8MQ_IOMUXC_SD2_DATA1_GPIO2_IO16     0xC6
				MX8MQ_IOMUXC_SD2_DATA2_GPIO2_IO17     0xC6
				MX8MQ_IOMUXC_SD2_DATA3_GPIO2_IO18     0xC6
				MX8MQ_IOMUXC_GPIO1_IO04_GPIO1_IO4     0xC6   /* SD2 VSELECT */
				MX8MQ_IOMUXC_SD2_CD_B_GPIO2_IO12      0xC6   /* SD2 CD */

				/* From: pinctrl_pwm1: pwm1grp */
				MX8MQ_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5  0xC6

				/* From: pinctrl_exp_conn: expconngrp */
				MX8MQ_IOMUXC_I2C4_SDA_GPIO5_IO21	0xC6    /* GPIO_H */
										/* GPIO_J Not Connected */
				/*MX8MQ_IOMUXC_GPIO1_IO00_GPIO1_IO0	0xC6       GPIO_K shared with SD1_VSELECT */
				MX8MQ_IOMUXC_NAND_READY_B_GPIO3_IO16	0xC6    /* GPIO_P */
				MX8MQ_IOMUXC_NAND_ALE_GPIO3_IO0		0xC6    /* GPIO_Q */
				MX8MQ_IOMUXC_NAND_CE0_B_GPIO3_IO1	0xC6	/* GPIO_R */
				MX8MQ_IOMUXC_NAND_CE1_B_GPIO3_IO2	0xC6	/* GPIO_S */
				MX8MQ_IOMUXC_NAND_DATA00_GPIO3_IO6	0xC6	/* GPIO_T */
				MX8MQ_IOMUXC_NAND_DATA01_GPIO3_IO7	0xC6	/* GPIO_U */
				MX8MQ_IOMUXC_NAND_DATA02_GPIO3_IO8	0xC6	/* GPIO_V shared with powerkey */
				MX8MQ_IOMUXC_NAND_DATA03_GPIO3_IO9	0xC6	/* GPIO_W */
				MX8MQ_IOMUXC_NAND_DQS_GPIO3_IO14	0xC6	/* GPIO_X */
				MX8MQ_IOMUXC_NAND_CLE_GPIO3_IO5		0xC6	/* GPIO_Y */
				MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3	0xC6	/* GPIO_Z */
				MX8MQ_IOMUXC_NAND_CE3_B_GPIO3_IO4	0xC6	/* GPIO_AA */
				MX8MQ_IOMUXC_NAND_DATA04_GPIO3_IO10	0xC6	/* GPIO_AB */
				MX8MQ_IOMUXC_NAND_DATA05_GPIO3_IO11	0xC6	/* GPIO_AC */
				MX8MQ_IOMUXC_NAND_DATA06_GPIO3_IO12	0xC6	/* GPIO_AD */
				MX8MQ_IOMUXC_NAND_DATA07_GPIO3_IO13	0xC6	/* GPIO_AE */
				MX8MQ_IOMUXC_NAND_RE_B_GPIO3_IO15	0xC6	/* GPIO_AF */
				/*MX8MQ_IOMUXC_GPIO1_IO02_GPIO1_IO2	0xC6	   GPIO_AG shared with PMIC WDOG */
				/*MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3	0xC6	   GPIO_AH shared with PMIC IRQ */
				/*MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9	0xC6	   GPIO_AJ shared with ENET RST */
				/*MX8MQ_IOMUXC_GPIO1_IO10_GPIO1_IO10	0xC6	   GPIO_AK shared with ENET WOL_INT */
				/*MX8MQ_IOMUXC_GPIO1_IO11_GPIO1_IO11	0xC6	   GPIO_AL shared with ENET INT */
										/* GPIO_AP Not Connected */
										/* GPIO_AQ CLK_32K */
										/* GPIO_AR POR_B */
										/* GPIO_AS RTC_RESET_B */
										/* GPIO_AT PMIC_ON_REQ */
										/* GPIO_AU PMIC_STBY_REQ */
				/*MX8MQ_IOMUXC_GPIO1_IO04_GPIO1_IO4	0xC6       GPIO_AV shared with PMIC SD_VSEL */
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_ENET_MDC_ENET1_MDC		0x3
				MX8MQ_IOMUXC_ENET_MDIO_ENET1_MDIO	0x23
				MX8MQ_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
				MX8MQ_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
				MX8MQ_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
				MX8MQ_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
				MX8MQ_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
				MX8MQ_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
				MX8MQ_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
				MX8MQ_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
				MX8MQ_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
				MX8MQ_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
				MX8MQ_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
				MX8MQ_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
				MX8MQ_IOMUXC_GPIO1_IO09_GPIO1_IO9	0x19
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_I2C1_SCL_I2C1_SCL			0x4000007f
				MX8MQ_IOMUXC_I2C1_SDA_I2C1_SDA			0x4000007f
			>;
		};

		pinctrl_usb1: usb1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_GPIO1_IO12_USB1_OTG_PWR		0x19
				MX8MQ_IOMUXC_GPIO1_IO13_USB1_OTG_OC		0x19
			>;
		};

		pinctrl_pcie0: pcie0grp {
			fsl,pins = <
				MX8MQ_IOMUXC_I2C4_SCL_PCIE1_CLKREQ_B		0x76 /* open drain, pull up */
				MX8MQ_IOMUXC_GPIO1_IO06_GPIO1_IO6		0x19 /* PCIE_PERST_L */
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX		0x49
				MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX		0x49
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x83
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xc3
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xc3
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xc3
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xc3
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xc3
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xc3
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xc3
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xc3
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xc3
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE           0x83
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x8d
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xcd
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xcd
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xcd
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xcd
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xcd
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xcd
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xcd
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xcd
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xcd
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x8d
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX8MQ_IOMUXC_SD1_CLK_USDHC1_CLK			0x9f
				MX8MQ_IOMUXC_SD1_CMD_USDHC1_CMD			0xdf
				MX8MQ_IOMUXC_SD1_DATA0_USDHC1_DATA0		0xdf
				MX8MQ_IOMUXC_SD1_DATA1_USDHC1_DATA1		0xdf
				MX8MQ_IOMUXC_SD1_DATA2_USDHC1_DATA2		0xdf
				MX8MQ_IOMUXC_SD1_DATA3_USDHC1_DATA3		0xdf
				MX8MQ_IOMUXC_SD1_DATA4_USDHC1_DATA4		0xdf
				MX8MQ_IOMUXC_SD1_DATA5_USDHC1_DATA5		0xdf
				MX8MQ_IOMUXC_SD1_DATA6_USDHC1_DATA6		0xdf
				MX8MQ_IOMUXC_SD1_DATA7_USDHC1_DATA7		0xdf
				MX8MQ_IOMUXC_SD1_STROBE_USDHC1_STROBE		0x9f
				MX8MQ_IOMUXC_SD1_RESET_B_USDHC1_RESET_B		0xc1
			>;
		};

		pinctrl_sai2: sai2grp {
			fsl,pins = <
				MX8MQ_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC	0xd6
				MX8MQ_IOMUXC_SAI2_TXC_SAI2_TX_BCLK	0xd6
				MX8MQ_IOMUXC_SAI2_MCLK_SAI2_MCLK	0xd6
				MX8MQ_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0	0xd6
				MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8	0xd6
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX8MQ_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6
			>;
		};

		pinctrl_pmic: pmicirq {
			fsl,pins = <
				MX8MQ_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x41
			>;
		};
	};
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			at803x,led-act-blind-workaround;
			at803x,eee-disabled;
		};
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: bd71837@4b {
		reg = <0x4b>;
		compatible = "rohm,bd71840", "rohm,bd71837";
		/* PMIC BD71837 PMIC_nINT GPIO1_IO3 */
		pinctrl-0 = <&pinctrl_pmic>;
		gpio_intr = <&gpio1 3 GPIO_ACTIVE_LOW>;

		bd71837,pmic-buck1-uses-i2c-dvs;
		bd71837,pmic-buck1-dvs-voltage = <900000>, <850000>, <800000>; /* VDD_SOC */
		bd71837,pmic-buck2-uses-i2c-dvs;
		bd71837,pmic-buck2-dvs-voltage = <1000000>, <900000>, <0>; /* VDD_ARM: Run-Idle */
		bd71837,pmic-buck3-uses-i2c-dvs;
		bd71837,pmic-buck3-dvs-voltage = <1000000>, <0>, <0>; /* VDD_GPU */
		bd71837,pmic-buck4-uses-i2c-dvs;
		bd71837,pmic-buck4-dvs-voltage = <1000000>, <0>, <0>; /* VDD_VPU */

		/* TODO: investigate how this is used in driver */
		gpo {
			rohm,drv = <0x0C>;	/* 0b0000_1100 all gpos with cmos output mode */
		};

		regulators {
			#address-cells = <1>;
			#size-cells = <0>;


			buck1_reg: regulator@0 { /* VDD_SOC_0V9 */
				reg = <0>;
				regulator-compatible = "buck1";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1100000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck2_reg: regulator@1 { /* VDD_ARM_0V9 */
				reg = <1>;
				regulator-compatible = "buck2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1100000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
			};

			buck3_reg: regulator@2 { /* VDD_GPU_0V9 */
				reg = <2>;
				regulator-compatible = "buck3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1100000>;
				regulator-boot-on;
			};

			buck4_reg: regulator@3 { /* VDD_VPU_0V9 */
				reg = <3>;
				regulator-compatible = "buck4";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1100000>;
				regulator-boot-on;
			};

			buck5_reg: regulator@4 { /* VDD_DRAM_0V9 */
				reg = <4>;
				regulator-compatible = "buck5";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6_reg: regulator@5 { /* NVCC_3V3 */
				reg = <5>;
				regulator-compatible = "buck6";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck7_reg: regulator@6 { /* NVCC_1V8 */
				reg = <6>;
				regulator-compatible = "buck7";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck8_reg: regulator@7 { /* NVCC_DRAM_1V1 */
				reg = <7>;
				regulator-compatible = "buck8";
				regulator-min-microvolt = <1100000>;
				regulator-max-microvolt = <1100000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1_reg: regulator@8 { /* NVCC_SNVS_3V3 */
				reg = <8>;
				regulator-compatible = "ldo1";
				regulator-min-microvolt = <3000000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo2_reg: regulator@9 { /* NVCC_SNVS_0V9 */
				reg = <9>;
				regulator-compatible = "ldo2";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo3_reg: regulator@10 { /* VDDA_1V8 */
				reg = <10>;
				regulator-compatible = "ldo3";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4_reg: regulator@11 { /* VDDA_0P9 */
				reg = <11>;
				regulator-compatible = "ldo4";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1800000>;
				regulator-boot-on;
				regulator-always-on;
			};

                        ldo5_reg: regulator@12 { /* VDD_PHY_1V8 */
                                reg = <12>;
                                regulator-compatible = "ldo5";
                                regulator-min-microvolt = <1800000>;
                                regulator-max-microvolt = <1800000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };

			ldo6_reg: regulator@13 { /* VDD_PHY_0V9 */
				reg = <13>;
				regulator-compatible = "ldo6";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};

                        ldo7_reg: regulator@14 { /* VDD_PHY_3V3 */
                                reg = <14>;
                                regulator-compatible = "ldo7";
                                regulator-min-microvolt = <3300000>;
                                regulator-max-microvolt = <3300000>;
                                regulator-boot-on;
                                regulator-always-on;
                        };
		};
	};


	at24@55 {
		compatible = "at,24c64";
		pagesize = <32>;
		reg = <0x55>;
	};

	rtc: pcf8523@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
	};

        gpio_buff1: pca9698@20 {
                compatible = "nxp,pca9698";
                reg = <0x20>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff2: pca9698@21 {
                compatible = "nxp,pca9698";
                reg = <0x21>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff3: pca9698@22 {
                compatible = "nxp,pca9698";
                reg = <0x22>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff4: pca9698@23 {
                compatible = "nxp,pca9698";
                reg = <0x23>;
                gpio-controller;
                #gpio-cells = <2>;
        };
        gpio_buff5: pca9698@24 {
                compatible = "nxp,pca9698";
                reg = <0x24>;
                gpio-controller;
                #gpio-cells = <2>;
        };
};

&i2c2 {
	status = "disabled";
};
 
&i2c3 {
	status = "disabled";
};

&pcie0{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie0>;
	reset-gpio = <&gpio1 6 GPIO_ACTIVE_LOW>;   /* PCIE_PERST_L */
	/*disable-gpio = <&gpio_buff 1 GPIO_ACTIVE_LOW>;  WL REG ON */
	ext_osc = <1>;
	/* TODO: what does this mean? Check with driver! */
	hard-wired = <1>;
	status = "disabled";
};


&uart1 { /* console */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	assigned-clocks = <&clk IMX8MQ_CLK_UART1>;
	assigned-clock-parents = <&clk IMX8MQ_CLK_25M>;
	status = "okay";
};

&uart2 { /* Bluetooth UART */
	status = "disabled";
};

&uart3 { 
	status = "disabled";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&usdhc2 {
	status = "disabled";
};

&usb3_phy0 {
	status = "okay";
};

/* Must be set to peripheral mode for uuu to work */
&usb_dwc3_0 {
	status = "okay";
	dr_mode = "peripheral";
};

&usb3_phy1 {
	status = "disabled";
};

&usb_dwc3_1 {
	status = "disabled";
	dr_mode = "host";
};

&sai2 {
	status = "disabled";
};

&sai4 {
	status = "disabled";
};

/*
 * The current bd71837 PMIC driver doesn't support buck3/4 to be
 * enabled / disabled. Because of this these regulators are set
 * as boot-on and we don't assign a power supply to gpu/vpu below.
 * Change this when the bd71837-regulator.c driver has been
 * upgraded to support enable/disable.
 *
&gpu_pd {
	power-supply = <&buck3_reg>;
};


&vpu_pd {
	power-supply = <&buck4_reg>;
};
*/


&gpu {
	status = "okay";
};

&vpu {
	regulator-supply = <&buck4_reg>;
	status = "disabled";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&mu {
	status = "okay";
};

&A53_0 {
	operating-points = <
		/* kHz    uV */
		1500000 1000000
		1300000 1000000
		1000000 900000
		800000  900000
	>;
	arm-supply = <&buck2_reg>;
};



&dcss {
	status = "okay";

	disp-dev = "hdmi_disp";
};

&hdmi {
	fsl,no_edid;
	status = "okay";
};

&pwm1 {
	status = "disabled";
};
