// Seed: 3837820798
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  wire module_0;
  assign id_1 = (id_2 === id_1) == id_2;
  assign id_1 = 1'h0;
endmodule
module module_1 ();
  always disable id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  uwire id_2;
  tri   id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_3 = id_2;
  wire id_4;
  wire id_5;
  initial begin : LABEL_0
    id_2 = 1;
  end
endmodule
