# Harsha_vardhan_RISC_V_SOC_Tapeout_Program
RISC-V SoC Tapeout Program: End-to-end chip design &amp; silicon fabrication using Synopsys tools &amp; SCL180 process, combining RTL → GDSII with hands-on training.
# 🖥️ VSD RISC-V SoC Tapeout Program – My Open-Source Silicon Journey

Welcome to my journey through the **VSD RISC-V SoC Tapeout Program**, where I am learning to design and tape out a complete **System-on-Chip (SoC)** using **open-source tools**. This is part of India’s largest open hardware initiative with **3500+ participants**, aiming to boost the **semiconductor ecosystem** of the nation.

---

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
[![Participants](https://img.shields.io/badge/Participants-3500%2B-success?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
[![Made in India](https://img.shields.io/badge/Made%20in-India-ff9933?style=for-the-badge)](https://india.gov.in/)

</div>

---

## 📁 Repository Structure

```bash
.
├── Week0/
│   └── Task0/
│       └── README.md
├── Week1/            # Coming Soon
├── Week2/            # Upcoming
├── README.md         # You're here
