[verilog]
include_paths = []
defines = []
plugins = []

[option]
linter = false
