--div2.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity div2 is
  port(CLK, reset : in std_logic;
    CLK_OUT : out std_logic);
end div2;

architecture div2 of div2 is
  signal temp : std_logic;
  begin
    process(CLK, reset)
      begin
        if reset = '1' then CLK_OUT <= '0';
        else
          if (CLK = '1' and CLK'event) then temp <= temp + '1';
            if (temp < '2') then CLK_OUT <= '1';
            else CLK_OUT <= '0';
            end if;
          end if;
        end if;
    end process;
end div2;

      
      

