/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [18:0] _02_;
  reg [4:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_30z[13] & celloutsig_0_29z);
  assign celloutsig_0_49z = ~(celloutsig_0_9z & celloutsig_0_39z);
  assign celloutsig_0_24z = ~(celloutsig_0_4z[8] & celloutsig_0_17z);
  assign celloutsig_0_50z = celloutsig_0_29z | celloutsig_0_47z;
  assign celloutsig_1_5z = celloutsig_1_4z | celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_0z | celloutsig_1_1z[3];
  assign celloutsig_1_19z = celloutsig_1_14z | celloutsig_1_8z;
  assign celloutsig_0_9z = in_data[20] | _01_;
  assign celloutsig_0_12z = in_data[83] | celloutsig_0_6z;
  assign celloutsig_0_29z = celloutsig_0_26z[0] | celloutsig_0_24z;
  reg [18:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 19'h00000;
    else _14_ <= { in_data[39:30], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign { _02_[18:15], _00_, _02_[13:7], _01_, _02_[5:0] } = _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 5'h00;
    else _03_ <= in_data[74:70];
  assign celloutsig_1_18z = { in_data[117], celloutsig_1_5z, celloutsig_1_1z } / { 1'h1, in_data[141:131], celloutsig_1_10z };
  assign celloutsig_0_11z = { _02_[13:7], _01_, _02_[5:1], celloutsig_0_7z, _03_, celloutsig_0_9z, celloutsig_0_9z } / { 1'h1, _02_[17:15], _00_, _02_[13:7], _01_, _02_[5:2], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_47z = in_data[50] & ~(_03_[0]);
  assign celloutsig_1_4z = celloutsig_1_2z[5] & ~(celloutsig_1_0z);
  assign celloutsig_1_10z = celloutsig_1_8z & ~(celloutsig_1_4z);
  assign celloutsig_0_6z = _03_[3] & ~(celloutsig_0_4z[12]);
  assign celloutsig_0_17z = celloutsig_0_12z & ~(celloutsig_0_12z);
  assign celloutsig_0_0z = in_data[47:45] % { 1'h1, in_data[40:39] };
  assign celloutsig_0_4z = { celloutsig_0_0z[2], _03_, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } % { 1'h1, in_data[44:32] };
  assign celloutsig_1_9z = { celloutsig_1_3z[5:4], celloutsig_1_5z, celloutsig_1_8z } % { 1'h1, celloutsig_1_3z[2:0] };
  assign celloutsig_0_26z = celloutsig_0_18z[3:1] % { 1'h1, in_data[40:39] };
  assign celloutsig_1_1z = in_data[116] ? { in_data[140:133], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } : in_data[172:162];
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z } !== { in_data[148:145], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_14z = in_data[183:180] !== { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_4z[12], celloutsig_0_2z } !== { celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_17z } !== { in_data[66:38], celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[114:109] | { in_data[159:156], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[9:4] | in_data[103:98];
  assign celloutsig_0_18z = { in_data[95:92], celloutsig_0_6z, celloutsig_0_16z } | in_data[15:10];
  assign celloutsig_0_39z = celloutsig_0_3z[1] & celloutsig_0_35z;
  assign celloutsig_1_0z = in_data[121] & in_data[156];
  assign celloutsig_1_6z = celloutsig_1_5z & celloutsig_1_1z[6];
  assign celloutsig_0_23z = celloutsig_0_16z & celloutsig_0_12z;
  assign celloutsig_0_2z = _03_[2] & in_data[23];
  assign celloutsig_1_7z = ~^ { celloutsig_1_1z[4:2], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_3z[1:0], _03_ };
  assign celloutsig_0_16z = ~^ { celloutsig_0_4z[8:2], celloutsig_0_6z };
  assign celloutsig_0_3z = { celloutsig_0_0z[2:1], celloutsig_0_2z } - in_data[25:23];
  assign celloutsig_0_30z = { celloutsig_0_11z[13:0], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_23z } - { celloutsig_0_11z[19:2], celloutsig_0_19z };
  assign { _02_[14], _02_[6] } = { _00_, _01_ };
  assign { out_data[140:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
