INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FC_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FC_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/MAC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/Max_Pooling_ReLU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Max_Pooling_ReLU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/PE_Array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_Array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Bias.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Bias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/ROM_Weight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_Weight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/buffer1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/conv2d_pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_bias_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_bias_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/fc_weight_ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_weight_ROM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/global_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module global_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/matmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/max_finder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_finder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Git_repo/KNU_CCDC/KNU_CNN.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
