# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sintetizacao_tensao_senoidal.srcs/sources_1/new/sintetizacao_tensao_senoidal.vhd" \

# Do not sort compile order
nosort
