# vsim behavioral.mpf 
# ERROR: Could not open library behavioral at behavioral: No such file or directory
# Error loading design
vsim work.workbench(sort_test)
# vsim work.workbench(sort_test) 
# //  ModelSim SE/EE 5.4d Sep 15 2000 SunOS 5.10
# //
# //  Copyright (c) Mentor Graphics Corporation, 1982-2000, All Rights Reserved.
# //                       UNPUBLISHED, LICENSED SOFTWARE.
# //            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# //  Copyright (c) Model Technology Incorporated 1990-2000, All Rights Reserved.
# //
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.std_logic_1164(body)
# Loading work.r_sort_pkg
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.numeric_bit(body)
# Loading work.workbench(sort_test)
# Loading work.r_sort(high_level)
# Loading work.clock_gen(behavioral)
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity clock_gen
# ERROR: /home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd(10): near ";": expecting: ':'
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/r_sort.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture high_level of r_sort
# ERROR: /home/leoko805/TDTS01/hls/behavioral/r_sort.vhd(56): Incompatible types for assignment.
# ERROR: /home/leoko805/TDTS01/hls/behavioral/r_sort.vhd(107): VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/r_sort.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture high_level of r_sort
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(46): Type error in string literal
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(47): Type error in string literal
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(48): Type error in string literal
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(49): Type error in string literal
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(54): Type error in variable test_input. Needed type num.
# -- Loading entity r_sort
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(64): VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# -- Loading entity r_sort
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/r_sort.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture high_level of r_sort
view structure
# .structure
view wave
# .wave
view signals
# .signals
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# -- Loading entity r_sort
run
vsim work.workbench(sort_test)
# vsim work.workbench(sort_test) 
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.std_logic_1164(body)
# Loading work.r_sort_pkg
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.numeric_bit(body)
# Loading work.workbench(sort_test)
# Loading work.clock_gen(behavioral)
# Loading work.r_sort(high_level)
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# -- Loading entity r_sort
add wave /workbench/test_input
add wave /workbench/output
add wave /workbench/data_ready
add wave /workbench/clk
add wave /workbench/rst
add wave /workbench/start
add wave /workbench/sorter/temp
run 500 ns
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# -- Loading entity r_sort
restart -f
# Loading work.workbench(sort_test)
run 600 ns
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# -- Loading entity r_sort
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(52): Delay in signal assignment must be ascending.
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(65): VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(53): near "beginn": expecting: BEGIN
# ERROR: /home/leoko805/TDTS01/hls/behavioral/workbench.vhd(57): near "process": expecting: ';'
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# -- Loading entity r_sort
restar; run 1.1 ms
# ambiguous command name "restar": restart restartDone restartError restartParse restart_icon
restart; run 1.1 ms
# Loading work.workbench(sort_test)
restart; run 1.1 us
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# ERROR: /home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd(15): near "stopped": expecting: BEGIN
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
# ERROR: /home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd(26): Expression is not a signal.
# ERROR: /home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd(28): VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/clock_gen.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity clock_gen
# -- Compiling architecture behavioral of clock_gen
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/r_sort.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture high_level of r_sort
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity clock_gen
# -- Loading entity r_sort
restart; run
# Loading work.workbench(sort_test)
# Loading work.clock_gen(behavioral)
# Loading work.r_sort(high_level)
# Warning in wave window restart:  No objects found matching "/workbench/start" 
restart
vsim work.workbench(sort_test)
# vsim work.workbench(sort_test) 
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../sunos5_251/../std.standard
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.std_logic_1164(body)
# Loading work.r_sort_pkg
# Loading //sw/mentor/C.2/fpgadv/4.0/Modeltech/bin/../ieee.numeric_bit(body)
# Loading work.workbench(sort_test)
# Loading work.clock_gen(behavioral)
# Loading work.r_sort(high_level)
run
run 550 ns
run 200 ns
run 200 ns
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/r_sort.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture high_level of r_sort
restart; run 1 us
# Loading work.r_sort(high_level)
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/r_sort.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture high_level of r_sort
# ERROR: /home/leoko805/TDTS01/hls/behavioral/r_sort.vhd(56): Unknown identifier: i
# ERROR: /home/leoko805/TDTS01/hls/behavioral/r_sort.vhd(57): Unknown identifier: clock
# ERROR: /home/leoko805/TDTS01/hls/behavioral/r_sort.vhd(57): Expression is not a signal.
# ERROR: /home/leoko805/TDTS01/hls/behavioral/r_sort.vhd(107): VHDL Compiler exiting
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/r_sort.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package r_sort_pkg
# -- Loading package r_sort_pkg
# -- Compiling entity r_sort
# -- Compiling architecture high_level of r_sort
vcom -reportprogress 300 -work work {/home/leoko805/TDTS01/hls/behavioral/workbench.vhd}
# Model Technology ModelSim SE/EE vcom 5.4d Compiler 2000.09 Sep 15 2000
# -- Loading package standard
# -- Compiling entity workbench
# -- Loading package std_logic_1164
# -- Loading package r_sort_pkg
# -- Loading package numeric_bit
# -- Compiling architecture sort_test of workbench
# -- Loading entity r_sort
# -- Loading entity clock_gen
restart -f; run 1 us
# Loading work.workbench(sort_test)
# Loading work.r_sort(high_level)
