

================================================================
== Vivado HLS Report for 'sobel'
================================================================
* Date:           Fri May 31 10:17:06 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.129|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  303774|  303774|  303774|  303774|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  303772|  303772|        29|          6|          1|  50625|    yes   |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|   1044|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      0|     781|   1209|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    367|
|Register         |        0|      -|     704|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      2|    1485|   2716|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |sobel_AXILiteS_s_axi_U   |sobel_AXILiteS_s_axi  |        0|      0|   36|   40|
    |sobel_fsqrt_32ns_cud_U2  |sobel_fsqrt_32ns_cud  |        0|      0|  405|  615|
    |sobel_sitofp_32s_bkb_U1  |sobel_sitofp_32s_bkb  |        0|      0|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  781| 1209|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |sobel_mac_muladd_eOg_U4  |sobel_mac_muladd_eOg  | i0 + i1 * i1 |
    |sobel_mul_mul_11sdEe_U3  |sobel_mul_mul_11sdEe  |    i0 * i0   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+-------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------+---------+---+----+------+-----+------+-------------+
    |line_buffer_U  |sobel_line_buffer  |        1|  0|   0|   675|    8|     1|         5400|
    +---------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                   |        1|  0|   0|   675|    8|     1|         5400|
    +---------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |col_1_fu_409_p2                   |     +    |      0|  0|   39|          32|           1|
    |gx_fu_552_p2                      |     +    |      0|  0|   11|          11|          11|
    |gy_fu_609_p2                      |     +    |      0|  0|   11|          11|          11|
    |i_1_fu_293_p2                     |     +    |      0|  0|   23|          16|           1|
    |row_1_fu_421_p2                   |     +    |      0|  0|   39|          32|           1|
    |sh_assign_fu_665_p2               |     +    |      0|  0|   15|           8|           9|
    |sum_fu_471_p2                     |     +    |      0|  0|   15|           9|           9|
    |tmp_13_fu_567_p2                  |     +    |      0|  0|   11|          10|          10|
    |tmp_19_fu_314_p2                  |     +    |      0|  0|   13|           9|          11|
    |tmp_24_fu_383_p2                  |     +    |      0|  0|   13|           8|          11|
    |tmp_25_fu_443_p2                  |     +    |      0|  0|   13|           9|          11|
    |tmp_26_fu_482_p2                  |     +    |      0|  0|   13|           9|          11|
    |tmp_31_0_1_fu_394_p2              |     +    |      0|  0|   39|           2|          32|
    |tmp_3_fu_303_p2                   |     +    |      0|  0|   13|           8|          11|
    |tmp_4_fu_368_p2                   |     +    |      0|  0|   39|           3|          32|
    |tmp_9_fu_540_p2                   |     +    |      0|  0|   11|          11|          11|
    |result_V_1_fu_751_p2              |     -    |      0|  0|   39|           1|          32|
    |sum87_neg_fu_561_p2               |     -    |      0|  0|   11|          10|          10|
    |tmp_10_fu_546_p2                  |     -    |      0|  0|   11|          11|          11|
    |tmp_14_fu_603_p2                  |     -    |      0|  0|   11|          11|          11|
    |tmp_6_fu_465_p2                   |     -    |      0|  0|   15|           9|           9|
    |tmp_7_fu_534_p2                   |     -    |      0|  0|   11|          11|          11|
    |tmp_i_i_i_fu_679_p2               |     -    |      0|  0|   15|           7|           8|
    |ap_block_pp0_stage3_11001         |    and   |      0|  0|    2|           1|           1|
    |ap_block_state24_io               |    and   |      0|  0|    2|           1|           1|
    |ap_block_state29_io               |    and   |      0|  0|    2|           1|           1|
    |ap_block_state7_pp0_stage5_iter0  |    and   |      0|  0|    2|           1|           1|
    |input_V_data_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |input_V_data_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |or_cond_fu_357_p2                 |    and   |      0|  0|    2|           1|           1|
    |output_V_data_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |output_V_data_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |output_V_last_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |output_V_last_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |exitcond1_fu_287_p2               |   icmp   |      0|  0|   13|          16|          15|
    |grp_fu_276_p2                     |   icmp   |      0|  0|   13|          16|          15|
    |icmp4_fu_351_p2                   |   icmp   |      0|  0|   18|          31|           1|
    |icmp9_fu_772_p2                   |   icmp   |      0|  0|   18|          24|           1|
    |icmp_fu_335_p2                    |   icmp   |      0|  0|   18|          31|           1|
    |input_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |output_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |output_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |tmp_21_fu_415_p2                  |   icmp   |      0|  0|   18|          32|           8|
    |r_V_fu_709_p2                     |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_pp0_stage4_11001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage5_11001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state31                  |    or    |      0|  0|    2|           1|           1|
    |p_Val2_5_fu_743_p3                |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_756_p3                |  select  |      0|  0|   32|           1|          32|
    |p_row_fu_427_p3                   |  select  |      0|  0|   32|           1|          32|
    |p_s_fu_435_p3                     |  select  |      0|  0|   32|           1|           1|
    |tmp_data_V_fu_782_p3              |  select  |      0|  0|    8|           1|           2|
    |ush_fu_689_p3                     |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_715_p2                   |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 1044|         529|         547|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_col_phi_fu_249_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_phi_fu_261_p4    |   9|          2|   16|         32|
    |ap_phi_mux_row_phi_fu_237_p4  |   9|          2|   32|         64|
    |col_reg_245                   |   9|          2|   32|         64|
    |i_reg_257                     |   9|          2|   16|         32|
    |input_V_data_V_0_data_out     |   9|          2|    8|         16|
    |input_V_data_V_0_state        |  15|          3|    2|          6|
    |input_V_last_V_0_state        |  15|          3|    2|          6|
    |input_r_TDATA_blk_n           |   9|          2|    1|          2|
    |line_buffer_address0          |  38|          7|   10|         70|
    |line_buffer_address1          |  33|          6|   10|         60|
    |line_buffer_d0                |  15|          3|    8|         24|
    |output_V_data_V_1_data_in     |  15|          3|    8|         24|
    |output_V_data_V_1_data_out    |   9|          2|    8|         16|
    |output_V_data_V_1_state       |  15|          3|    2|          6|
    |output_V_keep_V_1_state       |  15|          3|    2|          6|
    |output_V_last_V_1_data_in     |  15|          3|    1|          3|
    |output_V_last_V_1_data_out    |   9|          2|    1|          2|
    |output_V_last_V_1_state       |  15|          3|    2|          6|
    |output_V_strb_V_1_state       |  15|          3|    2|          6|
    |output_r_TDATA_blk_n          |   9|          2|    1|          2|
    |reg_282                       |   9|          2|    8|         16|
    |row_reg_233                   |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 367|         75|  238|        602|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |col_reg_245                  |  32|   0|   32|          0|
    |exitcond1_reg_804            |   1|   0|    1|          0|
    |gx_reg_909                   |  11|   0|   11|          0|
    |gy_reg_919                   |  11|   0|   11|          0|
    |i_1_reg_808                  |  16|   0|   16|          0|
    |i_reg_257                    |  16|   0|   16|          0|
    |input_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |input_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |input_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |input_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |input_V_data_V_0_state       |   2|   0|    2|          0|
    |input_V_last_V_0_state       |   2|   0|    2|          0|
    |line_buffer_addr_2_reg_819   |  10|   0|   10|          0|
    |line_buffer_addr_reg_813     |  10|   0|   10|          0|
    |line_buffer_load_5_reg_869   |   8|   0|    8|          0|
    |or_cond_reg_825              |   1|   0|    1|          0|
    |output_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |output_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |output_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |output_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |output_V_data_V_1_state      |   2|   0|    2|          0|
    |output_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |output_V_keep_V_1_state      |   2|   0|    2|          0|
    |output_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |output_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |output_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |output_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |output_V_last_V_1_state      |   2|   0|    2|          0|
    |output_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |output_V_strb_V_1_state      |   2|   0|    2|          0|
    |p_Result_s_reg_949           |   1|   0|    1|          0|
    |p_Val2_5_reg_954             |  32|   0|   32|          0|
    |p_row_reg_874                |  32|   0|   32|          0|
    |p_s_reg_879                  |  32|   0|   32|          0|
    |reg_282                      |   8|   0|    8|          0|
    |row_reg_233                  |  32|   0|   32|          0|
    |sum_reg_899                  |   9|   0|    9|          0|
    |tmp_13_reg_914               |  10|   0|   10|          0|
    |tmp_15_reg_924               |  22|   0|   22|          0|
    |tmp_17_reg_929               |  22|   0|   22|          0|
    |tmp_18_reg_939               |  32|   0|   32|          0|
    |tmp_23_reg_839               |  11|   0|   11|          0|
    |tmp_27_reg_859               |  11|   0|   11|          0|
    |tmp_31_0_1_reg_854           |  32|   0|   32|          0|
    |tmp_6_reg_894                |   9|   0|    9|          0|
    |tmp_last_V_1_reg_829         |   1|   0|    1|          0|
    |tmp_last_V_reg_834           |   1|   0|    1|          0|
    |x_assign_reg_944             |  32|   0|   32|          0|
    |or_cond_reg_825              |  64|  32|    1|          0|
    |tmp_last_V_1_reg_829         |  64|  32|    1|          0|
    |tmp_last_V_reg_834           |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 704|  96|  515|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |     AXILiteS    |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |     AXILiteS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      sobel      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      sobel      | return value |
|interrupt               | out |    1| ap_ctrl_hs |      sobel      | return value |
|input_r_TDATA           |  in |    8|    axis    |  input_V_data_V |    pointer   |
|input_r_TVALID          |  in |    1|    axis    |  input_V_last_V |    pointer   |
|input_r_TREADY          | out |    1|    axis    |  input_V_last_V |    pointer   |
|input_r_TLAST           |  in |    1|    axis    |  input_V_last_V |    pointer   |
|input_r_TKEEP           |  in |    1|    axis    |  input_V_keep_V |    pointer   |
|input_r_TSTRB           |  in |    1|    axis    |  input_V_strb_V |    pointer   |
|output_r_TDATA          | out |    8|    axis    | output_V_data_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_V_data_V |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_V_last_V |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_V_last_V |    pointer   |
|output_r_TKEEP          | out |    1|    axis    | output_V_keep_V |    pointer   |
|output_r_TSTRB          | out |    1|    axis    | output_V_strb_V |    pointer   |
+------------------------+-----+-----+------------+-----------------+--------------+

