v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
T {Q} 940 -170 0 0 0.4 0.4 {}
T {!Q} 950 20 0 0 0.4 0.4 {}
T {S} 790 -180 0 0 0.4 0.4 {}
T {R} 790 40 0 0 0.4 0.4 {}
T {kludge for broken decap extraction in sky130 PDK} 850 -1180 0 0 0.4 0.4 {}
N 940 -260 980 -260 { lab=#net1}
N 820 -260 860 -260 { lab=#net2}
N 700 -260 740 -260 { lab=#net3}
N 580 -260 620 -260 { lab=#net4}
N 460 -260 500 -260 { lab=#net5}
N 340 -260 380 -260 { lab=NMOS_DLY_IN}
N 1220 -80 1240 -80 { lab=NMOS_DT}
N 940 -40 940 0 { lab=HS_CTRL}
N 940 -120 940 -80 { lab=LS_CTRL}
N 800 -100 820 -100 { lab=HS_CTRL}
N 800 -20 820 -20 { lab=LS_CTRL}
N 800 -40 800 -20 { lab=LS_CTRL}
N 800 -40 940 -80 { lab=LS_CTRL}
N 800 -100 800 -80 { lab=HS_CTRL}
N 800 -80 940 -40 { lab=HS_CTRL}
N 800 -140 820 -140 { lab=TIMEOUT}
N 940 -360 980 -360 { lab=#net6}
N 820 -360 860 -360 { lab=#net7}
N 700 -360 740 -360 { lab=#net8}
N 580 -360 620 -360 { lab=#net9}
N 460 -360 500 -360 { lab=#net10}
N 1060 -260 1080 -260 { lab=#net11}
N 1080 -300 1080 -260 { lab=#net11}
N 360 -300 1080 -300 { lab=#net11}
N 360 -360 360 -300 { lab=#net11}
N 360 -360 380 -360 { lab=#net11}
N 1060 -360 1100 -360 { lab=N_DLY_MID}
N 580 0 620 0 { lab=#net12}
N 480 0 500 0 { lab=TIMEOUT}
N 740 20 820 20 { lab=#net13}
N 480 -140 480 0 { lab=TIMEOUT}
N 480 -140 800 -140 { lab=TIMEOUT}
N 460 0 480 0 { lab=TIMEOUT}
N 940 -120 980 -120 { lab=LS_CTRL}
N 1220 20 1240 20 { lab=SW_EN}
N 1220 60 1240 60 { lab=HS_CTRL}
N 940 0 980 0 { lab=HS_CTRL}
N 1220 200 1240 200 { lab=LS_CTRL}
N 1220 240 1240 240 { lab=SW_EN}
N 1360 40 1380 40 { lab=#net14}
N 1700 -360 1740 -360 { lab=#net15}
N 1580 -360 1620 -360 { lab=#net16}
N 1460 -360 1500 -360 { lab=#net17}
N 1340 -360 1380 -360 { lab=#net18}
N 1220 -360 1260 -360 { lab=#net19}
N 1700 -260 1740 -260 { lab=#net20}
N 1580 -260 1620 -260 { lab=#net21}
N 1460 -260 1500 -260 { lab=#net22}
N 1340 -260 1380 -260 { lab=#net23}
N 1220 -260 1260 -260 { lab=#net24}
N 1100 -360 1140 -360 { lab=N_DLY_MID}
N 1120 -260 1140 -260 { lab=#net25}
N 1820 -360 1840 -360 { lab=#net25}
N 1840 -360 1840 -300 { lab=#net25}
N 1120 -300 1840 -300 { lab=#net25}
N 1120 -300 1120 -260 { lab=#net25}
N 1100 -360 1100 -120 { lab=N_DLY_MID}
N 1100 -120 1240 -120 { lab=N_DLY_MID}
N 1820 -260 1840 -260 { lab=#net26}
N 1840 -260 1840 -200 { lab=#net26}
N 1220 -200 1840 -200 { lab=#net26}
N 1220 -200 1220 -160 { lab=#net26}
N 1220 -160 1240 -160 { lab=#net26}
N 940 -640 980 -640 { lab=#net27}
N 820 -640 860 -640 { lab=#net28}
N 700 -640 740 -640 { lab=#net29}
N 580 -640 620 -640 { lab=#net30}
N 460 -640 500 -640 { lab=#net31}
N 340 -640 380 -640 { lab=PMOS_DLY_IN}
N 1220 -460 1240 -460 { lab=PMOS_DT}
N 940 -740 980 -740 { lab=#net32}
N 820 -740 860 -740 { lab=#net33}
N 700 -740 740 -740 { lab=#net34}
N 580 -740 620 -740 { lab=#net35}
N 460 -740 500 -740 { lab=#net36}
N 1060 -640 1080 -640 { lab=#net37}
N 1080 -680 1080 -640 { lab=#net37}
N 360 -680 1080 -680 { lab=#net37}
N 360 -740 360 -680 { lab=#net37}
N 360 -740 380 -740 { lab=#net37}
N 1060 -740 1100 -740 { lab=P_DLY_M}
N 1700 -740 1740 -740 { lab=#net38}
N 1580 -740 1620 -740 { lab=#net39}
N 1460 -740 1500 -740 { lab=#net40}
N 1340 -740 1380 -740 { lab=#net41}
N 1220 -740 1260 -740 { lab=#net42}
N 1700 -640 1740 -640 { lab=#net43}
N 1580 -640 1620 -640 { lab=#net44}
N 1460 -640 1500 -640 { lab=#net45}
N 1340 -640 1380 -640 { lab=#net46}
N 1220 -640 1260 -640 { lab=#net47}
N 1100 -740 1140 -740 { lab=P_DLY_M}
N 1120 -640 1140 -640 { lab=#net48}
N 1820 -740 1840 -740 { lab=#net48}
N 1840 -740 1840 -680 { lab=#net48}
N 1120 -680 1840 -680 { lab=#net48}
N 1120 -680 1120 -640 { lab=#net48}
N 1100 -740 1100 -500 { lab=P_DLY_M}
N 1100 -500 1240 -500 { lab=P_DLY_M}
N 1820 -640 1840 -640 { lab=#net49}
N 1840 -640 1840 -580 { lab=#net49}
N 1220 -580 1840 -580 { lab=#net49}
N 1220 -580 1220 -540 { lab=#net49}
N 1220 -540 1240 -540 { lab=#net49}
N 1380 40 1520 40 { lab=#net14}
N 1500 140 1520 140 { lab=SW_OVERRIDE}
N 1500 120 1500 140 { lab=SW_OVERRIDE}
N 1500 120 1520 120 { lab=SW_OVERRIDE}
N 1480 120 1500 120 { lab=SW_OVERRIDE}
N 1360 220 1520 220 { lab=#net50}
N 1500 80 1520 80 { lab=PMOS_VAL}
N 1500 180 1520 180 { lab=NMOS_VAL}
N 1600 60 1640 60 { lab=PMOS_DLY_IN}
N 1600 200 1640 200 { lab=NMOS_DLY_IN}
N 1320 -140 1360 -140 { lab=#net51}
N 1360 -140 1460 -140 { lab=#net51}
N 1450 -100 1460 -100 { lab=NMOS_DLY_IN}
N 1580 -120 1600 -120 { lab=#net52}
N 1580 -500 1600 -500 { lab=#net53}
N 1320 -520 1460 -520 { lab=#net54}
N 1600 -500 1600 -450 { lab=#net53}
N 1600 -450 1610 -450 { lab=#net53}
N 1690 -450 1720 -450 { lab=#net55}
N 1600 -120 1600 -60 { lab=#net52}
N 1600 -60 1610 -60 { lab=#net52}
N 1690 -60 1710 -60 { lab=NMOS_DRV_N}
N 1040 -1040 1060 -1040 { lab=TIMEOUT_EXT}
N 1040 -1000 1060 -1000 { lab=TIMEOUT_INT}
N 1040 -960 1060 -960 { lab=TIMEOUT_SEL}
N 1140 -1020 1180 -1020 { lab=TIMEOUT}
N 1180 -1040 1180 -1020 { lab=TIMEOUT}
N 1340 -1020 1380 -1020 { lab=#net56}
N 1180 -1020 1260 -1020 { lab=TIMEOUT}
N 1460 -1020 1500 -1020 { lab=TIMEOUT_OUT}
N 1800 -450 1820 -450 { lab=PMOS_DRV}
N 1600 -530 1600 -500 { lab=#net53}
N 1600 -530 1620 -530 { lab=#net53}
N 1700 -530 1740 -530 { lab=PMOS_DRV_N}
N 1600 -120 1700 -120 { lab=#net52}
N 1780 -120 1820 -120 { lab=#net57}
N 1900 -120 1920 -120 { lab=NMOS_DRV}
N 580 100 600 100 { lab=#net58}
N 600 40 600 100 { lab=#net58}
N 600 40 620 40 { lab=#net58}
N 440 80 460 80 { lab=CYCLE_END}
N 380 120 460 120 { lab=#net59}
N 220 100 260 100 { lab=OVERCURRENT}
N 220 140 260 140 { lab=OC_EN}
N 700 -1230 720 -1230 { lab=vss}
N 760 -1200 780 -1200 { lab=vdd}
N 780 -1230 780 -1200 { lab=vdd}
N 760 -1230 780 -1230 { lab=vdd}
N 760 -1280 760 -1260 { lab=vdd}
N 760 -1270 780 -1270 { lab=vdd}
N 780 -1270 780 -1230 { lab=vdd}
N 710 -1130 720 -1130 { lab=vdd}
N 760 -1100 760 -1070 { lab=vss}
N 760 -1130 780 -1130 { lab=vss}
N 780 -1130 780 -1070 { lab=vss}
N 760 -1070 780 -1070 { lab=vss}
N 760 -1170 760 -1160 { lab=vss}
N 760 -1170 780 -1170 { lab=vss}
N 780 -1170 780 -1130 { lab=vss}
N 1900 -1500 1920 -1500 { lab=TIMEOUT_EXT}
N 1900 -1540 1920 -1540 { lab=TIMEOUT_INT}
N 1900 -1580 1920 -1580 { lab=TIMEOUT_SEL}
N 3390 -1470 3410 -1470 { lab=PMOS_DT}
N 2720 -1480 2740 -1480 { lab=SW_EN}
N 3070 -1480 3090 -1480 { lab=NMOS_VAL}
N 2710 -1520 2740 -1520 { lab=PMOS_VAL}
N 2720 -1560 2740 -1560 { lab=SW_OVERRIDE}
N 2300 -1580 2320 -1580 { lab=OC_EN}
N 2300 -1540 2320 -1540 { lab=OVERCURRENT}
N 2300 -1500 2320 -1500 { lab=CYCLE_END}
N 3720 -1450 3740 -1450 { lab=NMOS_DT}
C {devices/ipin.sym} 390 -1340 0 0 {name=p9 lab=CYCLE_END}
C {devices/ipin.sym} 390 -1300 0 0 {name=p6 lab=NMOS_DRV}
C {devices/ipin.sym} 390 -1280 0 0 {name=p16 lab=NMOS_DRV_N}
C {devices/ipin.sym} 390 -1260 0 0 {name=p14 lab=NMOS_DT}
C {devices/ipin.sym} 390 -1240 0 0 {name=p13 lab=NMOS_VAL}
C {devices/ipin.sym} 390 -1200 0 0 {name=p25 lab=OC_EN}
C {devices/ipin.sym} 390 -1180 0 0 {name=p24 lab=OVERCURRENT}
C {devices/ipin.sym} 390 -1140 0 0 {name=p5 lab=PMOS_DRV}
C {devices/ipin.sym} 390 -1120 0 0 {name=p15 lab=PMOS_DRV_N}
C {devices/ipin.sym} 390 -1100 0 0 {name=p7 lab=PMOS_DT}
C {devices/ipin.sym} 390 -1080 0 0 {name=p12 lab=PMOS_VAL}
C {devices/ipin.sym} 390 -1040 0 0 {name=p10 lab=SW_EN}
C {devices/ipin.sym} 390 -1020 0 0 {name=p11 lab=SW_OVERRIDE}
C {devices/ipin.sym} 390 -980 0 0 {name=p17 lab=TIMEOUT_EXT}
C {devices/ipin.sym} 390 -960 0 0 {name=p8 lab=TIMEOUT_INT}
C {devices/ipin.sym} 390 -940 0 0 {name=p19 lab=TIMEOUT_OUT}
C {devices/ipin.sym} 390 -920 0 0 {name=p18 lab=TIMEOUT_SEL}
C {devices/ipin.sym} 390 -870 0 0 {name=p1 lab=vdd}
C {devices/ipin.sym} 390 -850 0 0 {name=p4 lab=vss}
C {sky130_stdcells/inv_1.sym} 420 -260 0 0 {name=x2 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 460 0 0 0 {name=l9 sig_type=std_logic lab=TIMEOUT}
C {devices/lab_wire.sym} 440 80 0 0 {name=l10 sig_type=std_logic lab=CYCLE_END}
C {devices/lab_wire.sym} 980 0 0 1 {name=l11 sig_type=std_logic lab=HS_CTRL}
C {devices/lab_wire.sym} 1220 60 0 0 {name=l3 sig_type=std_logic lab=HS_CTRL}
C {sky130_stdcells/inv_1.sym} 900 -360 0 0 {name=x18 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1220 20 0 0 {name=l12 sig_type=std_logic lab=SW_EN}
C {devices/lab_wire.sym} 980 -120 0 1 {name=l13 sig_type=std_logic lab=LS_CTRL}
C {sky130_stdcells/and2_1.sym} 1300 220 2 1 {name=x8 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1220 200 0 0 {name=l14 sig_type=std_logic lab=LS_CTRL}
C {devices/lab_wire.sym} 1220 240 0 0 {name=l15 sig_type=std_logic lab=SW_EN}
C {devices/lab_wire.sym} 1640 60 0 1 {name=l16 sig_type=std_logic lab=PMOS_DLY_IN}
C {devices/lab_wire.sym} 1640 200 0 1 {name=l17 sig_type=std_logic lab=NMOS_DLY_IN}
C {sky130_stdcells/inv_1.sym} 1180 -360 0 0 {name=x10 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1420 -360 0 0 {name=x12 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1660 -360 0 0 {name=x24 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1300 -360 0 0 {name=x26 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1540 -360 0 0 {name=x27 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1180 -260 0 0 {name=x28 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1420 -260 0 0 {name=x29 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1660 -260 0 0 {name=x30 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1780 -260 0 0 {name=x31 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1300 -260 0 0 {name=x32 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1540 -260 0 0 {name=x33 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/mux2_1.sym} 1560 60 0 0 {name=x34 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1780 -360 0 0 {name=x25 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 420 -640 0 0 {name=x14 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/mux2_1.sym} 1280 -520 0 0 {name=x35 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 660 -640 0 0 {name=x36 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 900 -640 0 0 {name=x37 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1220 -460 0 0 {name=l4 sig_type=std_logic lab=PMOS_DT}
C {sky130_stdcells/inv_1.sym} 540 -640 0 0 {name=x38 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 780 -640 0 0 {name=x39 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 420 -740 0 0 {name=x40 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 660 -740 0 0 {name=x41 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 900 -740 0 0 {name=x42 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1020 -740 0 0 {name=x43 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 540 -740 0 0 {name=x44 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 780 -740 0 0 {name=x45 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1020 -640 0 0 {name=x46 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1180 -740 0 0 {name=x47 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1420 -740 0 0 {name=x48 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1660 -740 0 0 {name=x49 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1300 -740 0 0 {name=x50 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1540 -740 0 0 {name=x51 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1180 -640 0 0 {name=x52 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1420 -640 0 0 {name=x53 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1660 -640 0 0 {name=x54 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1780 -640 0 0 {name=x55 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1300 -640 0 0 {name=x56 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1540 -640 0 0 {name=x57 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1780 -740 0 0 {name=x58 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/nand2_1.sym} 1300 40 0 0 {name=x3 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/mux2_1.sym} 1560 200 2 1 {name=x9 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1020 -360 0 0 {name=x19 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 660 -360 0 0 {name=x17 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1220 -80 0 0 {name=l8 sig_type=std_logic lab=NMOS_DT}
C {devices/lab_wire.sym} 1480 120 0 0 {name=l5 sig_type=std_logic lab=SW_OVERRIDE}
C {devices/lab_wire.sym} 1500 80 0 0 {name=l6 sig_type=std_logic lab=PMOS_VAL}
C {devices/lab_wire.sym} 1500 180 0 0 {name=l7 sig_type=std_logic lab=NMOS_VAL}
C {devices/lab_wire.sym} 340 -640 0 0 {name=l2 sig_type=std_logic lab=PMOS_DLY_IN}
C {devices/lab_wire.sym} 340 -260 0 0 {name=l1 sig_type=std_logic lab=NMOS_DLY_IN}
C {devices/lab_wire.sym} 1820 -450 0 1 {name=l18 sig_type=std_logic lab=PMOS_DRV}
C {devices/lab_wire.sym} 1920 -120 0 1 {name=l19 sig_type=std_logic lab=NMOS_DRV}
C {sky130_stdcells/inv_1.sym} 540 -260 0 0 {name=x7 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/mux2_1.sym} 1280 -140 0 0 {name=x1 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 420 -360 0 0 {name=x15 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 900 -260 0 0 {name=x6 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/nor2_1.sym} 880 0 2 1 {name=x13 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__}
C {sky130_stdcells/nor2_1.sym} 880 -120 0 0 {name=x16 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/and2_1.sym} 1520 -120 0 0 {name=x59 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1450 -100 0 0 {name=l20 sig_type=std_logic lab=NMOS_DLY_IN}
C {sky130_stdcells/or2_1.sym} 1520 -500 0 0 {name=x60 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1460 -480 0 0 {name=l21 sig_type=std_logic lab=PMOS_DLY_IN}
C {devices/lab_wire.sym} 1220 -500 0 0 {name=l22 sig_type=std_logic lab=P_DLY_M}
C {devices/lab_wire.sym} 1190 -120 0 0 {name=l23 sig_type=std_logic lab=N_DLY_MID}
C {devices/lab_wire.sym} 1740 -530 0 1 {name=l24 sig_type=std_logic lab=PMOS_DRV_N}
C {devices/lab_wire.sym} 1710 -60 0 1 {name=l25 sig_type=std_logic lab=NMOS_DRV_N}
C {sky130_stdcells/inv_1.sym} 780 -260 0 0 {name=x11 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 660 -260 0 0 {name=x4 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1650 -450 0 0 {name=x61 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/mux2_1.sym} 1100 -1020 0 0 {name=x63 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1760 -450 0 0 {name=x64 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 540 -360 0 0 {name=x20 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/and2_1.sym} 680 20 0 0 {name=x22 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1020 -260 0 0 {name=x5 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1180 -1040 0 1 {name=l26 sig_type=std_logic lab=TIMEOUT}
C {sky130_stdcells/inv_1.sym} 1300 -1020 0 0 {name=x65 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1420 -1020 0 0 {name=x66 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1660 -530 0 0 {name=x67 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 1740 -120 0 0 {name=x68 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1650 -60 0 0 {name=x69 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_4.sym} 1860 -120 0 0 {name=x62 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/or2_1.sym} 520 100 0 0 {name=x70 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/and2_1.sym} 320 120 0 0 {name=x71 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 220 100 0 0 {name=l27 sig_type=std_logic lab=OVERCURRENT}
C {devices/lab_wire.sym} 220 140 0 0 {name=l28 sig_type=std_logic lab=OC_EN}
C {sky130_stdcells/inv_1.sym} 780 -360 0 0 {name=x21 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/inv_1.sym} 540 0 0 0 {name=x23 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1040 -1040 0 0 {name=l29 sig_type=std_logic lab=TIMEOUT_EXT}
C {devices/lab_wire.sym} 1040 -1000 0 0 {name=l30 sig_type=std_logic lab=TIMEOUT_INT}
C {devices/lab_wire.sym} 1040 -960 0 0 {name=l31 sig_type=std_logic lab=TIMEOUT_SEL}
C {devices/lab_wire.sym} 1500 -1020 0 1 {name=l32 sig_type=std_logic lab=TIMEOUT_OUT}
C {sky130_fd_pr/pfet_g5v0d10v5.sym} 740 -1230 0 0 {name=M1
L=1
W=36
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_g5v0d10v5
spiceprefix=X
}
C {devices/lab_wire.sym} 760 -1280 0 0 {name=l33 sig_type=std_logic lab=vdd}
C {devices/lab_wire.sym} 700 -1230 0 0 {name=l34 sig_type=std_logic lab=vss}
C {devices/lab_wire.sym} 710 -1130 0 0 {name=l35 sig_type=std_logic lab=vdd}
C {sky130_fd_pr/nfet_g5v0d10v5.sym} 740 -1130 0 0 {name=M3
L=1
W=27
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_g5v0d10v5
spiceprefix=X
}
C {devices/lab_wire.sym} 760 -1070 0 0 {name=l37 sig_type=std_logic lab=vss}
C {sky130_stdcells/diode_2.sym} 2010 -1500 0 0 {name=x72 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 2010 -1540 0 0 {name=x73 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 2010 -1580 0 0 {name=x74 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 3500 -1470 0 0 {name=x76 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 3830 -1450 0 0 {name=x78 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 2410 -1500 0 0 {name=x79 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 2410 -1540 0 0 {name=x80 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 2410 -1580 0 0 {name=x81 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 2830 -1560 0 0 {name=x82 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 2830 -1520 0 0 {name=x83 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 1900 -1500 0 0 {name=l36 sig_type=std_logic lab=TIMEOUT_EXT}
C {devices/lab_wire.sym} 1900 -1540 0 0 {name=l38 sig_type=std_logic lab=TIMEOUT_INT}
C {devices/lab_wire.sym} 1900 -1580 0 0 {name=l39 sig_type=std_logic lab=TIMEOUT_SEL}
C {devices/lab_wire.sym} 3390 -1470 0 0 {name=l41 sig_type=std_logic lab=PMOS_DT}
C {devices/lab_wire.sym} 3720 -1450 0 0 {name=l43 sig_type=std_logic lab=NMOS_DT}
C {devices/lab_wire.sym} 2300 -1500 0 0 {name=l44 sig_type=std_logic lab=CYCLE_END}
C {devices/lab_wire.sym} 2300 -1540 0 0 {name=l45 sig_type=std_logic lab=OVERCURRENT}
C {devices/lab_wire.sym} 2300 -1580 0 0 {name=l46 sig_type=std_logic lab=OC_EN}
C {devices/lab_wire.sym} 2720 -1560 0 0 {name=l47 sig_type=std_logic lab=SW_OVERRIDE}
C {devices/lab_wire.sym} 2710 -1520 0 0 {name=l48 sig_type=std_logic lab=PMOS_VAL}
C {devices/lab_wire.sym} 3070 -1480 0 0 {name=l49 sig_type=std_logic lab=NMOS_VAL}
C {sky130_stdcells/diode_2.sym} 3180 -1480 0 0 {name=x84 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {sky130_stdcells/diode_2.sym} 2830 -1480 0 0 {name=x85 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hvl__ }
C {devices/lab_wire.sym} 2720 -1480 0 0 {name=l50 sig_type=std_logic lab=SW_EN}
C {devices/code.sym} 1160 -1460 0 0 {name=s1 only_toplevel=true value="
.include /usr/share/pdk/sky130A/libs.ref/sky130_fd_sc_hvl/spice/sky130_fd_sc_hvl.spice
"}
