<module name="MCU_FSS0_OSPI0_SS_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="OSPI_PID" acronym="OSPI_PID" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit:10 = Processors" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x874" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0xX" description="RTL revision. Will vary depending on release.Bit field reset value:SR2.0: ChSR1.0: 8h" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="" rwaccess="R"/>
  </register>
  <register id="OSPI_CTRL" acronym="OSPI_CTRL" offset="0x4" width="32" description="The Control Register contains general control bits for the OSPI.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="PIPELINE_MODE_FLUSH" width="1" begin="3" end="3" resetval="0x0" description="1h = Flush Flash Controller FIFO by forcing data interface slave select signal low. 0h = Data interface slave select signal to Controller is 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_STAT" acronym="OSPI_STAT" offset="0x8" width="32" description="The Status register provide general status bits for the OSPI.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_INIT_DONE" width="1" begin="1" end="1" resetval="0x0" description="0h = Memory initialization is in progress, 1h = Memory intialization is done." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0xX" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="OSPI_EOI" acronym="OSPI_EOI" offset="0x20" width="32" description="End of Interrupt Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used. Some of the OSPI features described in this section may not be supported on this family of devices. For more information, see , OSPI Not Supported Features.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="Reserved" range="" rwaccess="W"/>
    <bitfield id="EOI" width="8" begin="7" end="0" resetval="0x0" description="Write with bit position of targetted interrupt.(that is Ext TS is bit 0). Upon write, level interrupt will clear and if unserviced interrupt counter &amp;amp;gt; 1 will issue another pulse interrupt." range="" rwaccess="W"/>
  </register>
</module>
