// Seed: 3134859627
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  always @(id_0 or posedge id_0) begin
    id_1 <= id_0;
  end
endmodule
