$date
	Thu Aug 31 09:14:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dec2to4_tb $end
$var wire 4 ! Y [0:3] $end
$var reg 1 " En $end
$var reg 2 # W [1:0] $end
$scope module d1 $end
$var wire 1 " En $end
$var wire 2 $ W [1:0] $end
$var reg 4 % Y [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 %
b0 $
b0 #
1"
b1000 !
$end
#10
b100 !
b100 %
b1 #
b1 $
#20
b10 !
b10 %
b10 #
b10 $
#30
b1 !
b1 %
b11 #
b11 $
#40
b0 !
b0 %
b0 #
b0 $
0"
#50
b1 #
b1 $
#60
b10 #
b10 $
#70
b11 #
b11 $
#80
