{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 14:45:37 2022 " "Info: Processing started: Thu May 19 14:45:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off model_machine -c model_machine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model_machine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file model_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 model_machine " "Info: Found entity 1: model_machine" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "model_machine " "Info: Elaborating entity \"model_machine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "8 " "Warning: Pin \"8\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6312 6328 904 "8" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "9 " "Warning: Pin \"9\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6296 6312 904 "9" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "10 " "Warning: Pin \"10\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6280 6296 904 "10" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "11 " "Warning: Pin \"11\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6264 6280 904 "11" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "12 " "Warning: Pin \"12\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6248 6264 904 "12" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "13 " "Warning: Pin \"13\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6232 6248 904 "13" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "14 " "Warning: Pin \"14\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6216 6232 904 "14" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "15 " "Warning: Pin \"15\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6200 6216 904 "15" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "16 " "Warning: Pin \"16\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6320 6336 1536 "16" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "17 " "Warning: Pin \"17\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6304 6320 1536 "17" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "18 " "Warning: Pin \"18\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6288 6304 1536 "18" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "19 " "Warning: Pin \"19\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6272 6288 1536 "19" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "20 " "Warning: Pin \"20\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6256 6272 1536 "20" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "21 " "Warning: Pin \"21\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6240 6256 1536 "21" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "22 " "Warning: Pin \"22\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6224 6240 1536 "22" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "23 " "Warning: Pin \"23\" is missing source" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6208 6224 1536 "23" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_with_set_8_advanced.bdf 1 1 " "Warning: Using design file counter_with_set_8_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_8_advanced " "Info: Found entity 1: counter_with_set_8_advanced" {  } { { "counter_with_set_8_advanced.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_8_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_set_8_advanced counter_with_set_8_advanced:inst45 " "Info: Elaborating entity \"counter_with_set_8_advanced\" for hierarchy \"counter_with_set_8_advanced:inst45\"" {  } { { "model_machine.bdf" "inst45" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1424 3128 3352 1520 "inst45" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 counter_with_set_8_advanced:inst45\|74163:inst " "Info: Elaborating entity \"74163\" for hierarchy \"counter_with_set_8_advanced:inst45\|74163:inst\"" {  } { { "counter_with_set_8_advanced.bdf" "inst" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_8_advanced.bdf" { { 120 464 584 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_with_set_8_advanced:inst45\|74163:inst " "Info: Elaborated megafunction instantiation \"counter_with_set_8_advanced:inst45\|74163:inst\"" {  } { { "counter_with_set_8_advanced.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_8_advanced.bdf" { { 120 464 584 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub counter_with_set_8_advanced:inst45\|74163:inst " "Info: Elaborated megafunction instantiation \"counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\", which is child of megafunction instantiation \"counter_with_set_8_advanced:inst45\|74163:inst\"" {  } { { "74163.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "counter_with_set_8_advanced.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_8_advanced.bdf" { { 120 464 584 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 counter_with_set_8_advanced:inst45\|74163:inst1 " "Info: Elaborating entity \"74163\" for hierarchy \"counter_with_set_8_advanced:inst45\|74163:inst1\"" {  } { { "counter_with_set_8_advanced.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_8_advanced.bdf" { { 440 464 584 624 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_with_set_8_advanced:inst45\|74163:inst1 " "Info: Elaborated megafunction instantiation \"counter_with_set_8_advanced:inst45\|74163:inst1\"" {  } { { "counter_with_set_8_advanced.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_8_advanced.bdf" { { 440 464 584 624 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "decoder2_4.bdf 1 1 " "Warning: Using design file decoder2_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Info: Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/decoder2_4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 decoder2_4:inst23 " "Info: Elaborating entity \"decoder2_4\" for hierarchy \"decoder2_4:inst23\"" {  } { { "model_machine.bdf" "inst23" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -880 3832 3960 -784 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "start_and_stop.bdf 1 1 " "Warning: Using design file start_and_stop.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_and_stop " "Info: Found entity 1: start_and_stop" {  } { { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_and_stop start_and_stop:inst40 " "Info: Elaborating entity \"start_and_stop\" for hierarchy \"start_and_stop:inst40\"" {  } { { "model_machine.bdf" "inst40" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -56 -784 -632 72 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer2_1.bdf 1 1 " "Warning: Using design file multiplexer2_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer2_1 " "Info: Found entity 1: multiplexer2_1" {  } { { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer2_1 multiplexer2_1:inst8 " "Info: Elaborating entity \"multiplexer2_1\" for hierarchy \"multiplexer2_1:inst8\"" {  } { { "model_machine.bdf" "inst8" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1216 3176 3528 1312 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register8_with_clrn.bdf 1 1 " "Warning: Using design file register8_with_clrn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register8_with_clrn " "Info: Found entity 1: register8_with_clrn" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8_with_clrn register8_with_clrn:inst7 " "Info: Elaborating entity \"register8_with_clrn\" for hierarchy \"register8_with_clrn:inst7\"" {  } { { "model_machine.bdf" "inst7" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 584 3176 3400 680 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3_8.bdf 1 1 " "Warning: Using design file decoder3_8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Info: Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/decoder3_8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_8 decoder3_8:inst32 " "Info: Elaborating entity \"decoder3_8\" for hierarchy \"decoder3_8:inst32\"" {  } { { "model_machine.bdf" "inst32" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -816 2008 2200 -720 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU8_with_set_model.bdf 1 1 " "Warning: Using design file ALU8_with_set_model.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_with_set_model " "Info: Found entity 1: ALU8_with_set_model" {  } { { "ALU8_with_set_model.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/ALU8_with_set_model.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU8_with_set_model ALU8_with_set_model:inst " "Info: Elaborating entity \"ALU8_with_set_model\" for hierarchy \"ALU8_with_set_model:inst\"" {  } { { "model_machine.bdf" "inst" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 616 152 568 712 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU8_with_set_model:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU8_with_set_model:inst\|74181:inst\"" {  } { { "ALU8_with_set_model.bdf" "inst" { Schematic "C:/Users/dell/Desktop/debug/model_machine/ALU8_with_set_model.bdf" { { 48 408 528 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU8_with_set_model:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU8_with_set_model:inst\|74181:inst\"" {  } { { "ALU8_with_set_model.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/ALU8_with_set_model.bdf" { { 48 408 528 304 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU8_with_set_model:inst\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU8_with_set_model:inst\|74182:inst2\"" {  } { { "ALU8_with_set_model.bdf" "inst2" { Schematic "C:/Users/dell/Desktop/debug/model_machine/ALU8_with_set_model.bdf" { { 248 832 936 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU8_with_set_model:inst\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU8_with_set_model:inst\|74182:inst2\"" {  } { { "ALU8_with_set_model.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/ALU8_with_set_model.bdf" { { 248 832 936 424 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register8_group4.bdf 1 1 " "Warning: Using design file register8_group4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register8_group4 " "Info: Found entity 1: register8_group4" {  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8_group4 register8_group4:inst5 " "Info: Elaborating entity \"register8_group4\" for hierarchy \"register8_group4:inst5\"" {  } { { "model_machine.bdf" "inst5" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 584 1456 1776 752 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexer4_1.bdf 1 1 " "Warning: Using design file multiplexer4_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexer4_1 " "Info: Found entity 1: multiplexer4_1" {  } { { "multiplexer4_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer4_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer4_1 register8_group4:inst5\|multiplexer4_1:inst1 " "Info: Elaborating entity \"multiplexer4_1\" for hierarchy \"register8_group4:inst5\|multiplexer4_1:inst1\"" {  } { { "register8_group4.bdf" "inst1" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { 88 1240 1336 728 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register8_with_clrn_tri.bdf 1 1 " "Warning: Using design file register8_with_clrn_tri.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register8_with_clrn_tri " "Info: Found entity 1: register8_with_clrn_tri" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8_with_clrn_tri register8_group4:inst5\|register8_with_clrn_tri:inst29 " "Info: Elaborating entity \"register8_with_clrn_tri\" for hierarchy \"register8_group4:inst5\|register8_with_clrn_tri:inst29\"" {  } { { "register8_group4.bdf" "inst29" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { 32 624 720 256 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "tri_state_gate_8.bdf 1 1 " "Warning: Using design file tri_state_gate_8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state_gate_8 " "Info: Found entity 1: tri_state_gate_8" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_gate_8 tri_state_gate_8:inst12 " "Info: Elaborating entity \"tri_state_gate_8\" for hierarchy \"tri_state_gate_8:inst12\"" {  } { { "model_machine.bdf" "inst12" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 352 4376 4568 448 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_with_set_256.bdf 1 1 " "Warning: Using design file counter_with_set_256.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_256 " "Info: Found entity 1: counter_with_set_256" {  } { { "counter_with_set_256.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_set_256 counter_with_set_256:inst6 " "Info: Elaborating entity \"counter_with_set_256\" for hierarchy \"counter_with_set_256:inst6\"" {  } { { "model_machine.bdf" "inst6" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 608 2456 2680 704 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_with_set_16.bdf 1 1 " "Warning: Using design file counter_with_set_16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_16 " "Info: Found entity 1: counter_with_set_16" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_set_16 counter_with_set_256:inst6\|counter_with_set_16:inst " "Info: Elaborating entity \"counter_with_set_16\" for hierarchy \"counter_with_set_256:inst6\|counter_with_set_16:inst\"" {  } { { "counter_with_set_256.bdf" "inst" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_256.bdf" { { 48 408 504 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "condition_getter.bdf 1 1 " "Warning: Using design file condition_getter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 condition_getter " "Info: Found entity 1: condition_getter" {  } { { "condition_getter.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/condition_getter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition_getter condition_getter:inst11 " "Info: Elaborating entity \"condition_getter\" for hierarchy \"condition_getter:inst11\"" {  } { { "model_machine.bdf" "inst11" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 312 416 672 408 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "38 " "Info: Ignored 38 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "8 " "Info: Ignored 8 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "condition_getter:inst11\|inst4 " "Warning: Converted tri-state buffer \"condition_getter:inst11\|inst4\" feeding internal logic into a wire" {  } { { "condition_getter.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/condition_getter.bdf" { { 400 1200 1248 432 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "condition_getter:inst11\|inst1 " "Warning: Converted tri-state buffer \"condition_getter:inst11\|inst1\" feeding internal logic into a wire" {  } { { "condition_getter.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/condition_getter.bdf" { { 456 1200 1248 488 "inst1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "condition_getter:inst11\|inst2 " "Warning: Converted tri-state buffer \"condition_getter:inst11\|inst2\" feeding internal logic into a wire" {  } { { "condition_getter.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/condition_getter.bdf" { { 512 1200 1248 544 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "condition_getter:inst11\|inst3 " "Warning: Converted tri-state buffer \"condition_getter:inst11\|inst3\" feeding internal logic into a wire" {  } { { "condition_getter.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/condition_getter.bdf" { { 592 1200 1248 624 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst1 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst1\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 232 528 576 264 "inst1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst2 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst2\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 368 528 576 400 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst3 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst3\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 504 528 576 536 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst4 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst4\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 632 528 576 664 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst5 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst5\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 760 528 576 792 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst6 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst6\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 896 528 576 928 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst8 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst8\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 1016 528 576 1048 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst10 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst32\|inst10\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 1152 528 576 1184 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst1 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst1\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 232 528 576 264 "inst1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst2 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst2\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 368 528 576 400 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst3 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst3\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 504 528 576 536 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst4 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst4\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 632 528 576 664 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst5 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst5\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 760 528 576 792 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst6 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst6\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 896 528 576 928 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst8 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst8\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 1016 528 576 1048 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst10 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst31\|inst10\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 1152 528 576 1184 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst1 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst1\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 232 528 576 264 "inst1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst2 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst2\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 368 528 576 400 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst3 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst3\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 504 528 576 536 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst4 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst4\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 632 528 576 664 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst5 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst5\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 760 528 576 792 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst6 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst6\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 896 528 576 928 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst8 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst8\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 1016 528 576 1048 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst10 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst30\|inst10\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 1152 528 576 1184 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst1 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst1\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 232 528 576 264 "inst1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst2 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst2\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 368 528 576 400 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst3 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst3\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 504 528 576 536 "inst3" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst4 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst4\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 632 528 576 664 "inst4" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst5 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst5\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 760 528 576 792 "inst5" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst6 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst6\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 896 528 576 928 "inst6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst8 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst8\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 1016 528 576 1048 "inst8" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst10 " "Warning: Converted tri-state buffer \"register8_group4:inst5\|register8_with_clrn_tri:inst29\|inst10\" feeding internal logic into a wire" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn_tri.bdf" { { 1152 528 576 1184 "inst10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tri_state_gate_8:inst13\|inst12 register8_with_clrn:inst15\|inst16 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tri_state_gate_8:inst13\|inst12\" to the node \"register8_with_clrn:inst15\|inst16\" into a wire" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { { 832 512 560 864 "inst12" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tri_state_gate_8:inst13\|inst11 register8_with_clrn:inst15\|inst14 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tri_state_gate_8:inst13\|inst11\" to the node \"register8_with_clrn:inst15\|inst14\" into a wire" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { { 744 512 560 776 "inst11" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tri_state_gate_8:inst13\|inst9 register8_with_clrn:inst15\|inst15 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tri_state_gate_8:inst13\|inst9\" to the node \"register8_with_clrn:inst15\|inst15\" into a wire" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { { 656 512 560 688 "inst9" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tri_state_gate_8:inst13\|inst10 register8_with_clrn:inst15\|inst13 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tri_state_gate_8:inst13\|inst10\" to the node \"register8_with_clrn:inst15\|inst13\" into a wire" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { { 568 512 560 600 "inst10" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tri_state_gate_8:inst13\|inst register8_with_clrn:inst15\|inst " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tri_state_gate_8:inst13\|inst\" to the node \"register8_with_clrn:inst15\|inst\" into a wire" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { { 192 512 560 224 "inst" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tri_state_gate_8:inst13\|inst6 register8_with_clrn:inst15\|inst7 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tri_state_gate_8:inst13\|inst6\" to the node \"register8_with_clrn:inst15\|inst7\" into a wire" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { { 280 512 560 312 "inst6" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tri_state_gate_8:inst13\|inst8 register8_with_clrn:inst15\|inst9 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tri_state_gate_8:inst13\|inst8\" to the node \"register8_with_clrn:inst15\|inst9\" into a wire" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { { 368 512 560 400 "inst8" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tri_state_gate_8:inst13\|inst7 register8_with_clrn:inst15\|inst11 " "Warning: Converted the fanout from the always-enabled tri-state buffer \"tri_state_gate_8:inst13\|inst7\" to the node \"register8_with_clrn:inst15\|inst11\" into a wire" {  } { { "tri_state_gate_8.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/tri_state_gate_8.bdf" { { 456 512 560 488 "inst7" "" } } } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "8 GND " "Warning (13410): Pin \"8\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6312 6328 904 "8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "9 GND " "Warning (13410): Pin \"9\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6296 6312 904 "9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "10 GND " "Warning (13410): Pin \"10\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6280 6296 904 "10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "11 GND " "Warning (13410): Pin \"11\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6264 6280 904 "11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "12 GND " "Warning (13410): Pin \"12\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6248 6264 904 "12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "13 GND " "Warning (13410): Pin \"13\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6232 6248 904 "13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "14 GND " "Warning (13410): Pin \"14\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6216 6232 904 "14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "15 GND " "Warning (13410): Pin \"15\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6200 6216 904 "15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "16 GND " "Warning (13410): Pin \"16\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6320 6336 1536 "16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "17 GND " "Warning (13410): Pin \"17\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6304 6320 1536 "17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "18 GND " "Warning (13410): Pin \"18\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6288 6304 1536 "18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "19 GND " "Warning (13410): Pin \"19\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6272 6288 1536 "19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "20 GND " "Warning (13410): Pin \"20\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6256 6272 1536 "20" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "21 GND " "Warning (13410): Pin \"21\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6240 6256 1536 "21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "22 GND " "Warning (13410): Pin \"22\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6224 6240 1536 "22" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "23 GND " "Warning (13410): Pin \"23\" is stuck at GND" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6208 6224 1536 "23" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "31 RAMDATA6 " "Warning: Output pin \"31\" driven by bidirectional pin \"RAMDATA6\" cannot be tri-stated" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2240 4608 4624 2416 "31" "" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4328 4344 2504 "RAMDATA6" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "30 RAMDATA5 " "Warning: Output pin \"30\" driven by bidirectional pin \"RAMDATA5\" cannot be tri-stated" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2240 4624 4640 2416 "30" "" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4344 4360 2504 "RAMDATA5" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "29 RAMDATA4 " "Warning: Output pin \"29\" driven by bidirectional pin \"RAMDATA4\" cannot be tri-stated" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2240 4640 4656 2416 "29" "" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4360 4376 2504 "RAMDATA4" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "28 RAMDATA3 " "Warning: Output pin \"28\" driven by bidirectional pin \"RAMDATA3\" cannot be tri-stated" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2240 4656 4672 2416 "28" "" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4376 4392 2504 "RAMDATA3" "" } } } }  } 0 0 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Info: Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Info: Implemented 190 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 14:45:39 2022 " "Info: Processing ended: Thu May 19 14:45:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 14:45:40 2022 " "Info: Processing started: Thu May 19 14:45:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off model_machine -c model_machine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "model_machine EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"model_machine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst26  " "Info: Automatically promoted node inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst34  " "Info: Automatically promoted node inst34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 400 3352 3400 464 "inst34" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst35  " "Info: Automatically promoted node inst35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 456 5440 5488 520 "inst35" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst36  " "Info: Automatically promoted node inst36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 456 4320 4368 520 "inst36" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst36 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst41  " "Info: Automatically promoted node inst41 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst41 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register8_group4:inst5\|inst21  " "Info: Automatically promoted node register8_group4:inst5\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { -112 -152 -88 -64 "inst21" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8_group4:inst5|inst21 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register8_group4:inst5\|inst22  " "Info: Automatically promoted node register8_group4:inst5\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { -64 -152 -88 -16 "inst22" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8_group4:inst5|inst22 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register8_group4:inst5\|inst23  " "Info: Automatically promoted node register8_group4:inst5\|inst23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { -16 -152 -88 32 "inst23" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8_group4:inst5|inst23 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.073 ns register register " "Info: Estimated most critical path is register to register delay of 3.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 1 REG LAB_X30_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y13; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.651 ns) 0.881 ns multiplexer2_1:inst2\|inst16~147 2 COMB LAB_X30_Y13 3 " "Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = LAB_X30_Y13; Fanout = 3; COMB Node = 'multiplexer2_1:inst2\|inst16~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { -40 744 808 8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.370 ns) 1.999 ns ALU8_with_set_model:inst\|74181:inst\|77 3 COMB LAB_X29_Y13 3 " "Info: 3: + IC(0.748 ns) + CELL(0.370 ns) = 1.999 ns; Loc. = LAB_X29_Y13; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.499 ns) 2.965 ns condition_getter:inst11\|inst~111 4 COMB LAB_X28_Y13 1 " "Info: 4: + IC(0.467 ns) + CELL(0.499 ns) = 2.965 ns; Loc. = LAB_X28_Y13; Fanout = 1; COMB Node = 'condition_getter:inst11\|inst~111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { ALU8_with_set_model:inst|74181:inst|77 condition_getter:inst11|inst~111 } "NODE_NAME" } } { "condition_getter.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/condition_getter.bdf" { { 288 416 480 432 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.073 ns register8_with_clrn:inst29\|inst14 5 REG LAB_X28_Y13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.073 ns; Loc. = LAB_X28_Y13; Fanout = 1; REG Node = 'register8_with_clrn:inst29\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { condition_getter:inst11|inst~111 register8_with_clrn:inst29|inst14 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 52.98 % ) " "Info: Total cell delay = 1.628 ns ( 52.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.445 ns ( 47.02 % ) " "Info: Total interconnect delay = 1.445 ns ( 47.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.073 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 condition_getter:inst11|inst~111 register8_with_clrn:inst29|inst14 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 576 " "Info: 1 (of 576) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Warning: Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA7 0 " "Info: Pin \"RAMDATA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA6 0 " "Info: Pin \"RAMDATA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA5 0 " "Info: Pin \"RAMDATA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA4 0 " "Info: Pin \"RAMDATA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA3 0 " "Info: Pin \"RAMDATA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA2 0 " "Info: Pin \"RAMDATA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA1 0 " "Info: Pin \"RAMDATA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA0 0 " "Info: Pin \"RAMDATA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDRESS7 0 " "Info: Pin \"ROMADDRESS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDRESS6 0 " "Info: Pin \"ROMADDRESS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDRESS5 0 " "Info: Pin \"ROMADDRESS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDRESS4 0 " "Info: Pin \"ROMADDRESS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDRESS3 0 " "Info: Pin \"ROMADDRESS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDRESS2 0 " "Info: Pin \"ROMADDRESS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDRESS1 0 " "Info: Pin \"ROMADDRESS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROMADDRESS0 0 " "Info: Pin \"ROMADDRESS0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDRESS7 0 " "Info: Pin \"RAMADDRESS7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDRESS6 0 " "Info: Pin \"RAMADDRESS6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDRESS5 0 " "Info: Pin \"RAMADDRESS5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDRESS4 0 " "Info: Pin \"RAMADDRESS4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDRESS3 0 " "Info: Pin \"RAMADDRESS3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDRESS2 0 " "Info: Pin \"RAMADDRESS2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDRESS1 0 " "Info: Pin \"RAMADDRESS1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDRESS0 0 " "Info: Pin \"RAMADDRESS0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CARRY_JUDGE 0 " "Info: Pin \"CARRY_JUDGE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ZERO_JUDGE 0 " "Info: Pin \"ZERO_JUDGE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NEGITAVE_JUDGE 0 " "Info: Pin \"NEGITAVE_JUDGE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OVERFLOW_JUDGE 0 " "Info: Pin \"OVERFLOW_JUDGE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "0 0 " "Info: Pin \"0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "1 0 " "Info: Pin \"1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "2 0 " "Info: Pin \"2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "3 0 " "Info: Pin \"3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "4 0 " "Info: Pin \"4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "5 0 " "Info: Pin \"5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "6 0 " "Info: Pin \"6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "7 0 " "Info: Pin \"7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "8 0 " "Info: Pin \"8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "9 0 " "Info: Pin \"9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "10 0 " "Info: Pin \"10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "11 0 " "Info: Pin \"11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "12 0 " "Info: Pin \"12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "13 0 " "Info: Pin \"13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "14 0 " "Info: Pin \"14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "15 0 " "Info: Pin \"15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "16 0 " "Info: Pin \"16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "17 0 " "Info: Pin \"17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "18 0 " "Info: Pin \"18\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "19 0 " "Info: Pin \"19\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "20 0 " "Info: Pin \"20\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "21 0 " "Info: Pin \"21\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "22 0 " "Info: Pin \"22\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "23 0 " "Info: Pin \"23\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "24 0 " "Info: Pin \"24\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "25 0 " "Info: Pin \"25\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "26 0 " "Info: Pin \"26\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "27 0 " "Info: Pin \"27\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "28 0 " "Info: Pin \"28\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "29 0 " "Info: Pin \"29\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "30 0 " "Info: Pin \"30\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "31 0 " "Info: Pin \"31\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WR 0 " "Info: Pin \"WR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "16 " "Warning: Following 16 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "8 GND " "Info: Pin 8 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 8 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "8" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6312 6328 904 "8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "9 GND " "Info: Pin 9 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 9 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "9" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6296 6312 904 "9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "10 GND " "Info: Pin 10 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 10 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "10" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6280 6296 904 "10" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "11 GND " "Info: Pin 11 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 11 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "11" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6264 6280 904 "11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 11 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "12 GND " "Info: Pin 12 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 12 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "12" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6248 6264 904 "12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 12 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "13 GND " "Info: Pin 13 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 13 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "13" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6232 6248 904 "13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 13 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "14 GND " "Info: Pin 14 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 14 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "14" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6216 6232 904 "14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 14 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "15 GND " "Info: Pin 15 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 15 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "15" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 728 6200 6216 904 "15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 15 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "16 GND " "Info: Pin 16 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 16 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "16" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6320 6336 1536 "16" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "17 GND " "Info: Pin 17 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 17 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "17" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6304 6320 1536 "17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 17 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "18 GND " "Info: Pin 18 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 18 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "18" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6288 6304 1536 "18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 18 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "19 GND " "Info: Pin 19 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 19 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "19" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6272 6288 1536 "19" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 19 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "20 GND " "Info: Pin 20 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 20 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "20" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6256 6272 1536 "20" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 20 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "21 GND " "Info: Pin 21 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 21 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "21" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6240 6256 1536 "21" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 21 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "22 GND " "Info: Pin 22 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 22 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "22" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6224 6240 1536 "22" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 22 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "23 GND " "Info: Pin 23 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { 23 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "23" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1360 6208 6224 1536 "23" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 23 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR3 " "Info: Following pins have the same output enable: uIR3" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMDATA7 3.3-V LVTTL " "Info: Type bi-directional pin RAMDATA7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMDATA7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMDATA7" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4312 4328 2504 "RAMDATA7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMDATA6 3.3-V LVTTL " "Info: Type bi-directional pin RAMDATA6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMDATA6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMDATA6" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4328 4344 2504 "RAMDATA6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMDATA5 3.3-V LVTTL " "Info: Type bi-directional pin RAMDATA5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMDATA5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMDATA5" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4344 4360 2504 "RAMDATA5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMDATA4 3.3-V LVTTL " "Info: Type bi-directional pin RAMDATA4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMDATA4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMDATA4" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4360 4376 2504 "RAMDATA4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMDATA3 3.3-V LVTTL " "Info: Type bi-directional pin RAMDATA3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMDATA3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMDATA3" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4376 4392 2504 "RAMDATA3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMDATA2 3.3-V LVTTL " "Info: Type bi-directional pin RAMDATA2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMDATA2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMDATA2" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4392 4408 2504 "RAMDATA2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMDATA1 3.3-V LVTTL " "Info: Type bi-directional pin RAMDATA1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMDATA1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMDATA1" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4408 4424 2504 "RAMDATA1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional RAMDATA0 3.3-V LVTTL " "Info: Type bi-directional pin RAMDATA0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { RAMDATA0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAMDATA0" } } } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2328 4424 4440 2504 "RAMDATA0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAMDATA0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 14:45:42 2022 " "Info: Processing ended: Thu May 19 14:45:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 14:45:43 2022 " "Info: Processing started: Thu May 19 14:45:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off model_machine -c model_machine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off model_machine -c model_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 14:45:44 2022 " "Info: Processing ended: Thu May 19 14:45:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 19 14:45:45 2022 " "Info: Processing started: Thu May 19 14:45:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off model_machine -c model_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off model_machine -c model_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR0 " "Info: Assuming node \"uIR0\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1048 3904 3920 -880 "uIR0" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR1 " "Info: Assuming node \"uIR1\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1048 3920 3936 -880 "uIR1" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START_CP " "Info: Assuming node \"START_CP\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 0 -1120 -952 16 "START_CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START_CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR8 " "Info: Assuming node \"uIR8\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1080 -824 -808 -912 "uIR8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "continue_cp " "Info: Assuming node \"continue_cp\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -16 -1120 -952 0 "continue_cp" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "continue_cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR11 " "Info: Assuming node \"uIR11\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2160 2176 -920 "uIR11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR11" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR9 " "Info: Assuming node \"uIR9\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2128 2144 -920 "uIR9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR9" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR10 " "Info: Assuming node \"uIR10\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2144 2160 -920 "uIR10" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR7 " "Info: Assuming node \"uIR7\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 1688 1704 -920 "uIR7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR7" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 1672 1688 -920 "uIR6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst37 " "Info: Detected gated clock \"inst37\" as buffer" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 224 664 712 288 "inst37" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst35 " "Info: Detected gated clock \"inst35\" as buffer" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 456 5440 5488 520 "inst35" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst33 " "Info: Detected gated clock \"inst33\" as buffer" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2 " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register8_group4:inst5\|inst22 " "Info: Detected gated clock \"register8_group4:inst5\|inst22\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { -64 -152 -88 -16 "inst22" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register8_group4:inst5\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register8_group4:inst5\|inst21 " "Info: Detected gated clock \"register8_group4:inst5\|inst21\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { -112 -152 -88 -64 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register8_group4:inst5\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4 " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register8_group4:inst5\|inst24~29 " "Info: Detected gated clock \"register8_group4:inst5\|inst24~29\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { 32 -152 -88 80 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register8_group4:inst5\|inst24~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register8_group4:inst5\|inst23 " "Info: Detected gated clock \"register8_group4:inst5\|inst23\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { -16 -152 -88 32 "inst23" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register8_group4:inst5\|inst23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst36~38 " "Info: Detected gated clock \"inst36~38\" as buffer" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 456 4320 4368 520 "inst36" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6 " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register8_group4:inst5\|inst24 " "Info: Detected gated clock \"register8_group4:inst5\|inst24\" as buffer" {  } { { "register8_group4.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_group4.bdf" { { 32 -152 -88 80 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register8_group4:inst5\|inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst36 " "Info: Detected gated clock \"inst36\" as buffer" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 456 4320 4368 520 "inst36" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4 " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2 " "Info: Detected ripple clock \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2\" as buffer" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst41 " "Info: Detected gated clock \"inst41\" as buffer" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 400 3352 3400 464 "inst34" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_and_stop:inst40\|inst4 " "Info: Detected ripple clock \"start_and_stop:inst40\|inst4\" as buffer" {  } { { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 248 384 448 328 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_and_stop:inst40\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_and_stop:inst40\|inst~21 " "Info: Detected gated clock \"start_and_stop:inst40\|inst~21\" as buffer" {  } { { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_and_stop:inst40\|inst~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst26 " "Info: Detected gated clock \"inst26\" as buffer" {  } { { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR0 register counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122 register counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134 333.78 MHz 2.996 ns Internal " "Info: Clock \"uIR0\" has Internal fmax of 333.78 MHz between source register \"counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122\" and destination register \"counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134\" (period= 2.996 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.732 ns + Longest register register " "Info: + Longest register to register delay is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122 1 REG LCFF_X29_Y8_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N3; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.614 ns) 1.456 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|108~11 2 COMB LCCOMB_X29_Y8_N0 4 " "Info: 2: + IC(0.842 ns) + CELL(0.614 ns) = 1.456 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 4; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|108~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 352 216 280 392 "108" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.053 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|130~10 3 COMB LCCOMB_X29_Y8_N26 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.053 ns; Loc. = LCCOMB_X29_Y8_N26; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|130~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 752 216 280 792 "130" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.624 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|133~204 4 COMB LCCOMB_X29_Y8_N16 1 " "Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 2.624 ns; Loc. = LCCOMB_X29_Y8_N16; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|133~204'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 728 512 576 768 "133" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.732 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134 5 REG LCFF_X29_Y8_N17 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.732 ns; Loc. = LCFF_X29_Y8_N17; Fanout = 3; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 41.51 % ) " "Info: Total cell delay = 1.134 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.598 ns ( 58.49 % ) " "Info: Total interconnect delay = 1.598 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.842ns 0.391ns 0.365ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 destination 7.076 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR0\" to destination register is 7.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 9 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 9; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1048 3904 3920 -880 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.206 ns) 2.997 ns inst26 2 COMB LCCOMB_X29_Y8_N6 1 " "Info: 2: + IC(1.807 ns) + CELL(0.206 ns) = 2.997 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { uIR0 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 5.511 ns inst26~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.514 ns) + CELL(0.000 ns) = 5.511 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.076 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134 4 REG LCFF_X29_Y8_N17 3 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.076 ns; Loc. = LCFF_X29_Y8_N17; Fanout = 3; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 26.23 % ) " "Info: Total cell delay = 1.856 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.220 ns ( 73.77 % ) " "Info: Total interconnect delay = 5.220 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.076 ns" { uIR0 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.076 ns" { uIR0 {} uIR0~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 1.807ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR0 source 7.076 ns - Longest register " "Info: - Longest clock path from clock \"uIR0\" to source register is 7.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR0 1 CLK PIN_89 9 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 9; CLK Node = 'uIR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR0 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1048 3904 3920 -880 "uIR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.206 ns) 2.997 ns inst26 2 COMB LCCOMB_X29_Y8_N6 1 " "Info: 2: + IC(1.807 ns) + CELL(0.206 ns) = 2.997 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { uIR0 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 5.511 ns inst26~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.514 ns) + CELL(0.000 ns) = 5.511 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.076 ns counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122 4 REG LCFF_X29_Y8_N3 5 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.076 ns; Loc. = LCFF_X29_Y8_N3; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 26.23 % ) " "Info: Total cell delay = 1.856 ns ( 26.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.220 ns ( 73.77 % ) " "Info: Total interconnect delay = 5.220 ns ( 73.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.076 ns" { uIR0 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.076 ns" { uIR0 {} uIR0~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.807ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.076 ns" { uIR0 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.076 ns" { uIR0 {} uIR0~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 1.807ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.076 ns" { uIR0 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.076 ns" { uIR0 {} uIR0~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.807ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.842ns 0.391ns 0.365ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.076 ns" { uIR0 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.076 ns" { uIR0 {} uIR0~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 1.807ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.076 ns" { uIR0 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.076 ns" { uIR0 {} uIR0~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.807ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR1 register counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122 register counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134 333.78 MHz 2.996 ns Internal " "Info: Clock \"uIR1\" has Internal fmax of 333.78 MHz between source register \"counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122\" and destination register \"counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134\" (period= 2.996 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.732 ns + Longest register register " "Info: + Longest register to register delay is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122 1 REG LCFF_X29_Y8_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N3; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.614 ns) 1.456 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|108~11 2 COMB LCCOMB_X29_Y8_N0 4 " "Info: 2: + IC(0.842 ns) + CELL(0.614 ns) = 1.456 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 4; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|108~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 352 216 280 392 "108" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 2.053 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|130~10 3 COMB LCCOMB_X29_Y8_N26 1 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 2.053 ns; Loc. = LCCOMB_X29_Y8_N26; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|130~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 752 216 280 792 "130" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 2.624 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|133~204 4 COMB LCCOMB_X29_Y8_N16 1 " "Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 2.624 ns; Loc. = LCCOMB_X29_Y8_N16; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|133~204'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 728 512 576 768 "133" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.732 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134 5 REG LCFF_X29_Y8_N17 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.732 ns; Loc. = LCFF_X29_Y8_N17; Fanout = 3; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 41.51 % ) " "Info: Total cell delay = 1.134 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.598 ns ( 58.49 % ) " "Info: Total interconnect delay = 1.598 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.842ns 0.391ns 0.365ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 destination 7.248 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR1\" to destination register is 7.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 13 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 13; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1048 3920 3936 -880 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.370 ns) 3.169 ns inst26 2 COMB LCCOMB_X29_Y8_N6 1 " "Info: 2: + IC(1.815 ns) + CELL(0.370 ns) = 3.169 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { uIR1 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 5.683 ns inst26~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.514 ns) + CELL(0.000 ns) = 5.683 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.248 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134 4 REG LCFF_X29_Y8_N17 3 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.248 ns; Loc. = LCFF_X29_Y8_N17; Fanout = 3; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 27.87 % ) " "Info: Total cell delay = 2.020 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.228 ns ( 72.13 % ) " "Info: Total interconnect delay = 5.228 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { uIR1 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { uIR1 {} uIR1~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 1.815ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR1 source 7.248 ns - Longest register " "Info: - Longest clock path from clock \"uIR1\" to source register is 7.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR1 1 CLK PIN_90 13 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_90; Fanout = 13; CLK Node = 'uIR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR1 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1048 3920 3936 -880 "uIR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.370 ns) 3.169 ns inst26 2 COMB LCCOMB_X29_Y8_N6 1 " "Info: 2: + IC(1.815 ns) + CELL(0.370 ns) = 3.169 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { uIR1 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 5.683 ns inst26~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.514 ns) + CELL(0.000 ns) = 5.683 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 7.248 ns counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122 4 REG LCFF_X29_Y8_N3 5 " "Info: 4: + IC(0.899 ns) + CELL(0.666 ns) = 7.248 ns; Loc. = LCFF_X29_Y8_N3; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|122'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 27.87 % ) " "Info: Total cell delay = 2.020 ns ( 27.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.228 ns ( 72.13 % ) " "Info: Total interconnect delay = 5.228 ns ( 72.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { uIR1 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { uIR1 {} uIR1~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.815ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { uIR1 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { uIR1 {} uIR1~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 1.815ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { uIR1 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { uIR1 {} uIR1~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.815ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|108~11 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|130~10 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|133~204 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.842ns 0.391ns 0.365ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { uIR1 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { uIR1 {} uIR1~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|134 {} } { 0.000ns 0.000ns 1.815ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.248 ns" { uIR1 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.248 ns" { uIR1 {} uIR1~combout {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|122 {} } { 0.000ns 0.000ns 1.815ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START_CP register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 register register8_with_clrn:inst38\|inst 62.13 MHz 16.096 ns Internal " "Info: Clock \"START_CP\" has Internal fmax of 62.13 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6\" and destination register \"register8_with_clrn:inst38\|inst\" (period= 16.096 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns + Longest register register " "Info: + Longest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 1 REG LCFF_X30_Y13_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns multiplexer2_1:inst2\|inst16~147 2 COMB LCCOMB_X30_Y13_N24 3 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 3; COMB Node = 'multiplexer2_1:inst2\|inst16~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { -40 744 808 8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 1.502 ns ALU8_with_set_model:inst\|74181:inst\|77 3 COMB LCCOMB_X29_Y13_N24 3 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 1.502 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.610 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.610 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 32.30 % ) " "Info: Total cell delay = 0.520 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.090 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.174 ns - Smallest " "Info: - Smallest clock skew is -6.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 12.298 ns + Shortest register " "Info: + Shortest clock path from clock \"START_CP\" to destination register is 12.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 0 -1120 -952 16 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.970 ns) 3.392 ns start_and_stop:inst40\|inst4 2 REG LCFF_X30_Y12_N1 2 " "Info: 2: + IC(1.272 ns) + CELL(0.970 ns) = 3.392 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 2; REG Node = 'start_and_stop:inst40\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { START_CP start_and_stop:inst40|inst4 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 248 384 448 328 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.206 ns) 4.357 ns start_and_stop:inst40\|inst~21 3 COMB LCCOMB_X30_Y13_N8 6 " "Info: 3: + IC(0.759 ns) + CELL(0.206 ns) = 4.357 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.539 ns) 7.141 ns inst41 4 COMB LCCOMB_X30_Y13_N30 1 " "Info: 4: + IC(2.245 ns) + CELL(0.539 ns) = 7.141 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { start_and_stop:inst40|inst~21 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 10.718 ns inst41~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(3.577 ns) + CELL(0.000 ns) = 10.718 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 12.298 ns register8_with_clrn:inst38\|inst 6 REG LCFF_X29_Y13_N25 7 " "Info: 6: + IC(0.914 ns) + CELL(0.666 ns) = 12.298 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.531 ns ( 28.71 % ) " "Info: Total cell delay = 3.531 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.767 ns ( 71.29 % ) " "Info: Total interconnect delay = 8.767 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.298 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.298 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.272ns 0.759ns 2.245ns 3.577ns 0.914ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 18.472 ns - Longest register " "Info: - Longest clock path from clock \"START_CP\" to source register is 18.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 0 -1120 -952 16 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.970 ns) 3.392 ns start_and_stop:inst40\|inst4 2 REG LCFF_X30_Y12_N1 2 " "Info: 2: + IC(1.272 ns) + CELL(0.970 ns) = 3.392 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 2; REG Node = 'start_and_stop:inst40\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { START_CP start_and_stop:inst40|inst4 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 248 384 448 328 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.206 ns) 4.357 ns start_and_stop:inst40\|inst~21 3 COMB LCCOMB_X30_Y13_N8 6 " "Info: 3: + IC(0.759 ns) + CELL(0.206 ns) = 4.357 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.532 ns) 5.273 ns inst33 4 COMB LCCOMB_X30_Y13_N28 1 " "Info: 4: + IC(0.384 ns) + CELL(0.532 ns) = 5.273 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { start_and_stop:inst40|inst~21 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.970 ns) 7.240 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 5 REG LCFF_X26_Y13_N25 3 " "Info: 5: + IC(0.997 ns) + CELL(0.970 ns) = 7.240 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 8.603 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2 6 REG LCFF_X26_Y13_N19 3 " "Info: 6: + IC(0.393 ns) + CELL(0.970 ns) = 8.603 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.970 ns) 10.599 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4 7 REG LCFF_X24_Y13_N27 3 " "Info: 7: + IC(1.026 ns) + CELL(0.970 ns) = 10.599 ns; Loc. = LCFF_X24_Y13_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 11.962 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6 8 REG LCFF_X24_Y13_N9 3 " "Info: 8: + IC(0.393 ns) + CELL(0.970 ns) = 11.962 ns; Loc. = LCFF_X24_Y13_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.970 ns) 13.642 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst 9 REG LCFF_X25_Y13_N1 3 " "Info: 9: + IC(0.710 ns) + CELL(0.970 ns) = 13.642 ns; Loc. = LCFF_X25_Y13_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.970 ns) 15.018 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2 10 REG LCFF_X25_Y13_N17 4 " "Info: 10: + IC(0.406 ns) + CELL(0.970 ns) = 15.018 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 17.087 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4 11 REG LCFF_X29_Y13_N11 3 " "Info: 11: + IC(1.099 ns) + CELL(0.970 ns) = 17.087 ns; Loc. = LCFF_X29_Y13_N11; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.666 ns) 18.472 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 12 REG LCFF_X30_Y13_N7 2 " "Info: 12: + IC(0.719 ns) + CELL(0.666 ns) = 18.472 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.314 ns ( 55.84 % ) " "Info: Total cell delay = 10.314 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.158 ns ( 44.16 % ) " "Info: Total interconnect delay = 8.158 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.472 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.472 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.298 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.298 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.272ns 0.759ns 2.245ns 3.577ns 0.914ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.472 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.472 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.298 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.298 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.272ns 0.759ns 2.245ns 3.577ns 0.914ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.472 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.472 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR8 register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 register register8_with_clrn:inst38\|inst 62.13 MHz 16.096 ns Internal " "Info: Clock \"uIR8\" has Internal fmax of 62.13 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6\" and destination register \"register8_with_clrn:inst38\|inst\" (period= 16.096 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns + Longest register register " "Info: + Longest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 1 REG LCFF_X30_Y13_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns multiplexer2_1:inst2\|inst16~147 2 COMB LCCOMB_X30_Y13_N24 3 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 3; COMB Node = 'multiplexer2_1:inst2\|inst16~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { -40 744 808 8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 1.502 ns ALU8_with_set_model:inst\|74181:inst\|77 3 COMB LCCOMB_X29_Y13_N24 3 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 1.502 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.610 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.610 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 32.30 % ) " "Info: Total cell delay = 0.520 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.090 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.174 ns - Smallest " "Info: - Smallest clock skew is -6.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 11.269 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR8\" to destination register is 11.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1080 -824 -808 -912 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.370 ns) 3.328 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.974 ns) + CELL(0.370 ns) = 3.328 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { uIR8 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.539 ns) 6.112 ns inst41 3 COMB LCCOMB_X30_Y13_N30 1 " "Info: 3: + IC(2.245 ns) + CELL(0.539 ns) = 6.112 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { start_and_stop:inst40|inst~21 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 9.689 ns inst41~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(3.577 ns) + CELL(0.000 ns) = 9.689 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 11.269 ns register8_with_clrn:inst38\|inst 5 REG LCFF_X29_Y13_N25 7 " "Info: 5: + IC(0.914 ns) + CELL(0.666 ns) = 11.269 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.559 ns ( 22.71 % ) " "Info: Total cell delay = 2.559 ns ( 22.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.710 ns ( 77.29 % ) " "Info: Total interconnect delay = 8.710 ns ( 77.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.269 ns" { uIR8 start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.269 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.974ns 2.245ns 3.577ns 0.914ns } { 0.000ns 0.984ns 0.370ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 17.443 ns - Longest register " "Info: - Longest clock path from clock \"uIR8\" to source register is 17.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1080 -824 -808 -912 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.370 ns) 3.328 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.974 ns) + CELL(0.370 ns) = 3.328 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { uIR8 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.532 ns) 4.244 ns inst33 3 COMB LCCOMB_X30_Y13_N28 1 " "Info: 3: + IC(0.384 ns) + CELL(0.532 ns) = 4.244 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { start_and_stop:inst40|inst~21 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.970 ns) 6.211 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 4 REG LCFF_X26_Y13_N25 3 " "Info: 4: + IC(0.997 ns) + CELL(0.970 ns) = 6.211 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 7.574 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2 5 REG LCFF_X26_Y13_N19 3 " "Info: 5: + IC(0.393 ns) + CELL(0.970 ns) = 7.574 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.970 ns) 9.570 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4 6 REG LCFF_X24_Y13_N27 3 " "Info: 6: + IC(1.026 ns) + CELL(0.970 ns) = 9.570 ns; Loc. = LCFF_X24_Y13_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 10.933 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6 7 REG LCFF_X24_Y13_N9 3 " "Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 10.933 ns; Loc. = LCFF_X24_Y13_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.970 ns) 12.613 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst 8 REG LCFF_X25_Y13_N1 3 " "Info: 8: + IC(0.710 ns) + CELL(0.970 ns) = 12.613 ns; Loc. = LCFF_X25_Y13_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.970 ns) 13.989 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2 9 REG LCFF_X25_Y13_N17 4 " "Info: 9: + IC(0.406 ns) + CELL(0.970 ns) = 13.989 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 16.058 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4 10 REG LCFF_X29_Y13_N11 3 " "Info: 10: + IC(1.099 ns) + CELL(0.970 ns) = 16.058 ns; Loc. = LCFF_X29_Y13_N11; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.666 ns) 17.443 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 11 REG LCFF_X30_Y13_N7 2 " "Info: 11: + IC(0.719 ns) + CELL(0.666 ns) = 17.443 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.342 ns ( 53.56 % ) " "Info: Total cell delay = 9.342 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.101 ns ( 46.44 % ) " "Info: Total interconnect delay = 8.101 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.443 ns" { uIR8 start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.443 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.974ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 0.984ns 0.370ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.269 ns" { uIR8 start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.269 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.974ns 2.245ns 3.577ns 0.914ns } { 0.000ns 0.984ns 0.370ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.443 ns" { uIR8 start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.443 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.974ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 0.984ns 0.370ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.269 ns" { uIR8 start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.269 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.974ns 2.245ns 3.577ns 0.914ns } { 0.000ns 0.984ns 0.370ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.443 ns" { uIR8 start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.443 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.974ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 0.984ns 0.370ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "continue_cp register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 register register8_with_clrn:inst38\|inst 62.13 MHz 16.096 ns Internal " "Info: Clock \"continue_cp\" has Internal fmax of 62.13 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6\" and destination register \"register8_with_clrn:inst38\|inst\" (period= 16.096 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns + Longest register register " "Info: + Longest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 1 REG LCFF_X30_Y13_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns multiplexer2_1:inst2\|inst16~147 2 COMB LCCOMB_X30_Y13_N24 3 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 3; COMB Node = 'multiplexer2_1:inst2\|inst16~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { -40 744 808 8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 1.502 ns ALU8_with_set_model:inst\|74181:inst\|77 3 COMB LCCOMB_X29_Y13_N24 3 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 1.502 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.610 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.610 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 32.30 % ) " "Info: Total cell delay = 0.520 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.090 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.174 ns - Smallest " "Info: - Smallest clock skew is -6.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "continue_cp destination 11.028 ns + Shortest register " "Info: + Shortest clock path from clock \"continue_cp\" to destination register is 11.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns continue_cp 1 CLK PIN_131 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 2; CLK Node = 'continue_cp'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { continue_cp } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -16 -1120 -952 0 "continue_cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.577 ns) 3.087 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.360 ns) + CELL(0.577 ns) = 3.087 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { continue_cp start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.539 ns) 5.871 ns inst41 3 COMB LCCOMB_X30_Y13_N30 1 " "Info: 3: + IC(2.245 ns) + CELL(0.539 ns) = 5.871 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.784 ns" { start_and_stop:inst40|inst~21 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 9.448 ns inst41~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(3.577 ns) + CELL(0.000 ns) = 9.448 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 11.028 ns register8_with_clrn:inst38\|inst 5 REG LCFF_X29_Y13_N25 7 " "Info: 5: + IC(0.914 ns) + CELL(0.666 ns) = 11.028 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.932 ns ( 26.59 % ) " "Info: Total cell delay = 2.932 ns ( 26.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.096 ns ( 73.41 % ) " "Info: Total interconnect delay = 8.096 ns ( 73.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.028 ns" { continue_cp start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.028 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.360ns 2.245ns 3.577ns 0.914ns } { 0.000ns 1.150ns 0.577ns 0.539ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "continue_cp source 17.202 ns - Longest register " "Info: - Longest clock path from clock \"continue_cp\" to source register is 17.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns continue_cp 1 CLK PIN_131 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 2; CLK Node = 'continue_cp'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { continue_cp } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -16 -1120 -952 0 "continue_cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.577 ns) 3.087 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.360 ns) + CELL(0.577 ns) = 3.087 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { continue_cp start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.532 ns) 4.003 ns inst33 3 COMB LCCOMB_X30_Y13_N28 1 " "Info: 3: + IC(0.384 ns) + CELL(0.532 ns) = 4.003 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { start_and_stop:inst40|inst~21 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.970 ns) 5.970 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 4 REG LCFF_X26_Y13_N25 3 " "Info: 4: + IC(0.997 ns) + CELL(0.970 ns) = 5.970 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 7.333 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2 5 REG LCFF_X26_Y13_N19 3 " "Info: 5: + IC(0.393 ns) + CELL(0.970 ns) = 7.333 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.970 ns) 9.329 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4 6 REG LCFF_X24_Y13_N27 3 " "Info: 6: + IC(1.026 ns) + CELL(0.970 ns) = 9.329 ns; Loc. = LCFF_X24_Y13_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 10.692 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6 7 REG LCFF_X24_Y13_N9 3 " "Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 10.692 ns; Loc. = LCFF_X24_Y13_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.970 ns) 12.372 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst 8 REG LCFF_X25_Y13_N1 3 " "Info: 8: + IC(0.710 ns) + CELL(0.970 ns) = 12.372 ns; Loc. = LCFF_X25_Y13_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.970 ns) 13.748 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2 9 REG LCFF_X25_Y13_N17 4 " "Info: 9: + IC(0.406 ns) + CELL(0.970 ns) = 13.748 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 15.817 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4 10 REG LCFF_X29_Y13_N11 3 " "Info: 10: + IC(1.099 ns) + CELL(0.970 ns) = 15.817 ns; Loc. = LCFF_X29_Y13_N11; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.666 ns) 17.202 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 11 REG LCFF_X30_Y13_N7 2 " "Info: 11: + IC(0.719 ns) + CELL(0.666 ns) = 17.202 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.715 ns ( 56.48 % ) " "Info: Total cell delay = 9.715 ns ( 56.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.487 ns ( 43.52 % ) " "Info: Total interconnect delay = 7.487 ns ( 43.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.202 ns" { continue_cp start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.202 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.360ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.150ns 0.577ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.028 ns" { continue_cp start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.028 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.360ns 2.245ns 3.577ns 0.914ns } { 0.000ns 1.150ns 0.577ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.202 ns" { continue_cp start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.202 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.360ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.150ns 0.577ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.028 ns" { continue_cp start_and_stop:inst40|inst~21 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.028 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 1.360ns 2.245ns 3.577ns 0.914ns } { 0.000ns 1.150ns 0.577ns 0.539ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.202 ns" { continue_cp start_and_stop:inst40|inst~21 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "17.202 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 1.360ns 0.384ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.150ns 0.577ns 0.532ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR11 register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 register register8_with_clrn:inst38\|inst 60.59 MHz 16.504 ns Internal " "Info: Clock \"uIR11\" has Internal fmax of 60.59 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6\" and destination register \"register8_with_clrn:inst38\|inst\" (period= 16.504 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns + Longest register register " "Info: + Longest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 1 REG LCFF_X30_Y13_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns multiplexer2_1:inst2\|inst16~147 2 COMB LCCOMB_X30_Y13_N24 3 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 3; COMB Node = 'multiplexer2_1:inst2\|inst16~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { -40 744 808 8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 1.502 ns ALU8_with_set_model:inst\|74181:inst\|77 3 COMB LCCOMB_X29_Y13_N24 3 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 1.502 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.610 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.610 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 32.30 % ) " "Info: Total cell delay = 0.520 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.090 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.378 ns - Smallest " "Info: - Smallest clock skew is -6.378 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 destination 10.517 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR11\" to destination register is 10.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 7 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 7; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2160 2176 -920 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.996 ns) + CELL(0.370 ns) 5.360 ns inst41 2 COMB LCCOMB_X30_Y13_N30 1 " "Info: 2: + IC(3.996 ns) + CELL(0.370 ns) = 5.360 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { uIR11 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 8.937 ns inst41~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(3.577 ns) + CELL(0.000 ns) = 8.937 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 10.517 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 10.517 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 19.30 % ) " "Info: Total cell delay = 2.030 ns ( 19.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.487 ns ( 80.70 % ) " "Info: Total interconnect delay = 8.487 ns ( 80.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.517 ns" { uIR11 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.517 ns" { uIR11 {} uIR11~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 3.996ns 3.577ns 0.914ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 source 16.895 ns - Longest register " "Info: - Longest clock path from clock \"uIR11\" to source register is 16.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 7 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 7; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2160 2176 -920 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.370 ns) 3.696 ns inst33 2 COMB LCCOMB_X30_Y13_N28 1 " "Info: 2: + IC(2.332 ns) + CELL(0.370 ns) = 3.696 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { uIR11 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.970 ns) 5.663 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 3 REG LCFF_X26_Y13_N25 3 " "Info: 3: + IC(0.997 ns) + CELL(0.970 ns) = 5.663 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 7.026 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2 4 REG LCFF_X26_Y13_N19 3 " "Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 7.026 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.970 ns) 9.022 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4 5 REG LCFF_X24_Y13_N27 3 " "Info: 5: + IC(1.026 ns) + CELL(0.970 ns) = 9.022 ns; Loc. = LCFF_X24_Y13_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 10.385 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6 6 REG LCFF_X24_Y13_N9 3 " "Info: 6: + IC(0.393 ns) + CELL(0.970 ns) = 10.385 ns; Loc. = LCFF_X24_Y13_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.970 ns) 12.065 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst 7 REG LCFF_X25_Y13_N1 3 " "Info: 7: + IC(0.710 ns) + CELL(0.970 ns) = 12.065 ns; Loc. = LCFF_X25_Y13_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.970 ns) 13.441 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2 8 REG LCFF_X25_Y13_N17 4 " "Info: 8: + IC(0.406 ns) + CELL(0.970 ns) = 13.441 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 15.510 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4 9 REG LCFF_X29_Y13_N11 3 " "Info: 9: + IC(1.099 ns) + CELL(0.970 ns) = 15.510 ns; Loc. = LCFF_X29_Y13_N11; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.666 ns) 16.895 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 10 REG LCFF_X30_Y13_N7 2 " "Info: 10: + IC(0.719 ns) + CELL(0.666 ns) = 16.895 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.820 ns ( 52.20 % ) " "Info: Total cell delay = 8.820 ns ( 52.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.075 ns ( 47.80 % ) " "Info: Total interconnect delay = 8.075 ns ( 47.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.895 ns" { uIR11 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.895 ns" { uIR11 {} uIR11~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.332ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.517 ns" { uIR11 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.517 ns" { uIR11 {} uIR11~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 3.996ns 3.577ns 0.914ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.895 ns" { uIR11 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.895 ns" { uIR11 {} uIR11~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.332ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.517 ns" { uIR11 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.517 ns" { uIR11 {} uIR11~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 3.996ns 3.577ns 0.914ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.895 ns" { uIR11 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.895 ns" { uIR11 {} uIR11~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.332ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR9 register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 register register8_with_clrn:inst38\|inst 64.91 MHz 15.406 ns Internal " "Info: Clock \"uIR9\" has Internal fmax of 64.91 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6\" and destination register \"register8_with_clrn:inst38\|inst\" (period= 15.406 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns + Longest register register " "Info: + Longest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 1 REG LCFF_X30_Y13_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns multiplexer2_1:inst2\|inst16~147 2 COMB LCCOMB_X30_Y13_N24 3 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 3; COMB Node = 'multiplexer2_1:inst2\|inst16~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { -40 744 808 8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 1.502 ns ALU8_with_set_model:inst\|74181:inst\|77 3 COMB LCCOMB_X29_Y13_N24 3 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 1.502 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.610 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.610 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 32.30 % ) " "Info: Total cell delay = 0.520 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.090 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.829 ns - Smallest " "Info: - Smallest clock skew is -5.829 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR9 destination 10.640 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR9\" to destination register is 10.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns uIR9 1 CLK PIN_102 7 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 7; CLK Node = 'uIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR9 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2128 2144 -920 "uIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.832 ns) + CELL(0.647 ns) 5.483 ns inst41 2 COMB LCCOMB_X30_Y13_N30 1 " "Info: 2: + IC(3.832 ns) + CELL(0.647 ns) = 5.483 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { uIR9 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 9.060 ns inst41~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(3.577 ns) + CELL(0.000 ns) = 9.060 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 10.640 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 10.640 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.317 ns ( 21.78 % ) " "Info: Total cell delay = 2.317 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.323 ns ( 78.22 % ) " "Info: Total interconnect delay = 8.323 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.640 ns" { uIR9 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.640 ns" { uIR9 {} uIR9~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 3.832ns 3.577ns 0.914ns } { 0.000ns 1.004ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR9 source 16.469 ns - Longest register " "Info: - Longest clock path from clock \"uIR9\" to source register is 16.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns uIR9 1 CLK PIN_102 7 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 7; CLK Node = 'uIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR9 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2128 2144 -920 "uIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.202 ns) 3.270 ns inst33 2 COMB LCCOMB_X30_Y13_N28 1 " "Info: 2: + IC(2.064 ns) + CELL(0.202 ns) = 3.270 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { uIR9 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.970 ns) 5.237 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 3 REG LCFF_X26_Y13_N25 3 " "Info: 3: + IC(0.997 ns) + CELL(0.970 ns) = 5.237 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 6.600 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2 4 REG LCFF_X26_Y13_N19 3 " "Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 6.600 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.970 ns) 8.596 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4 5 REG LCFF_X24_Y13_N27 3 " "Info: 5: + IC(1.026 ns) + CELL(0.970 ns) = 8.596 ns; Loc. = LCFF_X24_Y13_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 9.959 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6 6 REG LCFF_X24_Y13_N9 3 " "Info: 6: + IC(0.393 ns) + CELL(0.970 ns) = 9.959 ns; Loc. = LCFF_X24_Y13_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.970 ns) 11.639 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst 7 REG LCFF_X25_Y13_N1 3 " "Info: 7: + IC(0.710 ns) + CELL(0.970 ns) = 11.639 ns; Loc. = LCFF_X25_Y13_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.970 ns) 13.015 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2 8 REG LCFF_X25_Y13_N17 4 " "Info: 8: + IC(0.406 ns) + CELL(0.970 ns) = 13.015 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 15.084 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4 9 REG LCFF_X29_Y13_N11 3 " "Info: 9: + IC(1.099 ns) + CELL(0.970 ns) = 15.084 ns; Loc. = LCFF_X29_Y13_N11; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.666 ns) 16.469 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 10 REG LCFF_X30_Y13_N7 2 " "Info: 10: + IC(0.719 ns) + CELL(0.666 ns) = 16.469 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.662 ns ( 52.60 % ) " "Info: Total cell delay = 8.662 ns ( 52.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.807 ns ( 47.40 % ) " "Info: Total interconnect delay = 7.807 ns ( 47.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.469 ns" { uIR9 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.469 ns" { uIR9 {} uIR9~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.064ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.004ns 0.202ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.640 ns" { uIR9 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.640 ns" { uIR9 {} uIR9~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 3.832ns 3.577ns 0.914ns } { 0.000ns 1.004ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.469 ns" { uIR9 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.469 ns" { uIR9 {} uIR9~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.064ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.004ns 0.202ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.640 ns" { uIR9 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.640 ns" { uIR9 {} uIR9~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 3.832ns 3.577ns 0.914ns } { 0.000ns 1.004ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.469 ns" { uIR9 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.469 ns" { uIR9 {} uIR9~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.064ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.004ns 0.202ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR10 register counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 register register8_with_clrn:inst38\|inst 60.47 MHz 16.538 ns Internal " "Info: Clock \"uIR10\" has Internal fmax of 60.47 MHz between source register \"counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6\" and destination register \"register8_with_clrn:inst38\|inst\" (period= 16.538 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.610 ns + Longest register register " "Info: + Longest register to register delay is 1.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 1 REG LCFF_X30_Y13_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.206 ns) 0.633 ns multiplexer2_1:inst2\|inst16~147 2 COMB LCCOMB_X30_Y13_N24 3 " "Info: 2: + IC(0.427 ns) + CELL(0.206 ns) = 0.633 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 3; COMB Node = 'multiplexer2_1:inst2\|inst16~147'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { -40 744 808 8 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.206 ns) 1.502 ns ALU8_with_set_model:inst\|74181:inst\|77 3 COMB LCCOMB_X29_Y13_N24 3 " "Info: 3: + IC(0.663 ns) + CELL(0.206 ns) = 1.502 ns; Loc. = LCCOMB_X29_Y13_N24; Fanout = 3; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.610 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.610 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 32.30 % ) " "Info: Total cell delay = 0.520 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 67.70 % ) " "Info: Total interconnect delay = 1.090 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.395 ns - Smallest " "Info: - Smallest clock skew is -6.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 destination 10.453 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR10\" to destination register is 10.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 4 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2144 2160 -920 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.080 ns) + CELL(0.202 ns) 5.296 ns inst41 2 COMB LCCOMB_X30_Y13_N30 1 " "Info: 2: + IC(4.080 ns) + CELL(0.202 ns) = 5.296 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { uIR10 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 8.873 ns inst41~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(3.577 ns) + CELL(0.000 ns) = 8.873 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 10.453 ns register8_with_clrn:inst38\|inst 4 REG LCFF_X29_Y13_N25 7 " "Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 10.453 ns; Loc. = LCFF_X29_Y13_N25; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.882 ns ( 18.00 % ) " "Info: Total cell delay = 1.882 ns ( 18.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.571 ns ( 82.00 % ) " "Info: Total interconnect delay = 8.571 ns ( 82.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.453 ns" { uIR10 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.453 ns" { uIR10 {} uIR10~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 4.080ns 3.577ns 0.914ns } { 0.000ns 1.014ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 source 16.848 ns - Longest register " "Info: - Longest clock path from clock \"uIR10\" to source register is 16.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 4 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2144 2160 -920 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.535 ns) 3.649 ns inst33 2 COMB LCCOMB_X30_Y13_N28 1 " "Info: 2: + IC(2.100 ns) + CELL(0.535 ns) = 3.649 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { uIR10 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.970 ns) 5.616 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 3 REG LCFF_X26_Y13_N25 3 " "Info: 3: + IC(0.997 ns) + CELL(0.970 ns) = 5.616 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 6.979 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2 4 REG LCFF_X26_Y13_N19 3 " "Info: 4: + IC(0.393 ns) + CELL(0.970 ns) = 6.979 ns; Loc. = LCFF_X26_Y13_N19; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.970 ns) 8.975 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4 5 REG LCFF_X24_Y13_N27 3 " "Info: 5: + IC(1.026 ns) + CELL(0.970 ns) = 8.975 ns; Loc. = LCFF_X24_Y13_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.970 ns) 10.338 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6 6 REG LCFF_X24_Y13_N9 3 " "Info: 6: + IC(0.393 ns) + CELL(0.970 ns) = 10.338 ns; Loc. = LCFF_X24_Y13_N9; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.970 ns) 12.018 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst 7 REG LCFF_X25_Y13_N1 3 " "Info: 7: + IC(0.710 ns) + CELL(0.970 ns) = 12.018 ns; Loc. = LCFF_X25_Y13_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.970 ns) 13.394 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2 8 REG LCFF_X25_Y13_N17 4 " "Info: 8: + IC(0.406 ns) + CELL(0.970 ns) = 13.394 ns; Loc. = LCFF_X25_Y13_N17; Fanout = 4; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.970 ns) 15.463 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4 9 REG LCFF_X29_Y13_N11 3 " "Info: 9: + IC(1.099 ns) + CELL(0.970 ns) = 15.463 ns; Loc. = LCFF_X29_Y13_N11; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.666 ns) 16.848 ns counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6 10 REG LCFF_X30_Y13_N7 2 " "Info: 10: + IC(0.719 ns) + CELL(0.666 ns) = 16.848 ns; Loc. = LCFF_X30_Y13_N7; Fanout = 2; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.005 ns ( 53.45 % ) " "Info: Total cell delay = 9.005 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 46.55 % ) " "Info: Total interconnect delay = 7.843 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.848 ns" { uIR10 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.848 ns" { uIR10 {} uIR10~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.100ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.014ns 0.535ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.453 ns" { uIR10 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.453 ns" { uIR10 {} uIR10~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 4.080ns 3.577ns 0.914ns } { 0.000ns 1.014ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.848 ns" { uIR10 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.848 ns" { uIR10 {} uIR10~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.100ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.014ns 0.535ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 232 504 568 312 "inst" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 multiplexer2_1:inst2|inst16~147 ALU8_with_set_model:inst|74181:inst|77 register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.610 ns" { counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} multiplexer2_1:inst2|inst16~147 {} ALU8_with_set_model:inst|74181:inst|77 {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.427ns 0.663ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.453 ns" { uIR10 inst41 inst41~clkctrl register8_with_clrn:inst38|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.453 ns" { uIR10 {} uIR10~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst {} } { 0.000ns 0.000ns 4.080ns 3.577ns 0.914ns } { 0.000ns 1.014ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.848 ns" { uIR10 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 counter_with_set_256:inst6|counter_with_set_16:inst|inst counter_with_set_256:inst6|counter_with_set_16:inst|inst2 counter_with_set_256:inst6|counter_with_set_16:inst|inst4 counter_with_set_256:inst6|counter_with_set_16:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.848 ns" { uIR10 {} uIR10~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst6 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst {} counter_with_set_256:inst6|counter_with_set_16:inst|inst2 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst4 {} counter_with_set_256:inst6|counter_with_set_16:inst|inst6 {} } { 0.000ns 0.000ns 2.100ns 0.997ns 0.393ns 1.026ns 0.393ns 0.710ns 0.406ns 1.099ns 0.719ns } { 0.000ns 1.014ns 0.535ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "uIR7 " "Info: No valid register-to-register data paths exist for clock \"uIR7\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "uIR6 " "Info: No valid register-to-register data paths exist for clock \"uIR6\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START_CP 60 " "Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock \"START_CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register8_with_clrn:inst7\|inst9 counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 START_CP 3.947 ns " "Info: Found hold time violation between source  pin or register \"register8_with_clrn:inst7\|inst9\" and destination pin or register \"counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111\" for clock \"START_CP\" (Hold time is 3.947 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.174 ns + Largest " "Info: + Largest clock skew is 6.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 14.904 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to destination register is 14.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 0 -1120 -952 16 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.970 ns) 3.392 ns start_and_stop:inst40\|inst4 2 REG LCFF_X30_Y12_N1 2 " "Info: 2: + IC(1.272 ns) + CELL(0.970 ns) = 3.392 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 2; REG Node = 'start_and_stop:inst40\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { START_CP start_and_stop:inst40|inst4 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 248 384 448 328 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.206 ns) 4.357 ns start_and_stop:inst40\|inst~21 3 COMB LCCOMB_X30_Y13_N8 6 " "Info: 3: + IC(0.759 ns) + CELL(0.206 ns) = 4.357 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.647 ns) 10.825 ns inst26 4 COMB LCCOMB_X29_Y8_N6 1 " "Info: 4: + IC(5.821 ns) + CELL(0.647 ns) = 10.825 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { start_and_stop:inst40|inst~21 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 13.339 ns inst26~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.514 ns) + CELL(0.000 ns) = 13.339 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 14.904 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 6 REG LCFF_X29_Y8_N5 5 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 14.904 ns; Loc. = LCFF_X29_Y8_N5; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 24.42 % ) " "Info: Total cell delay = 3.639 ns ( 24.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.265 ns ( 75.58 % ) " "Info: Total interconnect delay = 11.265 ns ( 75.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.904 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.904 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 8.730 ns - Shortest register " "Info: - Shortest clock path from clock \"START_CP\" to source register is 8.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 0 -1120 -952 16 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.970 ns) 3.392 ns start_and_stop:inst40\|inst4 2 REG LCFF_X30_Y12_N1 2 " "Info: 2: + IC(1.272 ns) + CELL(0.970 ns) = 3.392 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 2; REG Node = 'start_and_stop:inst40\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { START_CP start_and_stop:inst40|inst4 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 248 384 448 328 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.206 ns) 4.357 ns start_and_stop:inst40\|inst~21 3 COMB LCCOMB_X30_Y13_N8 6 " "Info: 3: + IC(0.759 ns) + CELL(0.206 ns) = 4.357 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.202 ns) 5.258 ns inst34 4 COMB LCCOMB_X30_Y13_N2 1 " "Info: 4: + IC(0.699 ns) + CELL(0.202 ns) = 5.258 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { start_and_stop:inst40|inst~21 inst34 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 400 3352 3400 464 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.000 ns) 7.170 ns inst34~clkctrl 5 COMB CLKCTRL_G7 8 " "Info: 5: + IC(1.912 ns) + CELL(0.000 ns) = 7.170 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 400 3352 3400 464 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 8.730 ns register8_with_clrn:inst7\|inst9 6 REG LCFF_X28_Y11_N5 1 " "Info: 6: + IC(0.894 ns) + CELL(0.666 ns) = 8.730 ns; Loc. = LCFF_X28_Y11_N5; Fanout = 1; REG Node = 'register8_with_clrn:inst7\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.194 ns ( 36.59 % ) " "Info: Total cell delay = 3.194 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.536 ns ( 63.41 % ) " "Info: Total interconnect delay = 5.536 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.730 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.730 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 0.699ns 1.912ns 0.894ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.904 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.904 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.730 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.730 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 0.699ns 1.912ns 0.894ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.229 ns - Shortest register register " "Info: - Shortest register to register delay is 2.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register8_with_clrn:inst7\|inst9 1 REG LCFF_X28_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N5; Fanout = 1; REG Node = 'register8_with_clrn:inst7\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~199 2 COMB LCCOMB_X28_Y11_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X28_Y11_N4; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~199'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 328 512 576 368 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.624 ns) 2.121 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~200 3 COMB LCCOMB_X29_Y8_N4 1 " "Info: 3: + IC(1.104 ns) + CELL(0.624 ns) = 2.121 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~200'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 328 512 576 368 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.229 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 4 REG LCFF_X29_Y8_N5 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.229 ns; Loc. = LCFF_X29_Y8_N5; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 50.47 % ) " "Info: Total cell delay = 1.125 ns ( 50.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.104 ns ( 49.53 % ) " "Info: Total interconnect delay = 1.104 ns ( 49.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.229 ns" { register8_with_clrn:inst7|inst9 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.104ns 0.000ns } { 0.000ns 0.393ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.904 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.904 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.730 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.730 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 0.699ns 1.912ns 0.894ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.229 ns" { register8_with_clrn:inst7|inst9 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.104ns 0.000ns } { 0.000ns 0.393ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR8 60 " "Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock \"uIR8\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register8_with_clrn:inst7\|inst9 counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 uIR8 3.947 ns " "Info: Found hold time violation between source  pin or register \"register8_with_clrn:inst7\|inst9\" and destination pin or register \"counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111\" for clock \"uIR8\" (Hold time is 3.947 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.174 ns + Largest " "Info: + Largest clock skew is 6.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 13.875 ns + Longest register " "Info: + Longest clock path from clock \"uIR8\" to destination register is 13.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1080 -824 -808 -912 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.370 ns) 3.328 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.974 ns) + CELL(0.370 ns) = 3.328 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { uIR8 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.647 ns) 9.796 ns inst26 3 COMB LCCOMB_X29_Y8_N6 1 " "Info: 3: + IC(5.821 ns) + CELL(0.647 ns) = 9.796 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { start_and_stop:inst40|inst~21 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 12.310 ns inst26~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(2.514 ns) + CELL(0.000 ns) = 12.310 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 13.875 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 5 REG LCFF_X29_Y8_N5 5 " "Info: 5: + IC(0.899 ns) + CELL(0.666 ns) = 13.875 ns; Loc. = LCFF_X29_Y8_N5; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.667 ns ( 19.22 % ) " "Info: Total cell delay = 2.667 ns ( 19.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.208 ns ( 80.78 % ) " "Info: Total interconnect delay = 11.208 ns ( 80.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.875 ns" { uIR8 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.875 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.974ns 5.821ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 7.701 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR8\" to source register is 7.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1080 -824 -808 -912 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.370 ns) 3.328 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.974 ns) + CELL(0.370 ns) = 3.328 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { uIR8 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.202 ns) 4.229 ns inst34 3 COMB LCCOMB_X30_Y13_N2 1 " "Info: 3: + IC(0.699 ns) + CELL(0.202 ns) = 4.229 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { start_and_stop:inst40|inst~21 inst34 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 400 3352 3400 464 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.000 ns) 6.141 ns inst34~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.912 ns) + CELL(0.000 ns) = 6.141 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 400 3352 3400 464 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 7.701 ns register8_with_clrn:inst7\|inst9 5 REG LCFF_X28_Y11_N5 1 " "Info: 5: + IC(0.894 ns) + CELL(0.666 ns) = 7.701 ns; Loc. = LCFF_X28_Y11_N5; Fanout = 1; REG Node = 'register8_with_clrn:inst7\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.222 ns ( 28.85 % ) " "Info: Total cell delay = 2.222 ns ( 28.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 71.15 % ) " "Info: Total interconnect delay = 5.479 ns ( 71.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.701 ns" { uIR8 start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.701 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.974ns 0.699ns 1.912ns 0.894ns } { 0.000ns 0.984ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.875 ns" { uIR8 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.875 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.974ns 5.821ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.701 ns" { uIR8 start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.701 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.974ns 0.699ns 1.912ns 0.894ns } { 0.000ns 0.984ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.229 ns - Shortest register register " "Info: - Shortest register to register delay is 2.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register8_with_clrn:inst7\|inst9 1 REG LCFF_X28_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N5; Fanout = 1; REG Node = 'register8_with_clrn:inst7\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~199 2 COMB LCCOMB_X28_Y11_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X28_Y11_N4; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~199'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 328 512 576 368 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.624 ns) 2.121 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~200 3 COMB LCCOMB_X29_Y8_N4 1 " "Info: 3: + IC(1.104 ns) + CELL(0.624 ns) = 2.121 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~200'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 328 512 576 368 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.229 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 4 REG LCFF_X29_Y8_N5 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.229 ns; Loc. = LCFF_X29_Y8_N5; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 50.47 % ) " "Info: Total cell delay = 1.125 ns ( 50.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.104 ns ( 49.53 % ) " "Info: Total interconnect delay = 1.104 ns ( 49.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.229 ns" { register8_with_clrn:inst7|inst9 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.104ns 0.000ns } { 0.000ns 0.393ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.875 ns" { uIR8 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.875 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.974ns 5.821ns 2.514ns 0.899ns } { 0.000ns 0.984ns 0.370ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.701 ns" { uIR8 start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.701 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.974ns 0.699ns 1.912ns 0.894ns } { 0.000ns 0.984ns 0.370ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.229 ns" { register8_with_clrn:inst7|inst9 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.104ns 0.000ns } { 0.000ns 0.393ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "continue_cp 53 " "Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock \"continue_cp\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register8_with_clrn:inst7\|inst9 counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 continue_cp 3.947 ns " "Info: Found hold time violation between source  pin or register \"register8_with_clrn:inst7\|inst9\" and destination pin or register \"counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111\" for clock \"continue_cp\" (Hold time is 3.947 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.174 ns + Largest " "Info: + Largest clock skew is 6.174 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "continue_cp destination 13.634 ns + Longest register " "Info: + Longest clock path from clock \"continue_cp\" to destination register is 13.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns continue_cp 1 CLK PIN_131 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 2; CLK Node = 'continue_cp'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { continue_cp } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -16 -1120 -952 0 "continue_cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.577 ns) 3.087 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.360 ns) + CELL(0.577 ns) = 3.087 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { continue_cp start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.647 ns) 9.555 ns inst26 3 COMB LCCOMB_X29_Y8_N6 1 " "Info: 3: + IC(5.821 ns) + CELL(0.647 ns) = 9.555 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { start_and_stop:inst40|inst~21 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 12.069 ns inst26~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(2.514 ns) + CELL(0.000 ns) = 12.069 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 13.634 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 5 REG LCFF_X29_Y8_N5 5 " "Info: 5: + IC(0.899 ns) + CELL(0.666 ns) = 13.634 ns; Loc. = LCFF_X29_Y8_N5; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.040 ns ( 22.30 % ) " "Info: Total cell delay = 3.040 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.594 ns ( 77.70 % ) " "Info: Total interconnect delay = 10.594 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.634 ns" { continue_cp start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.634 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.360ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.577ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "continue_cp source 7.460 ns - Shortest register " "Info: - Shortest clock path from clock \"continue_cp\" to source register is 7.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns continue_cp 1 CLK PIN_131 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 2; CLK Node = 'continue_cp'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { continue_cp } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -16 -1120 -952 0 "continue_cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.577 ns) 3.087 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.360 ns) + CELL(0.577 ns) = 3.087 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { continue_cp start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.202 ns) 3.988 ns inst34 3 COMB LCCOMB_X30_Y13_N2 1 " "Info: 3: + IC(0.699 ns) + CELL(0.202 ns) = 3.988 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 1; COMB Node = 'inst34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.901 ns" { start_and_stop:inst40|inst~21 inst34 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 400 3352 3400 464 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.912 ns) + CELL(0.000 ns) 5.900 ns inst34~clkctrl 4 COMB CLKCTRL_G7 8 " "Info: 4: + IC(1.912 ns) + CELL(0.000 ns) = 5.900 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'inst34~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.912 ns" { inst34 inst34~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 400 3352 3400 464 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 7.460 ns register8_with_clrn:inst7\|inst9 5 REG LCFF_X28_Y11_N5 1 " "Info: 5: + IC(0.894 ns) + CELL(0.666 ns) = 7.460 ns; Loc. = LCFF_X28_Y11_N5; Fanout = 1; REG Node = 'register8_with_clrn:inst7\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.595 ns ( 34.79 % ) " "Info: Total cell delay = 2.595 ns ( 34.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.865 ns ( 65.21 % ) " "Info: Total interconnect delay = 4.865 ns ( 65.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { continue_cp start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.360ns 0.699ns 1.912ns 0.894ns } { 0.000ns 1.150ns 0.577ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.634 ns" { continue_cp start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.634 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.360ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.577ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { continue_cp start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.360ns 0.699ns 1.912ns 0.894ns } { 0.000ns 1.150ns 0.577ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.229 ns - Shortest register register " "Info: - Shortest register to register delay is 2.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register8_with_clrn:inst7\|inst9 1 REG LCFF_X28_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N5; Fanout = 1; REG Node = 'register8_with_clrn:inst7\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~199 2 COMB LCCOMB_X28_Y11_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X28_Y11_N4; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~199'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 328 512 576 368 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.624 ns) 2.121 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~200 3 COMB LCCOMB_X29_Y8_N4 1 " "Info: 3: + IC(1.104 ns) + CELL(0.624 ns) = 2.121 ns; Loc. = LCCOMB_X29_Y8_N4; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|114~200'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 328 512 576 368 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.229 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111 4 REG LCFF_X29_Y8_N5 5 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.229 ns; Loc. = LCFF_X29_Y8_N5; Fanout = 5; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|111'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 50.47 % ) " "Info: Total cell delay = 1.125 ns ( 50.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.104 ns ( 49.53 % ) " "Info: Total interconnect delay = 1.104 ns ( 49.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.229 ns" { register8_with_clrn:inst7|inst9 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.104ns 0.000ns } { 0.000ns 0.393ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.634 ns" { continue_cp start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.634 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.360ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.577ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { continue_cp start_and_stop:inst40|inst~21 inst34 inst34~clkctrl register8_with_clrn:inst7|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { continue_cp {} continue_cp~combout {} start_and_stop:inst40|inst~21 {} inst34 {} inst34~clkctrl {} register8_with_clrn:inst7|inst9 {} } { 0.000ns 0.000ns 1.360ns 0.699ns 1.912ns 0.894ns } { 0.000ns 1.150ns 0.577ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.229 ns" { register8_with_clrn:inst7|inst9 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.229 ns" { register8_with_clrn:inst7|inst9 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~199 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|114~200 {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|111 {} } { 0.000ns 0.000ns 1.104ns 0.000ns } { 0.000ns 0.393ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR11 47 " "Warning: Circuit may not operate. Detected 47 non-operational path(s) clocked by clock \"uIR11\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst register8_with_clrn:inst38\|inst14 uIR11 2.009 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst\" and destination pin or register \"register8_with_clrn:inst38\|inst14\" for clock \"uIR11\" (Hold time is 2.009 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.155 ns + Largest " "Info: + Largest clock skew is 5.155 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 destination 10.514 ns + Longest register " "Info: + Longest clock path from clock \"uIR11\" to destination register is 10.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 7 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 7; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2160 2176 -920 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.996 ns) + CELL(0.370 ns) 5.360 ns inst41 2 COMB LCCOMB_X30_Y13_N30 1 " "Info: 2: + IC(3.996 ns) + CELL(0.370 ns) = 5.360 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.366 ns" { uIR11 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 8.937 ns inst41~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(3.577 ns) + CELL(0.000 ns) = 8.937 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.666 ns) 10.514 ns register8_with_clrn:inst38\|inst14 4 REG LCFF_X28_Y13_N27 7 " "Info: 4: + IC(0.911 ns) + CELL(0.666 ns) = 10.514 ns; Loc. = LCFF_X28_Y13_N27; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 19.31 % ) " "Info: Total cell delay = 2.030 ns ( 19.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.484 ns ( 80.69 % ) " "Info: Total interconnect delay = 8.484 ns ( 80.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.514 ns" { uIR11 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.514 ns" { uIR11 {} uIR11~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 3.996ns 3.577ns 0.911ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR11 source 5.359 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR11\" to source register is 5.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR11 1 CLK PIN_104 7 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_104; Fanout = 7; CLK Node = 'uIR11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR11 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2160 2176 -920 "uIR11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.332 ns) + CELL(0.370 ns) 3.696 ns inst33 2 COMB LCCOMB_X30_Y13_N28 1 " "Info: 2: + IC(2.332 ns) + CELL(0.370 ns) = 3.696 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { uIR11 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.666 ns) 5.359 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 3 REG LCFF_X26_Y13_N25 3 " "Info: 3: + IC(0.997 ns) + CELL(0.666 ns) = 5.359 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 37.88 % ) " "Info: Total cell delay = 2.030 ns ( 37.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.329 ns ( 62.12 % ) " "Info: Total interconnect delay = 3.329 ns ( 62.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { uIR11 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { uIR11 {} uIR11~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.332ns 0.997ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.514 ns" { uIR11 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.514 ns" { uIR11 {} uIR11~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 3.996ns 3.577ns 0.911ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { uIR11 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { uIR11 {} uIR11~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.332ns 0.997ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.148 ns - Shortest register register " "Info: - Shortest register to register delay is 3.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 1 REG LCFF_X26_Y13_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.651 ns) 1.756 ns multiplexer2_1:inst2\|inst30~128 2 COMB LCCOMB_X25_Y13_N6 4 " "Info: 2: + IC(1.105 ns) + CELL(0.651 ns) = 1.756 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 4; COMB Node = 'multiplexer2_1:inst2\|inst30~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { 744 744 808 792 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 3.040 ns ALU8_with_set_model:inst\|74181:inst1\|81~8 3 COMB LCCOMB_X28_Y13_N26 2 " "Info: 3: + IC(1.078 ns) + CELL(0.206 ns) = 3.040 ns; Loc. = LCCOMB_X28_Y13_N26; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74181:inst1\|81~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.148 ns register8_with_clrn:inst38\|inst14 4 REG LCFF_X28_Y13_N27 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.148 ns; Loc. = LCFF_X28_Y13_N27; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 30.65 % ) " "Info: Total cell delay = 0.965 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 69.35 % ) " "Info: Total interconnect delay = 2.183 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} multiplexer2_1:inst2|inst30~128 {} ALU8_with_set_model:inst|74181:inst1|81~8 {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 1.105ns 1.078ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.514 ns" { uIR11 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.514 ns" { uIR11 {} uIR11~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 3.996ns 3.577ns 0.911ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { uIR11 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { uIR11 {} uIR11~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.332ns 0.997ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} multiplexer2_1:inst2|inst30~128 {} ALU8_with_set_model:inst|74181:inst1|81~8 {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 1.105ns 1.078ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR9 67 " "Warning: Circuit may not operate. Detected 67 non-operational path(s) clocked by clock \"uIR9\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst register8_with_clrn:inst38\|inst14 uIR9 2.558 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst\" and destination pin or register \"register8_with_clrn:inst38\|inst14\" for clock \"uIR9\" (Hold time is 2.558 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.704 ns + Largest " "Info: + Largest clock skew is 5.704 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR9 destination 10.637 ns + Longest register " "Info: + Longest clock path from clock \"uIR9\" to destination register is 10.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns uIR9 1 CLK PIN_102 7 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 7; CLK Node = 'uIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR9 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2128 2144 -920 "uIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.832 ns) + CELL(0.647 ns) 5.483 ns inst41 2 COMB LCCOMB_X30_Y13_N30 1 " "Info: 2: + IC(3.832 ns) + CELL(0.647 ns) = 5.483 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { uIR9 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 9.060 ns inst41~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(3.577 ns) + CELL(0.000 ns) = 9.060 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.666 ns) 10.637 ns register8_with_clrn:inst38\|inst14 4 REG LCFF_X28_Y13_N27 7 " "Info: 4: + IC(0.911 ns) + CELL(0.666 ns) = 10.637 ns; Loc. = LCFF_X28_Y13_N27; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.317 ns ( 21.78 % ) " "Info: Total cell delay = 2.317 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.320 ns ( 78.22 % ) " "Info: Total interconnect delay = 8.320 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.637 ns" { uIR9 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.637 ns" { uIR9 {} uIR9~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 3.832ns 3.577ns 0.911ns } { 0.000ns 1.004ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR9 source 4.933 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR9\" to source register is 4.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns uIR9 1 CLK PIN_102 7 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_102; Fanout = 7; CLK Node = 'uIR9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR9 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2128 2144 -920 "uIR9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.064 ns) + CELL(0.202 ns) 3.270 ns inst33 2 COMB LCCOMB_X30_Y13_N28 1 " "Info: 2: + IC(2.064 ns) + CELL(0.202 ns) = 3.270 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { uIR9 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.666 ns) 4.933 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 3 REG LCFF_X26_Y13_N25 3 " "Info: 3: + IC(0.997 ns) + CELL(0.666 ns) = 4.933 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 37.95 % ) " "Info: Total cell delay = 1.872 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.061 ns ( 62.05 % ) " "Info: Total interconnect delay = 3.061 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { uIR9 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { uIR9 {} uIR9~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.064ns 0.997ns } { 0.000ns 1.004ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.637 ns" { uIR9 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.637 ns" { uIR9 {} uIR9~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 3.832ns 3.577ns 0.911ns } { 0.000ns 1.004ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { uIR9 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { uIR9 {} uIR9~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.064ns 0.997ns } { 0.000ns 1.004ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.148 ns - Shortest register register " "Info: - Shortest register to register delay is 3.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 1 REG LCFF_X26_Y13_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.651 ns) 1.756 ns multiplexer2_1:inst2\|inst30~128 2 COMB LCCOMB_X25_Y13_N6 4 " "Info: 2: + IC(1.105 ns) + CELL(0.651 ns) = 1.756 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 4; COMB Node = 'multiplexer2_1:inst2\|inst30~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { 744 744 808 792 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 3.040 ns ALU8_with_set_model:inst\|74181:inst1\|81~8 3 COMB LCCOMB_X28_Y13_N26 2 " "Info: 3: + IC(1.078 ns) + CELL(0.206 ns) = 3.040 ns; Loc. = LCCOMB_X28_Y13_N26; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74181:inst1\|81~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.148 ns register8_with_clrn:inst38\|inst14 4 REG LCFF_X28_Y13_N27 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.148 ns; Loc. = LCFF_X28_Y13_N27; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 30.65 % ) " "Info: Total cell delay = 0.965 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 69.35 % ) " "Info: Total interconnect delay = 2.183 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} multiplexer2_1:inst2|inst30~128 {} ALU8_with_set_model:inst|74181:inst1|81~8 {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 1.105ns 1.078ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.637 ns" { uIR9 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.637 ns" { uIR9 {} uIR9~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 3.832ns 3.577ns 0.911ns } { 0.000ns 1.004ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.933 ns" { uIR9 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.933 ns" { uIR9 {} uIR9~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.064ns 0.997ns } { 0.000ns 1.004ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} multiplexer2_1:inst2|inst30~128 {} ALU8_with_set_model:inst|74181:inst1|81~8 {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 1.105ns 1.078ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR10 57 " "Warning: Circuit may not operate. Detected 57 non-operational path(s) clocked by clock \"uIR10\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst register8_with_clrn:inst38\|inst14 uIR10 1.992 ns " "Info: Found hold time violation between source  pin or register \"counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst\" and destination pin or register \"register8_with_clrn:inst38\|inst14\" for clock \"uIR10\" (Hold time is 1.992 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.138 ns + Largest " "Info: + Largest clock skew is 5.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 destination 10.450 ns + Longest register " "Info: + Longest clock path from clock \"uIR10\" to destination register is 10.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 4 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2144 2160 -920 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.080 ns) + CELL(0.202 ns) 5.296 ns inst41 2 COMB LCCOMB_X30_Y13_N30 1 " "Info: 2: + IC(4.080 ns) + CELL(0.202 ns) = 5.296 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { uIR10 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 8.873 ns inst41~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(3.577 ns) + CELL(0.000 ns) = 8.873 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.666 ns) 10.450 ns register8_with_clrn:inst38\|inst14 4 REG LCFF_X28_Y13_N27 7 " "Info: 4: + IC(0.911 ns) + CELL(0.666 ns) = 10.450 ns; Loc. = LCFF_X28_Y13_N27; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.882 ns ( 18.01 % ) " "Info: Total cell delay = 1.882 ns ( 18.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.568 ns ( 81.99 % ) " "Info: Total interconnect delay = 8.568 ns ( 81.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { uIR10 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { uIR10 {} uIR10~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 4.080ns 3.577ns 0.911ns } { 0.000ns 1.014ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 source 5.312 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR10\" to source register is 5.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 4 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2144 2160 -920 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.535 ns) 3.649 ns inst33 2 COMB LCCOMB_X30_Y13_N28 1 " "Info: 2: + IC(2.100 ns) + CELL(0.535 ns) = 3.649 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'inst33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { uIR10 inst33 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 432 2632 2680 496 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.666 ns) 5.312 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 3 REG LCFF_X26_Y13_N25 3 " "Info: 3: + IC(0.997 ns) + CELL(0.666 ns) = 5.312 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.215 ns ( 41.70 % ) " "Info: Total cell delay = 2.215 ns ( 41.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.097 ns ( 58.30 % ) " "Info: Total interconnect delay = 3.097 ns ( 58.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { uIR10 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { uIR10 {} uIR10~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.100ns 0.997ns } { 0.000ns 1.014ns 0.535ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { uIR10 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { uIR10 {} uIR10~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 4.080ns 3.577ns 0.911ns } { 0.000ns 1.014ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { uIR10 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { uIR10 {} uIR10~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.100ns 0.997ns } { 0.000ns 1.014ns 0.535ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.148 ns - Shortest register register " "Info: - Shortest register to register delay is 3.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst 1 REG LCFF_X26_Y13_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N25; Fanout = 3; REG Node = 'counter_with_set_256:inst6\|counter_with_set_16:inst1\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "counter_with_set_16.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.651 ns) 1.756 ns multiplexer2_1:inst2\|inst30~128 2 COMB LCCOMB_X25_Y13_N6 4 " "Info: 2: + IC(1.105 ns) + CELL(0.651 ns) = 1.756 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 4; COMB Node = 'multiplexer2_1:inst2\|inst30~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { 744 744 808 792 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.206 ns) 3.040 ns ALU8_with_set_model:inst\|74181:inst1\|81~8 3 COMB LCCOMB_X28_Y13_N26 2 " "Info: 3: + IC(1.078 ns) + CELL(0.206 ns) = 3.040 ns; Loc. = LCCOMB_X28_Y13_N26; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74181:inst1\|81~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.148 ns register8_with_clrn:inst38\|inst14 4 REG LCFF_X28_Y13_N27 7 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 3.148 ns; Loc. = LCFF_X28_Y13_N27; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.965 ns ( 30.65 % ) " "Info: Total cell delay = 0.965 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 69.35 % ) " "Info: Total interconnect delay = 2.183 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} multiplexer2_1:inst2|inst30~128 {} ALU8_with_set_model:inst|74181:inst1|81~8 {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 1.105ns 1.078ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 1016 504 568 1096 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { uIR10 inst41 inst41~clkctrl register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { uIR10 {} uIR10~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 0.000ns 4.080ns 3.577ns 0.911ns } { 0.000ns 1.014ns 0.202ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.312 ns" { uIR10 inst33 counter_with_set_256:inst6|counter_with_set_16:inst1|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.312 ns" { uIR10 {} uIR10~combout {} inst33 {} counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} } { 0.000ns 0.000ns 2.100ns 0.997ns } { 0.000ns 1.014ns 0.535ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst multiplexer2_1:inst2|inst30~128 ALU8_with_set_model:inst|74181:inst1|81~8 register8_with_clrn:inst38|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.148 ns" { counter_with_set_256:inst6|counter_with_set_16:inst1|inst {} multiplexer2_1:inst2|inst30~128 {} ALU8_with_set_model:inst|74181:inst1|81~8 {} register8_with_clrn:inst38|inst14 {} } { 0.000ns 1.105ns 1.078ns 0.000ns } { 0.000ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register8_with_clrn:inst38\|inst9 uIR13 uIR10 5.028 ns register " "Info: tsu for register \"register8_with_clrn:inst38\|inst9\" (data pin = \"uIR13\", clock pin = \"uIR10\") is 5.028 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.501 ns + Longest pin register " "Info: + Longest pin to register delay is 15.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 PIN PIN_106 11 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 11; PIN Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 2040 840 856 2208 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.782 ns) + CELL(0.624 ns) 9.421 ns multiplexer2_1:inst2\|inst26~128 2 COMB LCCOMB_X25_Y13_N2 1 " "Info: 2: + IC(7.782 ns) + CELL(0.624 ns) = 9.421 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 1; COMB Node = 'multiplexer2_1:inst2\|inst26~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.406 ns" { uIR13 multiplexer2_1:inst2|inst26~128 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { 520 744 808 568 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.624 ns) 11.450 ns multiplexer2_1:inst2\|inst26~129 3 COMB LCCOMB_X29_Y13_N30 3 " "Info: 3: + IC(1.405 ns) + CELL(0.624 ns) = 11.450 ns; Loc. = LCCOMB_X29_Y13_N30; Fanout = 3; COMB Node = 'multiplexer2_1:inst2\|inst26~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { multiplexer2_1:inst2|inst26~128 multiplexer2_1:inst2|inst26~129 } "NODE_NAME" } } { "multiplexer2_1.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/multiplexer2_1.bdf" { { 520 744 808 568 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.624 ns) 12.449 ns ALU8_with_set_model:inst\|74182:inst2\|29~192 4 COMB LCCOMB_X29_Y13_N0 1 " "Info: 4: + IC(0.375 ns) + CELL(0.624 ns) = 12.449 ns; Loc. = LCCOMB_X29_Y13_N0; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~192'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { multiplexer2_1:inst2|inst26~129 ALU8_with_set_model:inst|74182:inst2|29~192 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 13.025 ns ALU8_with_set_model:inst\|74182:inst2\|29~193 5 COMB LCCOMB_X29_Y13_N10 5 " "Info: 5: + IC(0.370 ns) + CELL(0.206 ns) = 13.025 ns; Loc. = LCCOMB_X29_Y13_N10; Fanout = 5; COMB Node = 'ALU8_with_set_model:inst\|74182:inst2\|29~193'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { ALU8_with_set_model:inst|74182:inst2|29~192 ALU8_with_set_model:inst|74182:inst2|29~193 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 592 464 528 632 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.370 ns) 14.100 ns ALU8_with_set_model:inst\|74181:inst\|69~3 6 COMB LCCOMB_X28_Y13_N12 2 " "Info: 6: + IC(0.705 ns) + CELL(0.370 ns) = 14.100 ns; Loc. = LCCOMB_X28_Y13_N12; Fanout = 2; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALU8_with_set_model:inst|74182:inst2|29~193 ALU8_with_set_model:inst|74181:inst|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.206 ns) 15.393 ns ALU8_with_set_model:inst\|74181:inst\|81 7 COMB LCCOMB_X28_Y11_N16 1 " "Info: 7: + IC(1.087 ns) + CELL(0.206 ns) = 15.393 ns; Loc. = LCCOMB_X28_Y11_N16; Fanout = 1; COMB Node = 'ALU8_with_set_model:inst\|74181:inst\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { ALU8_with_set_model:inst|74181:inst|69~3 ALU8_with_set_model:inst|74181:inst|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.501 ns register8_with_clrn:inst38\|inst9 8 REG LCFF_X28_Y11_N17 7 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 15.501 ns; Loc. = LCFF_X28_Y11_N17; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU8_with_set_model:inst|74181:inst|81 register8_with_clrn:inst38|inst9 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 24.37 % ) " "Info: Total cell delay = 3.777 ns ( 24.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.724 ns ( 75.63 % ) " "Info: Total interconnect delay = 11.724 ns ( 75.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.501 ns" { uIR13 multiplexer2_1:inst2|inst26~128 multiplexer2_1:inst2|inst26~129 ALU8_with_set_model:inst|74182:inst2|29~192 ALU8_with_set_model:inst|74182:inst2|29~193 ALU8_with_set_model:inst|74181:inst|69~3 ALU8_with_set_model:inst|74181:inst|81 register8_with_clrn:inst38|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.501 ns" { uIR13 {} uIR13~combout {} multiplexer2_1:inst2|inst26~128 {} multiplexer2_1:inst2|inst26~129 {} ALU8_with_set_model:inst|74182:inst2|29~192 {} ALU8_with_set_model:inst|74182:inst2|29~193 {} ALU8_with_set_model:inst|74181:inst|69~3 {} ALU8_with_set_model:inst|74181:inst|81 {} register8_with_clrn:inst38|inst9 {} } { 0.000ns 0.000ns 7.782ns 1.405ns 0.375ns 0.370ns 0.705ns 1.087ns 0.000ns } { 0.000ns 1.015ns 0.624ns 0.624ns 0.624ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR10 destination 10.433 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR10\" to destination register is 10.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.014 ns) 1.014 ns uIR10 1 CLK PIN_103 4 " "Info: 1: + IC(0.000 ns) + CELL(1.014 ns) = 1.014 ns; Loc. = PIN_103; Fanout = 4; CLK Node = 'uIR10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR10 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1088 2144 2160 -920 "uIR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.080 ns) + CELL(0.202 ns) 5.296 ns inst41 2 COMB LCCOMB_X30_Y13_N30 1 " "Info: 2: + IC(4.080 ns) + CELL(0.202 ns) = 5.296 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { uIR10 inst41 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.577 ns) + CELL(0.000 ns) 8.873 ns inst41~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(3.577 ns) + CELL(0.000 ns) = 8.873 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst41~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { inst41 inst41~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 192 320 368 256 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 10.433 ns register8_with_clrn:inst38\|inst9 4 REG LCFF_X28_Y11_N17 7 " "Info: 4: + IC(0.894 ns) + CELL(0.666 ns) = 10.433 ns; Loc. = LCFF_X28_Y11_N17; Fanout = 7; REG Node = 'register8_with_clrn:inst38\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { inst41~clkctrl register8_with_clrn:inst38|inst9 } "NODE_NAME" } } { "register8_with_clrn.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/register8_with_clrn.bdf" { { 504 504 568 584 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.882 ns ( 18.04 % ) " "Info: Total cell delay = 1.882 ns ( 18.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.551 ns ( 81.96 % ) " "Info: Total interconnect delay = 8.551 ns ( 81.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.433 ns" { uIR10 inst41 inst41~clkctrl register8_with_clrn:inst38|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.433 ns" { uIR10 {} uIR10~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst9 {} } { 0.000ns 0.000ns 4.080ns 3.577ns 0.894ns } { 0.000ns 1.014ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.501 ns" { uIR13 multiplexer2_1:inst2|inst26~128 multiplexer2_1:inst2|inst26~129 ALU8_with_set_model:inst|74182:inst2|29~192 ALU8_with_set_model:inst|74182:inst2|29~193 ALU8_with_set_model:inst|74181:inst|69~3 ALU8_with_set_model:inst|74181:inst|81 register8_with_clrn:inst38|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.501 ns" { uIR13 {} uIR13~combout {} multiplexer2_1:inst2|inst26~128 {} multiplexer2_1:inst2|inst26~129 {} ALU8_with_set_model:inst|74182:inst2|29~192 {} ALU8_with_set_model:inst|74182:inst2|29~193 {} ALU8_with_set_model:inst|74181:inst|69~3 {} ALU8_with_set_model:inst|74181:inst|81 {} register8_with_clrn:inst38|inst9 {} } { 0.000ns 0.000ns 7.782ns 1.405ns 0.375ns 0.370ns 0.705ns 1.087ns 0.000ns } { 0.000ns 1.015ns 0.624ns 0.624ns 0.624ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.433 ns" { uIR10 inst41 inst41~clkctrl register8_with_clrn:inst38|inst9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.433 ns" { uIR10 {} uIR10~combout {} inst41 {} inst41~clkctrl {} register8_with_clrn:inst38|inst9 {} } { 0.000ns 0.000ns 4.080ns 3.577ns 0.894ns } { 0.000ns 1.014ns 0.202ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START_CP 4 counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|34 23.267 ns register " "Info: tco from clock \"START_CP\" to destination pin \"4\" through register \"counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|34\" is 23.267 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP source 14.904 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to source register is 14.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 0 -1120 -952 16 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.970 ns) 3.392 ns start_and_stop:inst40\|inst4 2 REG LCFF_X30_Y12_N1 2 " "Info: 2: + IC(1.272 ns) + CELL(0.970 ns) = 3.392 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 2; REG Node = 'start_and_stop:inst40\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { START_CP start_and_stop:inst40|inst4 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 248 384 448 328 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.206 ns) 4.357 ns start_and_stop:inst40\|inst~21 3 COMB LCCOMB_X30_Y13_N8 6 " "Info: 3: + IC(0.759 ns) + CELL(0.206 ns) = 4.357 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.647 ns) 10.825 ns inst26 4 COMB LCCOMB_X29_Y8_N6 1 " "Info: 4: + IC(5.821 ns) + CELL(0.647 ns) = 10.825 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { start_and_stop:inst40|inst~21 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 13.339 ns inst26~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.514 ns) + CELL(0.000 ns) = 13.339 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 14.904 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|34 6 REG LCFF_X29_Y8_N23 6 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 14.904 ns; Loc. = LCFF_X29_Y8_N23; Fanout = 6; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 24.42 % ) " "Info: Total cell delay = 3.639 ns ( 24.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.265 ns ( 75.58 % ) " "Info: Total interconnect delay = 11.265 ns ( 75.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.904 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.904 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.059 ns + Longest register pin " "Info: + Longest register to pin delay is 8.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|34 1 REG LCFF_X29_Y8_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N23; Fanout = 6; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst\|f74163:sub\|34'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.963 ns) + CELL(3.096 ns) 8.059 ns 4 2 PIN PIN_40 0 " "Info: 2: + IC(4.963 ns) + CELL(3.096 ns) = 8.059 ns; Loc. = PIN_40; Fanout = 0; PIN Node = '4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 4 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1976 3456 3472 2152 "4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 38.42 % ) " "Info: Total cell delay = 3.096 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.963 ns ( 61.58 % ) " "Info: Total interconnect delay = 4.963 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 {} 4 {} } { 0.000ns 4.963ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.904 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.904 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.059 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.059 ns" { counter_with_set_8_advanced:inst45|74163:inst|f74163:sub|34 {} 4 {} } { 0.000ns 4.963ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR8 uRD 13.885 ns Longest " "Info: Longest tpd from source pin \"uIR8\" to destination pin \"uRD\" is 13.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { -1080 -824 -808 -912 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.370 ns) 3.328 ns start_and_stop:inst40\|inst~21 2 COMB LCCOMB_X30_Y13_N8 6 " "Info: 2: + IC(1.974 ns) + CELL(0.370 ns) = 3.328 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.344 ns" { uIR8 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.261 ns) + CELL(3.296 ns) 13.885 ns uRD 3 PIN PIN_60 0 " "Info: 3: + IC(7.261 ns) + CELL(3.296 ns) = 13.885 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'uRD'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.557 ns" { start_and_stop:inst40|inst~21 uRD } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1664 3816 3832 1840 "uRD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.650 ns ( 33.49 % ) " "Info: Total cell delay = 4.650 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.235 ns ( 66.51 % ) " "Info: Total interconnect delay = 9.235 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.885 ns" { uIR8 start_and_stop:inst40|inst~21 uRD } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.885 ns" { uIR8 {} uIR8~combout {} start_and_stop:inst40|inst~21 {} uRD {} } { 0.000ns 0.000ns 1.974ns 7.261ns } { 0.000ns 0.984ns 0.370ns 3.296ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|134 uIR19 START_CP 7.877 ns register " "Info: th for register \"counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|134\" (data pin = \"uIR19\", clock pin = \"START_CP\") is 7.877 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START_CP destination 14.904 ns + Longest register " "Info: + Longest clock path from clock \"START_CP\" to destination register is 14.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START_CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'START_CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START_CP } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 0 -1120 -952 16 "START_CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.970 ns) 3.392 ns start_and_stop:inst40\|inst4 2 REG LCFF_X30_Y12_N1 2 " "Info: 2: + IC(1.272 ns) + CELL(0.970 ns) = 3.392 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 2; REG Node = 'start_and_stop:inst40\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { START_CP start_and_stop:inst40|inst4 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 248 384 448 328 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.206 ns) 4.357 ns start_and_stop:inst40\|inst~21 3 COMB LCCOMB_X30_Y13_N8 6 " "Info: 3: + IC(0.759 ns) + CELL(0.206 ns) = 4.357 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 6; COMB Node = 'start_and_stop:inst40\|inst~21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 } "NODE_NAME" } } { "start_and_stop.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/start_and_stop.bdf" { { 152 840 904 200 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.821 ns) + CELL(0.647 ns) 10.825 ns inst26 4 COMB LCCOMB_X29_Y8_N6 1 " "Info: 4: + IC(5.821 ns) + CELL(0.647 ns) = 10.825 ns; Loc. = LCCOMB_X29_Y8_N6; Fanout = 1; COMB Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { start_and_stop:inst40|inst~21 inst26 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.514 ns) + CELL(0.000 ns) 13.339 ns inst26~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.514 ns) + CELL(0.000 ns) = 13.339 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst26~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { inst26 inst26~clkctrl } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 1368 3528 3592 1416 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.666 ns) 14.904 ns counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|134 6 REG LCFF_X29_Y8_N9 4 " "Info: 6: + IC(0.899 ns) + CELL(0.666 ns) = 14.904 ns; Loc. = LCFF_X29_Y8_N9; Fanout = 4; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 24.42 % ) " "Info: Total cell delay = 3.639 ns ( 24.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.265 ns ( 75.58 % ) " "Info: Total interconnect delay = 11.265 ns ( 75.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.904 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.904 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.333 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR19 1 PIN PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_115; Fanout = 1; PIN Node = 'uIR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR19 } "NODE_NAME" } } { "model_machine.bdf" "" { Schematic "C:/Users/dell/Desktop/debug/model_machine/model_machine.bdf" { { 792 3744 3760 960 "uIR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.024 ns) + CELL(0.206 ns) 7.225 ns counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|133~110 2 COMB LCCOMB_X29_Y8_N8 1 " "Info: 2: + IC(6.024 ns) + CELL(0.206 ns) = 7.225 ns; Loc. = LCCOMB_X29_Y8_N8; Fanout = 1; COMB Node = 'counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|133~110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.230 ns" { uIR19 counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|133~110 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 728 512 576 768 "133" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.333 ns counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|134 3 REG LCFF_X29_Y8_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.333 ns; Loc. = LCFF_X29_Y8_N9; Fanout = 4; REG Node = 'counter_with_set_8_advanced:inst45\|74163:inst1\|f74163:sub\|134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|133~110 counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.309 ns ( 17.85 % ) " "Info: Total cell delay = 1.309 ns ( 17.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.024 ns ( 82.15 % ) " "Info: Total interconnect delay = 6.024 ns ( 82.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { uIR19 counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|133~110 counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.333 ns" { uIR19 {} uIR19~combout {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|133~110 {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 {} } { 0.000ns 0.000ns 6.024ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.904 ns" { START_CP start_and_stop:inst40|inst4 start_and_stop:inst40|inst~21 inst26 inst26~clkctrl counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.904 ns" { START_CP {} START_CP~combout {} start_and_stop:inst40|inst4 {} start_and_stop:inst40|inst~21 {} inst26 {} inst26~clkctrl {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 {} } { 0.000ns 0.000ns 1.272ns 0.759ns 5.821ns 2.514ns 0.899ns } { 0.000ns 1.150ns 0.970ns 0.206ns 0.647ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.333 ns" { uIR19 counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|133~110 counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.333 ns" { uIR19 {} uIR19~combout {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|133~110 {} counter_with_set_8_advanced:inst45|74163:inst1|f74163:sub|134 {} } { 0.000ns 0.000ns 6.024ns 0.000ns } { 0.000ns 0.995ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 19 14:45:46 2022 " "Info: Processing ended: Thu May 19 14:45:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Info: Quartus II Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
