--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml FinalBehavior.twx FinalBehavior.ncd -o FinalBehavior.twr
FinalBehavior.pcf

Design file:              FinalBehavior.ncd
Physical constraint file: FinalBehavior.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN<0>      |   -0.068(R)|    1.281(R)|CLK_BUFGP         |   0.000|
BTN<1>      |    0.568(R)|    0.769(R)|CLK_BUFGP         |   0.000|
BTN<2>      |   -0.015(R)|    1.235(R)|CLK_BUFGP         |   0.000|
BTN<3>      |    0.496(R)|    0.808(R)|CLK_BUFGP         |   0.000|
SW<0>       |    0.769(R)|    1.090(R)|CLK_BUFGP         |   0.000|
SW<1>       |   -0.037(R)|    1.476(R)|CLK_BUFGP         |   0.000|
SW<2>       |    0.314(R)|    1.479(R)|CLK_BUFGP         |   0.000|
SW<3>       |    0.110(R)|    1.293(R)|CLK_BUFGP         |   0.000|
SW<4>       |    0.532(R)|    0.791(R)|CLK_BUFGP         |   0.000|
SW<5>       |   -0.070(R)|    1.273(R)|CLK_BUFGP         |   0.000|
SW<6>       |    1.145(R)|    0.708(R)|CLK_BUFGP         |   0.000|
SW<7>       |    1.148(R)|    0.684(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |   13.688(R)|CLK_BUFGP         |   0.000|
LED<1>      |   14.002(R)|CLK_BUFGP         |   0.000|
LED<2>      |   15.173(R)|CLK_BUFGP         |   0.000|
LED<3>      |   13.509(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.977|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 17 16:08:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



