# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test_rtl.srcs/sources_1/imports/oefening2_Maybe/noclock.vhd" \

# Do not sort compile order
nosort
