#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2554ea0 .scope module, "hw4testbenchharness" "hw4testbenchharness" 2 11;
 .timescale 0 0;
v0x257e500_0 .net "Clk", 0 0, v0x257db80_0;  1 drivers
v0x257e5a0_0 .net "ReadData1", 31 0, L_0x257fee0;  1 drivers
v0x257e640_0 .net "ReadData2", 31 0, L_0x25817d0;  1 drivers
v0x257e730_0 .net "ReadRegister1", 4 0, v0x257ddf0_0;  1 drivers
v0x257e820_0 .net "ReadRegister2", 4 0, v0x257dec0_0;  1 drivers
v0x257e960_0 .net "RegWrite", 0 0, v0x257dfb0_0;  1 drivers
v0x257ea00_0 .net "WriteData", 31 0, v0x257e0a0_0;  1 drivers
v0x257eaa0_0 .net "WriteRegister", 4 0, v0x257e140_0;  1 drivers
v0x257eb40_0 .var "begintest", 0 0;
v0x257ec70_0 .net "dutpassed", 0 0, v0x257e360_0;  1 drivers
v0x257ed10_0 .net "endtest", 0 0, v0x257e400_0;  1 drivers
E_0x2545400 .event posedge, v0x257e400_0;
S_0x253f100 .scope module, "DUT" "regfile" 2 27, 3 9 0, S_0x2554ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
L_0x257fee0 .functor BUFZ 32, L_0x2580240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x25817d0 .functor BUFZ 32, L_0x25815c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x257bf60_0 .net "Clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2573600_0 .net "ReadData1", 31 0, L_0x257fee0;  alias, 1 drivers
v0x25736e0_0 .net "ReadData2", 31 0, L_0x25817d0;  alias, 1 drivers
v0x257c430_0 .net "ReadRegister1", 4 0, v0x257ddf0_0;  alias, 1 drivers
v0x257c4d0_0 .net "ReadRegister2", 4 0, v0x257dec0_0;  alias, 1 drivers
v0x257c5e0_0 .net "RegWrite", 0 0, v0x257dfb0_0;  alias, 1 drivers
v0x257c680_0 .net "WriteData", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2573810_0 .net "WriteRegister", 4 0, v0x257e140_0;  alias, 1 drivers
v0x2573900_0 .net *"_s31", 31 0, L_0x2580240;  1 drivers
v0x257cbc0_0 .net *"_s33", 6 0, L_0x25810b0;  1 drivers
L_0x7f260d1f5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x257cc60_0 .net *"_s36", 1 0, L_0x7f260d1f5018;  1 drivers
v0x257cd20_0 .net *"_s39", 31 0, L_0x25815c0;  1 drivers
v0x257ce00_0 .net *"_s41", 6 0, L_0x25802e0;  1 drivers
L_0x7f260d1f5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x257cee0_0 .net *"_s44", 1 0, L_0x7f260d1f5060;  1 drivers
v0x257cfc0_0 .net "decoded", 31 0, L_0x25919d0;  1 drivers
v0x257d0b0 .array "regFile", 0 31;
v0x257d0b0_0 .net v0x257d0b0 0, 31 0, v0x257bd00_0; 1 drivers
v0x257d0b0_1 .net v0x257d0b0 1, 31 0, v0x256a4f0_0; 1 drivers
v0x257d0b0_2 .net v0x257d0b0 2, 31 0, v0x256ae30_0; 1 drivers
v0x257d0b0_3 .net v0x257d0b0 3, 31 0, v0x256b7a0_0; 1 drivers
v0x257d0b0_4 .net v0x257d0b0 4, 31 0, v0x256c080_0; 1 drivers
v0x257d0b0_5 .net v0x257d0b0 5, 31 0, v0x256ca60_0; 1 drivers
v0x257d0b0_6 .net v0x257d0b0 6, 31 0, v0x256d2b0_0; 1 drivers
v0x257d0b0_7 .net v0x257d0b0 7, 31 0, v0x256dba0_0; 1 drivers
v0x257d0b0_8 .net v0x257d0b0 8, 31 0, v0x256e4d0_0; 1 drivers
v0x257d0b0_9 .net v0x257d0b0 9, 31 0, v0x256efc0_0; 1 drivers
v0x257d0b0_10 .net v0x257d0b0 10, 31 0, v0x256f7b0_0; 1 drivers
v0x257d0b0_11 .net v0x257d0b0 11, 31 0, v0x25700a0_0; 1 drivers
v0x257d0b0_12 .net v0x257d0b0 12, 31 0, v0x2570990_0; 1 drivers
v0x257d0b0_13 .net v0x257d0b0 13, 31 0, v0x2571280_0; 1 drivers
v0x257d0b0_14 .net v0x257d0b0 14, 31 0, v0x2571b70_0; 1 drivers
v0x257d0b0_15 .net v0x257d0b0 15, 31 0, v0x2572460_0; 1 drivers
v0x257d0b0_16 .net v0x257d0b0 16, 31 0, v0x2572dd0_0; 1 drivers
v0x257d0b0_17 .net v0x257d0b0 17, 31 0, v0x256eeb0_0; 1 drivers
v0x257d0b0_18 .net v0x257d0b0 18, 31 0, v0x25741b0_0; 1 drivers
v0x257d0b0_19 .net v0x257d0b0 19, 31 0, v0x2574aa0_0; 1 drivers
v0x257d0b0_20 .net v0x257d0b0 20, 31 0, v0x2575390_0; 1 drivers
v0x257d0b0_21 .net v0x257d0b0 21, 31 0, v0x2575c80_0; 1 drivers
v0x257d0b0_22 .net v0x257d0b0 22, 31 0, v0x2576570_0; 1 drivers
v0x257d0b0_23 .net v0x257d0b0 23, 31 0, v0x2576e60_0; 1 drivers
v0x257d0b0_24 .net v0x257d0b0 24, 31 0, v0x2577750_0; 1 drivers
v0x257d0b0_25 .net v0x257d0b0 25, 31 0, v0x2578040_0; 1 drivers
v0x257d0b0_26 .net v0x257d0b0 26, 31 0, v0x2578930_0; 1 drivers
v0x257d0b0_27 .net v0x257d0b0 27, 31 0, v0x2579220_0; 1 drivers
v0x257d0b0_28 .net v0x257d0b0 28, 31 0, v0x2579b10_0; 1 drivers
v0x257d0b0_29 .net v0x257d0b0 29, 31 0, v0x257a400_0; 1 drivers
v0x257d0b0_30 .net v0x257d0b0 30, 31 0, v0x257acf0_0; 1 drivers
v0x257d0b0_31 .net v0x257d0b0 31, 31 0, v0x257b5e0_0; 1 drivers
L_0x257f430 .part L_0x25919d0, 1, 1;
L_0x257f4d0 .part L_0x25919d0, 2, 1;
L_0x257f570 .part L_0x25919d0, 3, 1;
L_0x257f6d0 .part L_0x25919d0, 4, 1;
L_0x257f7d0 .part L_0x25919d0, 5, 1;
L_0x257f8a0 .part L_0x25919d0, 6, 1;
L_0x257f9b0 .part L_0x25919d0, 7, 1;
L_0x257fb60 .part L_0x25919d0, 8, 1;
L_0x257fc00 .part L_0x25919d0, 9, 1;
L_0x257fca0 .part L_0x25919d0, 10, 1;
L_0x257fd40 .part L_0x25919d0, 11, 1;
L_0x257fe10 .part L_0x25919d0, 12, 1;
L_0x257ff50 .part L_0x25919d0, 13, 1;
L_0x2580020 .part L_0x25919d0, 14, 1;
L_0x2580170 .part L_0x25919d0, 15, 1;
L_0x257fa50 .part L_0x25919d0, 16, 1;
L_0x25804e0 .part L_0x25919d0, 17, 1;
L_0x2580580 .part L_0x25919d0, 18, 1;
L_0x25806f0 .part L_0x25919d0, 19, 1;
L_0x2580790 .part L_0x25919d0, 20, 1;
L_0x2580650 .part L_0x25919d0, 21, 1;
L_0x25808e0 .part L_0x25919d0, 22, 1;
L_0x2580830 .part L_0x25919d0, 23, 1;
L_0x2580aa0 .part L_0x25919d0, 24, 1;
L_0x25809b0 .part L_0x25919d0, 25, 1;
L_0x2580c70 .part L_0x25919d0, 26, 1;
L_0x2580b70 .part L_0x25919d0, 27, 1;
L_0x2580e20 .part L_0x25919d0, 28, 1;
L_0x2580d40 .part L_0x25919d0, 29, 1;
L_0x2580fe0 .part L_0x25919d0, 30, 1;
L_0x2580ef0 .part L_0x25919d0, 31, 1;
L_0x2580240 .array/port v0x257d0b0, L_0x25810b0;
L_0x25810b0 .concat [ 5 2 0 0], v0x257ddf0_0, L_0x7f260d1f5018;
L_0x25815c0 .array/port v0x257d0b0, L_0x25802e0;
L_0x25802e0 .concat [ 5 2 0 0], v0x257dec0_0, L_0x7f260d1f5060;
L_0x2591b50 .part L_0x25919d0, 0, 1;
S_0x253e560 .scope module, "decoder" "decoder1to32" 3 29, 4 4 0, S_0x253f100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x2539840_0 .net *"_s0", 31 0, L_0x2581890;  1 drivers
L_0x7f260d1f50a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2569980_0 .net *"_s3", 30 0, L_0x7f260d1f50a8;  1 drivers
v0x2569a60_0 .net "address", 4 0, v0x257e140_0;  alias, 1 drivers
v0x2569b50_0 .net "enable", 0 0, v0x257dfb0_0;  alias, 1 drivers
v0x2569c10_0 .net "out", 31 0, L_0x25919d0;  alias, 1 drivers
L_0x2581890 .concat [ 1 31 0 0], v0x257dfb0_0, L_0x7f260d1f50a8;
L_0x25919d0 .shift/l 32, L_0x2581890, v0x257e140_0;
S_0x2569dc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2569fb0 .param/l "i" 0 3 35, +C4<01>;
S_0x256a070 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2569dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256a330_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256a410_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256a4f0_0 .var "q", 31 0;
v0x256a5e0_0 .net "wrenable", 0 0, L_0x257f430;  1 drivers
E_0x256a2b0 .event posedge, v0x256a330_0;
S_0x256a750 .scope generate, "genblk1[2]" "genblk1[2]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256a960 .param/l "i" 0 3 35, +C4<010>;
S_0x256aa00 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256a750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256ac70_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256ad60_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256ae30_0 .var "q", 31 0;
v0x256af00_0 .net "wrenable", 0 0, L_0x257f4d0;  1 drivers
S_0x256b070 .scope generate, "genblk1[3]" "genblk1[3]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256b280 .param/l "i" 0 3 35, +C4<011>;
S_0x256b340 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256b070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256b580_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256b690_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256b7a0_0 .var "q", 31 0;
v0x256b860_0 .net "wrenable", 0 0, L_0x257f570;  1 drivers
S_0x256b9a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256bc00 .param/l "i" 0 3 35, +C4<0100>;
S_0x256bcc0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256b9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256bf00_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256bfc0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256c080_0 .var "q", 31 0;
v0x256c140_0 .net "wrenable", 0 0, L_0x257f6d0;  1 drivers
S_0x256c2b0 .scope generate, "genblk1[5]" "genblk1[5]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256c4c0 .param/l "i" 0 3 35, +C4<0101>;
S_0x256c580 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256c2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256c7c0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256c910_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256ca60_0 .var "q", 31 0;
v0x256cb50_0 .net "wrenable", 0 0, L_0x257f7d0;  1 drivers
S_0x256ccc0 .scope generate, "genblk1[6]" "genblk1[6]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256b640 .param/l "i" 0 3 35, +C4<0110>;
S_0x256cef0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256ccc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256d130_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256d1f0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256d2b0_0 .var "q", 31 0;
v0x256d3a0_0 .net "wrenable", 0 0, L_0x257f8a0;  1 drivers
S_0x256d510 .scope generate, "genblk1[7]" "genblk1[7]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256d720 .param/l "i" 0 3 35, +C4<0111>;
S_0x256d7e0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256d510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256da20_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256dae0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256dba0_0 .var "q", 31 0;
v0x256dc90_0 .net "wrenable", 0 0, L_0x257f9b0;  1 drivers
S_0x256de00 .scope generate, "genblk1[8]" "genblk1[8]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256bbb0 .param/l "i" 0 3 35, +C4<01000>;
S_0x256e110 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256de00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256e350_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256e410_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256e4d0_0 .var "q", 31 0;
v0x256e5c0_0 .net "wrenable", 0 0, L_0x257fb60;  1 drivers
S_0x256e730 .scope generate, "genblk1[9]" "genblk1[9]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256e940 .param/l "i" 0 3 35, +C4<01001>;
S_0x256ea00 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256e730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256ec40_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256ee10_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256efc0_0 .var "q", 31 0;
v0x256f060_0 .net "wrenable", 0 0, L_0x257fc00;  1 drivers
S_0x256f120 .scope generate, "genblk1[10]" "genblk1[10]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256f330 .param/l "i" 0 3 35, +C4<01010>;
S_0x256f3f0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256f630_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256f6f0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256f7b0_0 .var "q", 31 0;
v0x256f8a0_0 .net "wrenable", 0 0, L_0x257fca0;  1 drivers
S_0x256fa10 .scope generate, "genblk1[11]" "genblk1[11]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256fc20 .param/l "i" 0 3 35, +C4<01011>;
S_0x256fce0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x256fa10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x256ff20_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256ffe0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x25700a0_0 .var "q", 31 0;
v0x2570190_0 .net "wrenable", 0 0, L_0x257fd40;  1 drivers
S_0x2570300 .scope generate, "genblk1[12]" "genblk1[12]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2570510 .param/l "i" 0 3 35, +C4<01100>;
S_0x25705d0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2570300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2570810_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x25708d0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2570990_0 .var "q", 31 0;
v0x2570a80_0 .net "wrenable", 0 0, L_0x257fe10;  1 drivers
S_0x2570bf0 .scope generate, "genblk1[13]" "genblk1[13]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2570e00 .param/l "i" 0 3 35, +C4<01101>;
S_0x2570ec0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2570bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2571100_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x25711c0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2571280_0 .var "q", 31 0;
v0x2571370_0 .net "wrenable", 0 0, L_0x257ff50;  1 drivers
S_0x25714e0 .scope generate, "genblk1[14]" "genblk1[14]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x25716f0 .param/l "i" 0 3 35, +C4<01110>;
S_0x25717b0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x25714e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x25719f0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2571ab0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2571b70_0 .var "q", 31 0;
v0x2571c60_0 .net "wrenable", 0 0, L_0x2580020;  1 drivers
S_0x2571dd0 .scope generate, "genblk1[15]" "genblk1[15]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2571fe0 .param/l "i" 0 3 35, +C4<01111>;
S_0x25720a0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2571dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x25722e0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x25723a0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2572460_0 .var "q", 31 0;
v0x2572550_0 .net "wrenable", 0 0, L_0x2580170;  1 drivers
S_0x25726c0 .scope generate, "genblk1[16]" "genblk1[16]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x256e010 .param/l "i" 0 3 35, +C4<010000>;
S_0x2572a30 .scope module, "register" "register32" 3 36, 5 19 0, S_0x25726c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2572c70_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2572d10_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2572dd0_0 .var "q", 31 0;
v0x2572ec0_0 .net "wrenable", 0 0, L_0x257fa50;  1 drivers
S_0x2573030 .scope generate, "genblk1[17]" "genblk1[17]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2573240 .param/l "i" 0 3 35, +C4<010001>;
S_0x2573300 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2573030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2573540_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x256ed00_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x256eeb0_0 .var "q", 31 0;
v0x2573a20_0 .net "wrenable", 0 0, L_0x25804e0;  1 drivers
S_0x2573b20 .scope generate, "genblk1[18]" "genblk1[18]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2573d30 .param/l "i" 0 3 35, +C4<010010>;
S_0x2573df0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2573b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2574030_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x25740f0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x25741b0_0 .var "q", 31 0;
v0x25742a0_0 .net "wrenable", 0 0, L_0x2580580;  1 drivers
S_0x2574410 .scope generate, "genblk1[19]" "genblk1[19]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2574620 .param/l "i" 0 3 35, +C4<010011>;
S_0x25746e0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2574410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2574920_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x25749e0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2574aa0_0 .var "q", 31 0;
v0x2574b90_0 .net "wrenable", 0 0, L_0x25806f0;  1 drivers
S_0x2574d00 .scope generate, "genblk1[20]" "genblk1[20]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2574f10 .param/l "i" 0 3 35, +C4<010100>;
S_0x2574fd0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2574d00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2575210_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x25752d0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2575390_0 .var "q", 31 0;
v0x2575480_0 .net "wrenable", 0 0, L_0x2580790;  1 drivers
S_0x25755f0 .scope generate, "genblk1[21]" "genblk1[21]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2575800 .param/l "i" 0 3 35, +C4<010101>;
S_0x25758c0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x25755f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2575b00_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2575bc0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2575c80_0 .var "q", 31 0;
v0x2575d70_0 .net "wrenable", 0 0, L_0x2580650;  1 drivers
S_0x2575ee0 .scope generate, "genblk1[22]" "genblk1[22]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x25760f0 .param/l "i" 0 3 35, +C4<010110>;
S_0x25761b0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2575ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x25763f0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x25764b0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2576570_0 .var "q", 31 0;
v0x2576660_0 .net "wrenable", 0 0, L_0x25808e0;  1 drivers
S_0x25767d0 .scope generate, "genblk1[23]" "genblk1[23]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x25769e0 .param/l "i" 0 3 35, +C4<010111>;
S_0x2576aa0 .scope module, "register" "register32" 3 36, 5 19 0, S_0x25767d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2576ce0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2576da0_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2576e60_0 .var "q", 31 0;
v0x2576f50_0 .net "wrenable", 0 0, L_0x2580830;  1 drivers
S_0x25770c0 .scope generate, "genblk1[24]" "genblk1[24]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x25772d0 .param/l "i" 0 3 35, +C4<011000>;
S_0x2577390 .scope module, "register" "register32" 3 36, 5 19 0, S_0x25770c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x25775d0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2577690_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2577750_0 .var "q", 31 0;
v0x2577840_0 .net "wrenable", 0 0, L_0x2580aa0;  1 drivers
S_0x25779b0 .scope generate, "genblk1[25]" "genblk1[25]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2577bc0 .param/l "i" 0 3 35, +C4<011001>;
S_0x2577c80 .scope module, "register" "register32" 3 36, 5 19 0, S_0x25779b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2577ec0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2577f80_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2578040_0 .var "q", 31 0;
v0x2578130_0 .net "wrenable", 0 0, L_0x25809b0;  1 drivers
S_0x25782a0 .scope generate, "genblk1[26]" "genblk1[26]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x25784b0 .param/l "i" 0 3 35, +C4<011010>;
S_0x2578570 .scope module, "register" "register32" 3 36, 5 19 0, S_0x25782a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x25787b0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2578870_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2578930_0 .var "q", 31 0;
v0x2578a20_0 .net "wrenable", 0 0, L_0x2580c70;  1 drivers
S_0x2578b90 .scope generate, "genblk1[27]" "genblk1[27]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2578da0 .param/l "i" 0 3 35, +C4<011011>;
S_0x2578e60 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2578b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x25790a0_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2579160_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2579220_0 .var "q", 31 0;
v0x2579310_0 .net "wrenable", 0 0, L_0x2580b70;  1 drivers
S_0x2579480 .scope generate, "genblk1[28]" "genblk1[28]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2579690 .param/l "i" 0 3 35, +C4<011100>;
S_0x2579750 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2579480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2579990_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x2579a50_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x2579b10_0 .var "q", 31 0;
v0x2579c00_0 .net "wrenable", 0 0, L_0x2580e20;  1 drivers
S_0x2579d70 .scope generate, "genblk1[29]" "genblk1[29]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x2579f80 .param/l "i" 0 3 35, +C4<011101>;
S_0x257a040 .scope module, "register" "register32" 3 36, 5 19 0, S_0x2579d70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x257a280_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x257a340_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x257a400_0 .var "q", 31 0;
v0x257a4f0_0 .net "wrenable", 0 0, L_0x2580d40;  1 drivers
S_0x257a660 .scope generate, "genblk1[30]" "genblk1[30]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x257a870 .param/l "i" 0 3 35, +C4<011110>;
S_0x257a930 .scope module, "register" "register32" 3 36, 5 19 0, S_0x257a660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x257ab70_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x257ac30_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x257acf0_0 .var "q", 31 0;
v0x257ade0_0 .net "wrenable", 0 0, L_0x2580fe0;  1 drivers
S_0x257af50 .scope generate, "genblk1[31]" "genblk1[31]" 3 35, 3 35 0, S_0x253f100;
 .timescale 0 0;
P_0x257b160 .param/l "i" 0 3 35, +C4<011111>;
S_0x257b220 .scope module, "register" "register32" 3 36, 5 19 0, S_0x257af50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x257b460_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x257b520_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x257b5e0_0 .var "q", 31 0;
v0x257b6d0_0 .net "wrenable", 0 0, L_0x2580ef0;  1 drivers
S_0x257b840 .scope module, "register" "register32zero" 3 31, 5 35 0, S_0x253f100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
v0x2572940_0 .net "clk", 0 0, v0x257db80_0;  alias, 1 drivers
v0x257bc40_0 .net "d", 31 0, v0x257e0a0_0;  alias, 1 drivers
v0x257bd00_0 .var "q", 31 0;
v0x257bdf0_0 .net "wrenable", 0 0, L_0x2591b50;  1 drivers
S_0x257d860 .scope module, "tester" "hw4testbench" 2 40, 2 82 0, S_0x2554ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "dutpassed"
    .port_info 3 /INPUT 32 "ReadData1"
    .port_info 4 /INPUT 32 "ReadData2"
    .port_info 5 /OUTPUT 32 "WriteData"
    .port_info 6 /OUTPUT 5 "ReadRegister1"
    .port_info 7 /OUTPUT 5 "ReadRegister2"
    .port_info 8 /OUTPUT 5 "WriteRegister"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "Clk"
v0x257db80_0 .var "Clk", 0 0;
v0x257dc20_0 .net "ReadData1", 31 0, L_0x257fee0;  alias, 1 drivers
v0x257dcf0_0 .net "ReadData2", 31 0, L_0x25817d0;  alias, 1 drivers
v0x257ddf0_0 .var "ReadRegister1", 4 0;
v0x257dec0_0 .var "ReadRegister2", 4 0;
v0x257dfb0_0 .var "RegWrite", 0 0;
v0x257e0a0_0 .var "WriteData", 31 0;
v0x257e140_0 .var "WriteRegister", 4 0;
v0x257e230_0 .net "begintest", 0 0, v0x257eb40_0;  1 drivers
v0x257e360_0 .var "dutpassed", 0 0;
v0x257e400_0 .var "endtest", 0 0;
E_0x257db40 .event posedge, v0x257e230_0;
S_0x253fca0 .scope module, "mux32to1by1" "mux32to1by1" 6 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "inputs"
o0x7f260d240bf8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x257edb0_0 .net "address", 4 0, o0x7f260d240bf8;  0 drivers
o0x7f260d240c28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x257ee50_0 .net "inputs", 31 0, o0x7f260d240c28;  0 drivers
v0x257ef30_0 .net "out", 0 0, L_0x2581660;  1 drivers
L_0x2581660 .part/v o0x7f260d240c28, o0x7f260d240bf8, 1;
S_0x2540840 .scope module, "register" "register" 5 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
o0x7f260d240d18 .functor BUFZ 1, C4<z>; HiZ drive
v0x257f0b0_0 .net "clk", 0 0, o0x7f260d240d18;  0 drivers
o0x7f260d240d48 .functor BUFZ 1, C4<z>; HiZ drive
v0x257f190_0 .net "d", 0 0, o0x7f260d240d48;  0 drivers
v0x257f250_0 .var "q", 0 0;
o0x7f260d240da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x257f2f0_0 .net "wrenable", 0 0, o0x7f260d240da8;  0 drivers
E_0x257f050 .event posedge, v0x257f0b0_0;
    .scope S_0x256a070;
T_0 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256a5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x256a410_0;
    %assign/vec4 v0x256a4f0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x256aa00;
T_1 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x256ad60_0;
    %assign/vec4 v0x256ae30_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x256b340;
T_2 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x256b690_0;
    %assign/vec4 v0x256b7a0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x256bcc0;
T_3 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x256bfc0_0;
    %assign/vec4 v0x256c080_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x256c580;
T_4 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x256c910_0;
    %assign/vec4 v0x256ca60_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x256cef0;
T_5 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x256d1f0_0;
    %assign/vec4 v0x256d2b0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x256d7e0;
T_6 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x256dae0_0;
    %assign/vec4 v0x256dba0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x256e110;
T_7 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256e5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x256e410_0;
    %assign/vec4 v0x256e4d0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x256ea00;
T_8 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x256ee10_0;
    %assign/vec4 v0x256efc0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x256f3f0;
T_9 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x256f8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x256f6f0_0;
    %assign/vec4 v0x256f7b0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x256fce0;
T_10 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2570190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x256ffe0_0;
    %assign/vec4 v0x25700a0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x25705d0;
T_11 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2570a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x25708d0_0;
    %assign/vec4 v0x2570990_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x2570ec0;
T_12 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2571370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x25711c0_0;
    %assign/vec4 v0x2571280_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x25717b0;
T_13 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2571c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x2571ab0_0;
    %assign/vec4 v0x2571b70_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x25720a0;
T_14 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2572550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x25723a0_0;
    %assign/vec4 v0x2572460_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2572a30;
T_15 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2572ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x2572d10_0;
    %assign/vec4 v0x2572dd0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2573300;
T_16 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2573a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x256ed00_0;
    %assign/vec4 v0x256eeb0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2573df0;
T_17 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x25742a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x25740f0_0;
    %assign/vec4 v0x25741b0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x25746e0;
T_18 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2574b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x25749e0_0;
    %assign/vec4 v0x2574aa0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x2574fd0;
T_19 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2575480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x25752d0_0;
    %assign/vec4 v0x2575390_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x25758c0;
T_20 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2575d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x2575bc0_0;
    %assign/vec4 v0x2575c80_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x25761b0;
T_21 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2576660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x25764b0_0;
    %assign/vec4 v0x2576570_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x2576aa0;
T_22 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2576f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x2576da0_0;
    %assign/vec4 v0x2576e60_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2577390;
T_23 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2577840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x2577690_0;
    %assign/vec4 v0x2577750_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x2577c80;
T_24 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2578130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x2577f80_0;
    %assign/vec4 v0x2578040_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x2578570;
T_25 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2578a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x2578870_0;
    %assign/vec4 v0x2578930_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x2578e60;
T_26 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2579310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x2579160_0;
    %assign/vec4 v0x2579220_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x2579750;
T_27 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x2579c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x2579a50_0;
    %assign/vec4 v0x2579b10_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x257a040;
T_28 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x257a4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x257a340_0;
    %assign/vec4 v0x257a400_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x257a930;
T_29 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x257ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x257ac30_0;
    %assign/vec4 v0x257acf0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x257b220;
T_30 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x257b6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x257b520_0;
    %assign/vec4 v0x257b5e0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x257b840;
T_31 ;
    %wait E_0x256a2b0;
    %load/vec4 v0x257bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x257bd00_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x257d860;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x257e0a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x257ddf0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x257dec0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x257e140_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257db80_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x257d860;
T_33 ;
    %wait E_0x257db40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257e400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257e360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x257e140_0, 0, 5;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x257e0a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257dfb0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x257ddf0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x257dec0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257db80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257db80_0, 0, 1;
    %load/vec4 v0x257dc20_0;
    %cmpi/ne 42, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x257dcf0_0;
    %cmpi/ne 42, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257e360_0, 0, 1;
    %vpi_call 2 129 "$display", "Test Case 1 Failed" {0 0 0};
T_33.0 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x257e140_0, 0, 5;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x257e0a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257dfb0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x257ddf0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x257dec0_0, 0, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257db80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257db80_0, 0, 1;
    %load/vec4 v0x257dc20_0;
    %cmpi/ne 15, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x257dcf0_0;
    %cmpi/ne 15, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257e360_0, 0, 1;
    %vpi_call 2 144 "$display", "Test Case 2 Failed" {0 0 0};
T_33.2 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257e400_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x2554ea0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x257eb40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x257eb40_0, 0, 1;
    %delay 1000, 0;
    %end;
    .thread T_34;
    .scope S_0x2554ea0;
T_35 ;
    %wait E_0x2545400;
    %vpi_call 2 65 "$display", "DUT passed?: %b", v0x257ec70_0 {0 0 0};
    %jmp T_35;
    .thread T_35;
    .scope S_0x2540840;
T_36 ;
    %wait E_0x257f050;
    %load/vec4 v0x257f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x257f190_0;
    %assign/vec4 v0x257f250_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "regfile.t.v";
    "./regfile.v";
    "./decoders.v";
    "./register.v";
    "./multiplexers.v";
