{"vcs1":{"timestamp_begin":1750056023.765766747, "rt":1.68, "ut":0.45, "st":0.10}}
{"vcselab":{"timestamp_begin":1750056025.538483669, "rt":2.08, "ut":0.23, "st":0.06}}
{"link":{"timestamp_begin":1750056027.684271842, "rt":0.19, "ut":0.11, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750056023.399531401}
{"VCS_COMP_START_TIME": 1750056023.399531401}
{"VCS_COMP_END_TIME": 1750056030.553301533}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -full64 -debug_access+all"}
{"vcs1": {"peak_mem": 950985}}
{"stitch_vcselab": {"peak_mem": 951085}}
