Analysis for QUEUE_SIZE = 7, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 14s -> 14s
Frequency: 100 MHz -> Implementation: 2m 57s -> 177s
Frequency: 100 MHz -> Power: 5.830 W
Frequency: 100 MHz -> CLB LUTs Used: 246
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 101
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.872 ns
Frequency: 100 MHz -> Achieved Frequency: 242.248 MHz


Frequency: 150 MHz -> Synthesis: 8s -> 8s
Frequency: 150 MHz -> Implementation: 2m 19s -> 139s
Frequency: 150 MHz -> Power: 5.837 W
Frequency: 150 MHz -> CLB LUTs Used: 246
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 101
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 3.488 ns
Frequency: 150 MHz -> Achieved Frequency: 314.597 MHz


Frequency: 200 MHz -> Synthesis: 8s -> 8s
Frequency: 200 MHz -> Implementation: 2m 24s -> 144s
Frequency: 200 MHz -> Power: 5.845 W
Frequency: 200 MHz -> CLB LUTs Used: 246
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 101
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.039 ns
Frequency: 200 MHz -> Achieved Frequency: 337.724 MHz


Frequency: 250 MHz -> Synthesis: 9s -> 9s
Frequency: 250 MHz -> Implementation: 2m 29s -> 149s
Frequency: 250 MHz -> Power: 5.852 W
Frequency: 250 MHz -> CLB LUTs Used: 246
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 101
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.031 ns
Frequency: 250 MHz -> Achieved Frequency: 336.814 MHz


Frequency: 300 MHz -> Synthesis: 8s -> 8s
Frequency: 300 MHz -> Implementation: 2m 28s -> 148s
Frequency: 300 MHz -> Power: 5.860 W
Frequency: 300 MHz -> CLB LUTs Used: 247
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 101
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.631 ns
Frequency: 300 MHz -> Achieved Frequency: 370.051 MHz


Frequency: 350 MHz -> Synthesis: 9s -> 9s
Frequency: 350 MHz -> Implementation: 2m 29s -> 149s
Frequency: 350 MHz -> Power: 5.868 W
Frequency: 350 MHz -> CLB LUTs Used: 259
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 101
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.256 ns
Frequency: 350 MHz -> Achieved Frequency: 384.446 MHz


Frequency: 400 MHz -> Synthesis: 9s -> 9s
Frequency: 400 MHz -> Implementation: 2m 39s -> 159s
Frequency: 400 MHz -> Power: 5.876 W
Frequency: 400 MHz -> CLB LUTs Used: 264
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 101
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.280 ns
Frequency: 400 MHz -> Achieved Frequency: 450.450 MHz


Frequency: 450 MHz -> Synthesis: 10s -> 10s
Frequency: 450 MHz -> Implementation: 2m 50s -> 170s
Frequency: 450 MHz -> Power: 5.886 W
Frequency: 450 MHz -> CLB LUTs Used: 265
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 101
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.067 ns
Frequency: 450 MHz -> Achieved Frequency: 463.989 MHz


Frequency: 500 MHz -> Synthesis: 9s -> 9s
Frequency: 500 MHz -> Implementation: 2m 30s -> 150s
Frequency: 500 MHz -> Power: 5.888 W
Frequency: 500 MHz -> CLB LUTs Used: 272
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 101
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.159 ns
Frequency: 500 MHz -> Achieved Frequency: 543.183 MHz


Frequency: 550 MHz -> Synthesis: 9s -> 9s
Frequency: 550 MHz -> Implementation: 2m 48s -> 168s
Frequency: 550 MHz -> Power: 5.896 W
Frequency: 550 MHz -> CLB LUTs Used: 268
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 101
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.112 ns
Frequency: 550 MHz -> Achieved Frequency: 586.104 MHz


Frequency: 600 MHz -> Synthesis: 10s -> 10s
Frequency: 600 MHz -> Implementation: 3m 47s -> 227s
Frequency: 600 MHz -> Power: 5.910 W
Frequency: 600 MHz -> CLB LUTs Used: 288
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 102
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.448 ns
Frequency: 600 MHz -> Achieved Frequency: 472.888 MHz


Frequency: 650 MHz -> Synthesis: 9s -> 9s
Frequency: 650 MHz -> Implementation: 3m 46s -> 226s
Frequency: 650 MHz -> Power: 5.915 W
Frequency: 650 MHz -> CLB LUTs Used: 284
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 101
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.646 ns
Frequency: 650 MHz -> Achieved Frequency: 457.779 MHz


Frequency: 700 MHz -> Synthesis: 10s -> 10s
Frequency: 700 MHz -> Implementation: 3m 41s -> 221s
Frequency: 700 MHz -> Power: 5.923 W
Frequency: 700 MHz -> CLB LUTs Used: 291
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 101
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.766 ns
Frequency: 700 MHz -> Achieved Frequency: 455.670 MHz


Frequency: 750 MHz -> Synthesis: 10s -> 10s
Frequency: 750 MHz -> Implementation: 3m 39s -> 219s
Frequency: 750 MHz -> Power: 5.933 W
Frequency: 750 MHz -> CLB LUTs Used: 296
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 102
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.726 ns
Frequency: 750 MHz -> Achieved Frequency: 485.594 MHz


Frequency: 800 MHz -> Synthesis: 10s -> 10s
Frequency: 800 MHz -> Implementation: 3m 41s -> 221s
Frequency: 800 MHz -> Power: 5.940 W
Frequency: 800 MHz -> CLB LUTs Used: 292
Frequency: 800 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 800 MHz -> CLB Registers Used: 101
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.829 ns
Frequency: 800 MHz -> Achieved Frequency: 481.000 MHz


