==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 235 ; free virtual = 2872
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 235 ; free virtual = 2872
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 239 ; free virtual = 2874
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 238 ; free virtual = 2873
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:24) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (myIP.c:31) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (myIP.c:36) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:46) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:18) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 218 ; free virtual = 2853
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (myIP.c:40:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 218 ; free virtual = 2853
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:40) and bus read on port 'data1' (myIP.c:40).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:40) and bus read on port 'data1' (myIP.c:40).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:40) and bus read on port 'data1' (myIP.c:40).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.46 seconds; current allocated memory: 78.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 79.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 184 ; free virtual = 2749
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 184 ; free virtual = 2749
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 224 ; free virtual = 2794
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 224 ; free virtual = 2795
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:24) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (myIP.c:31) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (myIP.c:36) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:47) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:18) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 205 ; free virtual = 2782
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (myIP.c:41:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 204 ; free virtual = 2780
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:41) and bus read on port 'data1' (myIP.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:41) and bus read on port 'data1' (myIP.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:41) and bus read on port 'data1' (myIP.c:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.56 seconds; current allocated memory: 78.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 79.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 245 ; free virtual = 2842
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 245 ; free virtual = 2842
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 246 ; free virtual = 2842
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 246 ; free virtual = 2842
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:25) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (myIP.c:32) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (myIP.c:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:47) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:18) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 226 ; free virtual = 2822
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (myIP.c:41:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 220 ; free virtual = 2818
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:41) and bus read on port 'data1' (myIP.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:41) and bus read on port 'data1' (myIP.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:41) and bus read on port 'data1' (myIP.c:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.35 seconds; current allocated memory: 78.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 79.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: myIP.c:25:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file myIP.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 174 ; free virtual = 2722
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 174 ; free virtual = 2722
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 174 ; free virtual = 2723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 174 ; free virtual = 2723
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:25) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (myIP.c:32) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (myIP.c:39) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:49) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:18) in dimension 1 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (myIP.c:25) to a process function for dataflow in function 'myFuncAccel4'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel4', detected/extracted 1 process function(s): 
	 'Loop_1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 154 ; free virtual = 2703
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1'.
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (myIP.c:43:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 154 ; free virtual = 2703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:43) and bus read on port 'data1' (myIP.c:43).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:43) and bus read on port 'data1' (myIP.c:43).
WARNING: [SCHED 204-68] The II Violation in module 'Loop_1_proc' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:43) and bus read on port 'data1' (myIP.c:43).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 39.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.33 seconds; current allocated memory: 87.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 88.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 88.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 89.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 90.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 250 ; free virtual = 2787
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 250 ; free virtual = 2787
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 248 ; free virtual = 2785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 248 ; free virtual = 2785
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:25) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (myIP.c:32) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (myIP.c:37) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:47) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:19) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 228 ; free virtual = 2765
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 228 ; free virtual = 2765
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'data1' (myIP.c:41) and axis read on port 'data1' (myIP.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'data1' (myIP.c:41) and axis read on port 'data1' (myIP.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'data1' (myIP.c:41) and axis read on port 'data1' (myIP.c:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.27 seconds; current allocated memory: 77.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 78.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 216 ; free virtual = 2445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 216 ; free virtual = 2445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 217 ; free virtual = 2442
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 216 ; free virtual = 2442
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:25) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (myIP.c:32) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (myIP.c:37) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:47) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:19) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 197 ; free virtual = 2422
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'data1' (myIP.c:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 197 ; free virtual = 2422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'data1' (myIP.c:41) and axis read on port 'data1' (myIP.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'data1' (myIP.c:41) and axis read on port 'data1' (myIP.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'data1' (myIP.c:41) and axis read on port 'data1' (myIP.c:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.14 seconds; current allocated memory: 77.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 78.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fcmp_32ns_32ns_1_2_1': 1 instance(s).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 360 ; free virtual = 2344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 360 ; free virtual = 2344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 360 ; free virtual = 2343
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 360 ; free virtual = 2344
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:26) in function 'myFuncAccel4' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (myIP.c:33) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:39) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (myIP.c:43) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (myIP.c:50) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_in' (myIP.c:20) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 340 ; free virtual = 2324
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data1' (myIP.c:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (myIP.c:35:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 338 ; free virtual = 2322
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:35) and bus read on port 'data1' (myIP.c:35).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:35) and bus read on port 'data1' (myIP.c:35).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:35) and bus read on port 'data1' (myIP.c:35).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.04 seconds; current allocated memory: 77.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 78.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fptrunc_64ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel4'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 80.703 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 326 ; free virtual = 2314
INFO: [VHDL 208-304] Generating VHDL RTL for myFuncAccel4.
INFO: [VLOG 209-307] Generating Verilog RTL for myFuncAccel4.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 187 ; free virtual = 1247
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 187 ; free virtual = 1247
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 190 ; free virtual = 1250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 190 ; free virtual = 1250
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:31) in function 'myFuncAccel4' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.temp_in.data1' (myIP.c:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.data2.temp_out.gep' (myIP.c:61) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.temp_in.data1' (myIP.c:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:47) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (myIP.c:51) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (myIP.c:58) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'memcpy.data2.temp_out.gep' (myIP.c:61) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_in' (myIP.c:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_out' (myIP.c:27) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (myIP.c:31:35) to (myIP.c:31:27) in function 'myFuncAccel4'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 169 ; free virtual = 1230
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (myIP.c:38:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (myIP.c:61:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 169 ; free virtual = 1229
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:38) and bus read on port 'data1' (myIP.c:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:38) and bus read on port 'data1' (myIP.c:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:38) and bus read on port 'data1' (myIP.c:38).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.05 seconds; current allocated memory: 77.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 78.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data2' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel4'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 80.297 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 153 ; free virtual = 1216
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 283 ; free virtual = 1063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 283 ; free virtual = 1063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 264 ; free virtual = 1041
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 264 ; free virtual = 1041
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:31) in function 'myFuncAccel4' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.temp_in.data1' (myIP.c:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.data_out.temp_out.gep' (myIP.c:54) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.temp_in.data1' (myIP.c:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:40) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (myIP.c:44) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (myIP.c:51) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'memcpy.data_out.temp_out.gep' (myIP.c:54) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_in' (myIP.c:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_out' (myIP.c:27) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (myIP.c:31:35) to (myIP.c:31:27) in function 'myFuncAccel4'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 245 ; free virtual = 1024
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (myIP.c:38:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data_out' (myIP.c:54:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 244 ; free virtual = 1024
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:38) and bus read on port 'data1' (myIP.c:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:38) and bus read on port 'data1' (myIP.c:38).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel4' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus read on port 'data1' (myIP.c:38) and bus read on port 'data1' (myIP.c:38).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 38.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.3 seconds; current allocated memory: 77.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 78.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data_out' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel4/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel4'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 80.300 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 260 ; free virtual = 1038
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'myIP.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 150 ; free virtual = 728
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 150 ; free virtual = 728
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 171 ; free virtual = 730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 170 ; free virtual = 730
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (myIP.c:31) in function 'myFuncAccel4' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.temp_in.data1' (myIP.c:38) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'memcpy.data_out.temp_out.gep' (myIP.c:58) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'memcpy.temp_in.data1' (myIP.c:38) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (myIP.c:43) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (myIP.c:47) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (myIP.c:54) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'memcpy.data_out.temp_out.gep' (myIP.c:58) in function 'myFuncAccel4' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'data0' (myIP.c:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_dim' (myIP.c:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_in' (myIP.c:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_out' (myIP.c:27) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (myIP.c:31:35) to (myIP.c:31:27) in function 'myFuncAccel4'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel4' (myIP.c:4)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 147 ; free virtual = 711
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'input' (myIP.c:38:3).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'output' (myIP.c:58:3).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 144 ; free virtual = 711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel4' ...
WARNING: [SYN 201-107] Renaming port name 'myFuncAccel4/input' to 'myFuncAccel4/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'myFuncAccel4/output' to 'myFuncAccel4/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'input_r' (myIP.c:38) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 48.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.78 seconds; current allocated memory: 77.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 79.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/size' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/dim' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/threshold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_0' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_1' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_2' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_3' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_4' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_5' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_6' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_7' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_8' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_9' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_10' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_11' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_12' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_13' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_14' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data0_15' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel4/data_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel4' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'data1' and 'data_out' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'myFuncAccel4/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fcmp_32ns_32ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel4'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 81.449 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 814.922 ; gain = 128.000 ; free physical = 135 ; free virtual = 702
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
