#ifndef NESEMU_CPU_TEST_UTILS_H
#define NESEMU_CPU_TEST_UTILS_H

#define IMMEDIATE   0
#define ZEROPAGE    1
#define ZEROPAGEX   2
#define ZEROPAGEY   3
#define ABSOLUTE    4
#define ABSOLUTEX   5
#define ABSOLUTEY   6
#define INDIRECTX   7
#define INDIRECTY   8
#define ACCUMULATOR 9
#define RELATIVE    10
#define IMPLIED     11
#define INDIRECT    12

static const int VALID_MODE[56][13] = {
  {1,1,1,0,1,1,1,1,1,0,0,0,0}, // ADC
  {1,1,1,0,1,1,1,1,1,0,0,0,0}, // AND
  {0,1,1,0,1,1,0,0,0,1,0,0,0}, // ASL
  {0,0,0,0,0,0,0,0,0,0,1,0,0}, // BCC
  {0,0,0,0,0,0,0,0,0,0,1,0,0}, // BCS
  {0,0,0,0,0,0,0,0,0,0,1,0,0}, // BEQ
  {0,1,0,0,1,0,0,0,0,0,0,0,0}, // BIT
  {0,0,0,0,0,0,0,0,0,0,1,0,0}, // BMI
  {0,0,0,0,0,0,0,0,0,0,1,0,0}, // BNE
  {0,0,0,0,0,0,0,0,0,0,1,0,0}, // BPL
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // BRK
  {0,0,0,0,0,0,0,0,0,0,1,0,0}, // BVC
  {0,0,0,0,0,0,0,0,0,0,1,0,0}, // BVS
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // CLC
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // CLD
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // CLI
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // CLV
  {1,1,1,0,1,1,1,1,1,0,0,0,0}, // CMP
  {1,1,0,0,1,0,0,0,0,0,0,0,0}, // CPX
  {1,1,0,0,1,0,0,0,0,0,0,0,0}, // CPY
  {0,1,1,0,1,1,0,0,0,0,0,0,0}, // DEC
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // DEX
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // DEY
  {1,1,1,0,1,1,1,1,1,0,0,0,0}, // EOR
  {0,1,1,0,1,1,0,0,0,0,0,0,0}, // INC
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // INX
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // INY
  {0,0,0,0,1,0,0,0,0,0,0,0,1}, // JMP
  {0,0,0,0,1,0,0,0,0,0,0,0,0}, // JSR
  {1,1,1,0,1,1,1,1,1,0,0,0,0}, // LDA
  {1,1,0,1,1,0,1,0,0,0,0,0,0}, // LDX
  {1,1,1,0,1,1,0,0,0,0,0,0,0}, // LDY
  {0,1,1,0,1,1,0,0,0,1,0,0,0}, // LSR
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // NOP
  {1,1,1,0,1,1,1,1,1,0,0,0,0}, // ORA
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // PHA
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // PHP
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // PLA
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // PLP
  {0,1,1,0,1,1,0,0,0,1,0,0,0}, // ROL
  {0,1,1,0,1,1,0,0,0,1,0,0,0}, // ROR
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // RTI
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // RTS
  {1,1,1,0,1,1,1,1,1,0,0,0,0}, // SBC
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // SEC
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // SED
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // SEI
  {0,1,1,0,1,1,1,1,1,0,0,0,0}, // STA
  {0,1,0,1,1,0,0,0,0,0,0,0,0}, // STX
  {0,1,1,0,1,0,0,0,0,0,0,0,0}, // STY
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // TAX
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // TAY
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // TSX
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // TXA
  {0,0,0,0,0,0,0,0,0,0,0,1,0}, // TXS
  {0,0,0,0,0,0,0,0,0,0,0,1,0}  // TYA
};
#define ADC 0
#define AND 1
#define ASL 2
#define BCC 3
#define BCS 4
#define BEQ 5
#define BIT 6
#define BMI 7
#define BNE 8
#define BPL 9
#define BRK 10
#define BVC 11
#define BVS 12
#define CLC 13
#define CLD 14
#define CLI 15
#define CLV 16
#define CMP 17
#define CPX 18
#define CPY 19
#define DEC 20
#define DEX 21
#define DEY 22
#define EOR 23
#define INC 24
#define INX 25
#define INY 26
#define JMP 27
#define JSR 28
#define LDA 29
#define LDX 30
#define LDY 31
#define LSR 32
#define NOP 33
#define ORA 34
#define PHA 35
#define PHP 36
#define PLA 37
#define PLP 38
#define ROL 39
#define ROR 40
#define RTI 41
#define RTS 42
#define SBC 43
#define SEC 44
#define SED 45
#define SEI 46
#define STA 47
#define STX 48
#define STY 49
#define TAX 50
#define TAY 51
#define TSX 52
#define TXA 53
#define TXS 54
#define TYA 55



#endif //NESEMU_CPU_TEST_UTILS_H
