INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/IF_ID_registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Instruction_Decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/Instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sim_1/new/TOP test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOPtest
