#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 13 17:40:32 2024
# Process ID: 31017
# Current directory: /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1
# Command line: vivado -log mopshub_readout_bd_mopshub_readout_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mopshub_readout_bd_mopshub_readout_0_0.tcl
# Log file: /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0.vds
# Journal file: /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source mopshub_readout_bd_mopshub_readout_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/storage/sw/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top mopshub_readout_bd_mopshub_readout_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-5178] IP tri_mode_ethernet_mac_0 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
WARNING: [IP_Flow 19-3571] IP 'mopshub_readout_bd_mopshub_readout_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32585
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiver with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v:34]
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiver with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v:35]
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiver with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v:36]
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiver with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v:37]
WARNING: [Synth 8-2507] parameter declaration becomes local in debug_uart_receiver with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in elink_data_gen_sm with formal parameter declaration list [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:86]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2877.523 ; gain = 35.820 ; free physical = 8028 ; free virtual = 18776
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mopshub_readout_bd_mopshub_readout_0_0' [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.gen/sources_1/bd/mopshub_readout_bd/ip/mopshub_readout_bd_mopshub_readout_0_0/synth/mopshub_readout_bd_mopshub_readout_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mopshub_readout' [/home/dcs/git/mopshub/mopshub_lib/hdl/mopshub_readout_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'bridge_controller' [/home/dcs/git/mopshub/mopshub_lib/hdl/bridge_controller_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'buffer_rec_data' [/home/dcs/git/mopshub/mopshub_lib/hdl/rec_mes_buf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'buffer_rec_data' (1#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/rec_mes_buf.v:3]
INFO: [Synth 8-6157] synthesizing module 'buffer_tra_data' [/home/dcs/git/mopshub/mopshub_lib/hdl/tra_mes_buf.v:3]
INFO: [Synth 8-6155] done synthesizing module 'buffer_tra_data' (2#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/tra_mes_buf.v:3]
INFO: [Synth 8-6157] synthesizing module 'can_elink_bridge_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v:12]
	Parameter ST_reset bound to: 5'b00000 
	Parameter ST_Init_CAN bound to: 5'b00001 
	Parameter ST_IDLE bound to: 5'b00010 
	Parameter ST_Endwait bound to: 5'b00011 
	Parameter ST_SignIn bound to: 5'b00100 
	Parameter ST_Rst_all_CAN bound to: 5'b00101 
	Parameter ST_Init_Trim bound to: 5'b00110 
	Parameter ST_start_read_elink bound to: 5'b00111 
	Parameter ST_write_can bound to: 5'b01000 
	Parameter ST_send_can bound to: 5'b01001 
	Parameter ST_rst_can_tra bound to: 5'b01010 
	Parameter ST_end_read_can bound to: 5'b01011 
	Parameter ST_rst_can_rec bound to: 5'b01100 
	Parameter ST_write_elink bound to: 5'b01101 
	Parameter ST_start_read_can bound to: 5'b01110 
	Parameter ST_read_can bound to: 5'b01111 
	Parameter ST_Init_Mon bound to: 5'b10000 
	Parameter ST_Wait_can_sm bound to: 5'b10001 
	Parameter ST_end_read_elink bound to: 5'b10010 
	Parameter ST_end_write_elink bound to: 5'b10011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v:391]
INFO: [Synth 8-6155] done synthesizing module 'can_elink_bridge_sm' (3#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/can_elink_bridge_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'canakari_interface_mopshub' [/home/dcs/git/mopshub/mopshub_lib/hdl/canakari_interface_mopshub_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'buffer_tristate_busid' [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_busid.v:13]
INFO: [Synth 8-6155] done synthesizing module 'buffer_tristate_busid' (4#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_busid.v:13]
INFO: [Synth 8-6157] synthesizing module 'can_interface' [/home/dcs/git/mopshub/mopshub_lib/hdl/caninterface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'can_interface' (5#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/caninterface.v:3]
INFO: [Synth 8-6157] synthesizing module 'can_interface_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v:12]
	Parameter ST_IDLE bound to: 7'b0000000 
	Parameter ST_reset bound to: 7'b0000001 
	Parameter ST_prescalar bound to: 7'b0000010 
	Parameter ST_general bound to: 7'b0000011 
	Parameter ST_encom bound to: 7'b0000100 
	Parameter ST_accmask_cs bound to: 7'b0000101 
	Parameter accmask1 bound to: 7'b0000110 
	Parameter ST_idr3_cs bound to: 7'b0000111 
	Parameter ST_idr41_cs bound to: 7'b0001000 
	Parameter ST_endinit bound to: 7'b0001001 
	Parameter ST_start_init bound to: 7'b0001010 
	Parameter ST_wait_can bound to: 7'b0001011 
	Parameter RB1 bound to: 7'b0001100 
	Parameter store_RB1 bound to: 7'b0001101 
	Parameter store_idr1 bound to: 7'b0001110 
	Parameter idr1 bound to: 7'b0001111 
	Parameter RB2 bound to: 7'b0010000 
	Parameter store_RB2 bound to: 7'b0010001 
	Parameter RB3 bound to: 7'b0010010 
	Parameter RB4 bound to: 7'b0010011 
	Parameter store_RB3 bound to: 7'b0010100 
	Parameter end_readst bound to: 7'b0010101 
	Parameter store_RB4 bound to: 7'b0010110 
	Parameter set_d3 bound to: 7'b0010111 
	Parameter set_d1 bound to: 7'b0011000 
	Parameter set_gen bound to: 7'b0011001 
	Parameter ST_rstirq bound to: 7'b0011010 
	Parameter ST_general1 bound to: 7'b0011011 
	Parameter ST_rstirq_n bound to: 7'b0011100 
	Parameter ST_general_cs_n bound to: 7'b0011101 
	Parameter ST_start bound to: 7'b0011110 
	Parameter ST_countrst_n bound to: 7'b0011111 
	Parameter ST_loop_rst bound to: 7'b0100000 
	Parameter ST_start_cnt bound to: 7'b0100001 
	Parameter ST_finish_trim bound to: 7'b0100010 
	Parameter ST_start_trim bound to: 7'b0100011 
	Parameter ST_general_t bound to: 7'b0100100 
	Parameter ST_id_t bound to: 7'b0100101 
	Parameter ST_data1_t bound to: 7'b0100110 
	Parameter ST_data2_t bound to: 7'b0100111 
	Parameter d7 bound to: 7'b0101000 
	Parameter d8 bound to: 7'b0101001 
	Parameter tc1 bound to: 7'b0101010 
	Parameter set_id1 bound to: 7'b0101011 
	Parameter set_tc bound to: 7'b0101100 
	Parameter set_d4 bound to: 7'b0101101 
	Parameter set_d2 bound to: 7'b0101110 
	Parameter Set_bus_Id2 bound to: 7'b0101111 
	Parameter Wait_bits bound to: 7'b0110000 
	Parameter ST_prescal_CS bound to: 7'b0110001 
	Parameter ST_general_cs bound to: 7'b0110010 
	Parameter ST_encom_cs bound to: 7'b0110011 
	Parameter ST_idr3 bound to: 7'b0110100 
	Parameter ST_idr4 bound to: 7'b0110101 
	Parameter ST_accmask bound to: 7'b0110110 
	Parameter ST_accmaskcs bound to: 7'b0110111 
	Parameter ST_general1_cs bound to: 7'b0111000 
	Parameter ST_rstirq_cs bound to: 7'b0111001 
	Parameter set_gen1 bound to: 7'b0111010 
	Parameter set_id2 bound to: 7'b0111011 
	Parameter set_tc1 bound to: 7'b0111100 
	Parameter set_d5 bound to: 7'b0111101 
	Parameter set_d6 bound to: 7'b0111110 
	Parameter set_d7 bound to: 7'b0111111 
	Parameter set_d8 bound to: 7'b1000000 
	Parameter ST_general_n bound to: 7'b1000001 
	Parameter ST_rstirq_cs_n bound to: 7'b1000010 
	Parameter ST_general_cs_t bound to: 7'b1000011 
	Parameter ST_id_cs_t bound to: 7'b1000100 
	Parameter ST_data1_cs_t bound to: 7'b1000101 
	Parameter d10 bound to: 7'b1000110 
	Parameter d11 bound to: 7'b1000111 
	Parameter d12 bound to: 7'b1001000 
	Parameter tc2 bound to: 7'b1001001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v:856]
INFO: [Synth 8-6155] done synthesizing module 'can_interface_sm' (6#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/can_interface_sm_fsm.v:12]
INFO: [Synth 8-6155] done synthesizing module 'canakari_interface_mopshub' (7#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/canakari_interface_mopshub_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'osc_trim_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v:12]
	Parameter ST_IDLE bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter ST_Start_Cnt bound to: 6'b000010 
	Parameter ST_Break_Loop bound to: 6'b000011 
	Parameter ST_End_Trim_bus bound to: 6'b000100 
	Parameter ST_Check_Trim_Option bound to: 6'b000101 
	Parameter ST_Done_Trim_bus bound to: 6'b000110 
	Parameter ST_En_power1 bound to: 6'b000111 
	Parameter ST_Decide_Trim bound to: 6'b001000 
	Parameter ST_MOPS_dbg bound to: 6'b001001 
	Parameter ST_Bus_enable bound to: 6'b001010 
	Parameter ST_Bus_enable0 bound to: 6'b001011 
	Parameter Read_Resp bound to: 6'b001100 
	Parameter pass_to_elink bound to: 6'b001101 
	Parameter Wait_Resp bound to: 6'b001110 
	Parameter rst_rec_irq_can bound to: 6'b001111 
	Parameter finish_proc1 bound to: 6'b010000 
	Parameter rst_tra_irq_can bound to: 6'b010001 
	Parameter Trim_ack bound to: 6'b010010 
	Parameter Start_write_trim bound to: 6'b010011 
	Parameter pass_mes_to_can bound to: 6'b010100 
	Parameter send_ack1 bound to: 6'b010101 
	Parameter Wait_foR_sm bound to: 6'b010110 
	Parameter ST_Check_Trim_Single_Option bound to: 6'b010111 
	Parameter ST_End_Trim_Single_Bus bound to: 6'b011000 
	Parameter ST_Done_Trim_Single_Bus bound to: 6'b011001 
	Parameter ST_En_power_single bound to: 6'b011010 
	Parameter Read_Resp1 bound to: 6'b011011 
	Parameter pass_to_elink1 bound to: 6'b011100 
	Parameter Wait_Resp1 bound to: 6'b011101 
	Parameter rst_rec_irq_can1 bound to: 6'b011110 
	Parameter finish_proc2 bound to: 6'b011111 
	Parameter rst_tra_irq_can1 bound to: 6'b100000 
	Parameter Trim_ack1 bound to: 6'b100001 
	Parameter Start_write_trim1 bound to: 6'b100010 
	Parameter pass_mes_to_can1 bound to: 6'b100011 
	Parameter send_ack2 bound to: 6'b100100 
	Parameter ST_Skip_bus bound to: 6'b100101 
	Parameter ST_rst_irq_can bound to: 6'b100110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v:510]
INFO: [Synth 8-6155] done synthesizing module 'osc_trim_sm' (8#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/osc_trim_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'timeout_rst_module' [/home/dcs/git/mopshub/mopshub_lib/hdl/timeoutrst_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'timeout_rst_module' (9#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/timeoutrst_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bridge_controller' (10#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/bridge_controller_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'can' [/home/dcs/git/mopshub/mopshub_lib/hdl/can_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'can2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/can2.v:36]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'resetgen2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/resetgen2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'resetgen2' (11#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/resetgen2.v:26]
INFO: [Synth 8-6157] synthesizing module 'mac2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/mac2.v:45]
INFO: [Synth 8-6157] synthesizing module 'reset_mac2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/reset_mac2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'reset_mac2' (12#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/reset_mac2.v:29]
INFO: [Synth 8-6157] synthesizing module 'macfsm2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/macfsm2.v:38]
	Parameter sync_start bound to: 8'b00000000 
	Parameter sync_sample bound to: 8'b00000001 
	Parameter sync_sum bound to: 8'b00000010 
	Parameter sync_end bound to: 8'b00000011 
	Parameter inter_sample bound to: 8'b00000100 
	Parameter inter_check bound to: 8'b00000101 
	Parameter inter_goregtran bound to: 8'b00000110 
	Parameter inter_react bound to: 8'b00000111 
	Parameter bus_idle_chk bound to: 8'b00001000 
	Parameter bus_idle_sample bound to: 8'b00001001 
	Parameter inter_transhift bound to: 8'b00001010 
	Parameter inter_regtrancnt bound to: 8'b00001011 
	Parameter inter_preprec bound to: 8'b00001100 
	Parameter inter_incsigres bound to: 8'b00001101 
	Parameter tra_arbit_tactrsftn bound to: 8'b00001110 
	Parameter tra_arbit_tactrsftsr bound to: 8'b00001111 
	Parameter tra_arbit_tactrsfte bound to: 8'b00010000 
	Parameter tra_arbit_tactrsfter bound to: 8'b00010001 
	Parameter tra_arbit_tnactrnsft bound to: 8'b00010010 
	Parameter tra_arbit_tsftrsmpl bound to: 8'b00010011 
	Parameter tra_arbit_tnsftrsmpl bound to: 8'b00010100 
	Parameter tra_arbit_goreceive bound to: 8'b00010101 
	Parameter tra_data_activatecrc bound to: 8'b00010110 
	Parameter tra_data_activatncrc bound to: 8'b00010111 
	Parameter tra_data_shifting bound to: 8'b00011000 
	Parameter tra_data_noshift bound to: 8'b00011001 
	Parameter tra_data_lastshift bound to: 8'b00011010 
	Parameter tra_data_loadcrc bound to: 8'b00011011 
	Parameter tra_crc_activatedec bound to: 8'b00011100 
	Parameter tra_crc_activatndec bound to: 8'b00011101 
	Parameter tra_crc_shifting bound to: 8'b00011110 
	Parameter tra_crc_noshift bound to: 8'b00011111 
	Parameter tra_crc_delshft bound to: 8'b00100000 
	Parameter tra_ack_sendack bound to: 8'b00100001 
	Parameter tra_ack_shifting bound to: 8'b00100010 
	Parameter tra_ack_stopack bound to: 8'b00100011 
	Parameter tra_edof_sendrecb bound to: 8'b00100100 
	Parameter tra_edof_shifting bound to: 8'b00100101 
	Parameter rec_flglen_sample bound to: 8'b00100110 
	Parameter rec_flglen_shiftstdrtr bound to: 8'b00100111 
	Parameter rec_flglen_shiftextnor bound to: 8'b00101000 
	Parameter rec_flglen_shiftdlc64 bound to: 8'b00101001 
	Parameter rec_flglen_shiftdlc32 bound to: 8'b00101010 
	Parameter rec_flglen_shiftdlc16 bound to: 8'b00101011 
	Parameter rec_flglen_shiftdlc8 bound to: 8'b00101100 
	Parameter rec_flglen_shiftextrtr bound to: 8'b00101101 
	Parameter rec_flglen_shifting bound to: 8'b00101110 
	Parameter rec_flglen_noshift bound to: 8'b00101111 
	Parameter rec_acptdat_sample bound to: 8'b00110000 
	Parameter rec_acptdat_shifting bound to: 8'b00110001 
	Parameter rec_acptdat_noshift bound to: 8'b00110010 
	Parameter rec_crc_rescnt bound to: 8'b00110011 
	Parameter rec_crc_sample bound to: 8'b00110100 
	Parameter rec_crc_shifting bound to: 8'b00110101 
	Parameter rec_crc_noshift bound to: 8'b00110110 
	Parameter rec_ack_recdelim bound to: 8'b00110111 
	Parameter rec_ack_prepgiveack bound to: 8'b00111000 
	Parameter rec_ack_prepnoack bound to: 8'b00111001 
	Parameter rec_ack_noack bound to: 8'b00111010 
	Parameter rec_ack_giveack bound to: 8'b00111011 
	Parameter rec_ack_checkack bound to: 8'b00111100 
	Parameter rec_ack_stopack bound to: 8'b00111101 
	Parameter rec_edof_sample bound to: 8'b00111110 
	Parameter rec_edof_check bound to: 8'b00111111 
	Parameter rec_edof_endrec bound to: 8'b01000000 
	Parameter rec_flglen_setdlc bound to: 8'b01000001 
	Parameter rec_acptdat_lastshift bound to: 8'b01000010 
	Parameter over_firstdom bound to: 8'b01000011 
	Parameter over_senddomb bound to: 8'b01000100 
	Parameter over_check1 bound to: 8'b01000101 
	Parameter over_preprecb bound to: 8'b01000110 
	Parameter over_wtonrecb bound to: 8'b01000111 
	Parameter over_increccounter bound to: 8'b01001000 
	Parameter over_inctracounter bound to: 8'b01001001 
	Parameter over_check2 bound to: 8'b01001010 
	Parameter over_sendrecb bound to: 8'b01001011 
	Parameter over_check3 bound to: 8'b01001100 
	Parameter over_waitoclk bound to: 8'b01001101 
	Parameter over_prepsend bound to: 8'b01001110 
	Parameter erroractiv_firstdom bound to: 8'b01001111 
	Parameter erroractiv_inceinsrec bound to: 8'b01010000 
	Parameter erroractiv_incachtrec bound to: 8'b01010001 
	Parameter erroractiv_incachttra bound to: 8'b01010010 
	Parameter erroractiv_senddomb bound to: 8'b01010011 
	Parameter erroractiv_check1 bound to: 8'b01010100 
	Parameter erroractiv_preprecb bound to: 8'b01010101 
	Parameter erroractiv_wtonrecb bound to: 8'b01010110 
	Parameter erroractiv_dombitdct bound to: 8'b01010111 
	Parameter erroractiv_egtdombt bound to: 8'b01011000 
	Parameter erroractiv_egtdombr bound to: 8'b01011001 
	Parameter erroractiv_check2 bound to: 8'b01011010 
	Parameter erroractiv_sendrecb bound to: 8'b01011011 
	Parameter erroractiv_check3 bound to: 8'b01011100 
	Parameter erroractiv_waitoclk bound to: 8'b01011101 
	Parameter erroractiv_prepsend bound to: 8'b01011110 
	Parameter errorpassiv_firstrec bound to: 8'b01011111 
	Parameter errorpassiv_inceinsrec bound to: 8'b01100000 
	Parameter errorpassiv_incachtrec bound to: 8'b01100001 
	Parameter errorpassiv_fillpuffer bound to: 8'b01100010 
	Parameter errorpassiv_incachttra bound to: 8'b01100011 
	Parameter errorpassiv_incsrecb bound to: 8'b01100100 
	Parameter errorpassiv_zersrecbi bound to: 8'b01100101 
	Parameter errorpassiv_pufferrec bound to: 8'b01100110 
	Parameter errorpassiv_zersrecbz bound to: 8'b01100111 
	Parameter errorpassiv_zersrecbo bound to: 8'b01101000 
	Parameter errorpassiv_check1 bound to: 8'b01101001 
	Parameter errorpassiv_pufferdom bound to: 8'b01101010 
	Parameter errorpassiv_wtonrecb bound to: 8'b01101011 
	Parameter errorpassiv_dombitdct bound to: 8'b01101100 
	Parameter errorpassiv_egtdombt bound to: 8'b01101101 
	Parameter errorpassiv_pufferdomi bound to: 8'b01101110 
	Parameter errorpassiv_egtdombr bound to: 8'b01101111 
	Parameter errorpassiv_check2 bound to: 8'b01110000 
	Parameter errorpassiv_sendrecb bound to: 8'b01110001 
	Parameter errorpassiv_check3 bound to: 8'b01110010 
	Parameter errorpassiv_waitoclk bound to: 8'b01110011 
	Parameter errorpassiv_prepsend bound to: 8'b01110100 
	Parameter errorpassiv_preprecb bound to: 8'b01110101 
	Parameter errorpassiv_newcount bound to: 8'b01110110 
	Parameter errorpassiv_prepcount bound to: 8'b01110111 
	Parameter busoff_first bound to: 8'b01111000 
	Parameter busoff_sample bound to: 8'b01111001 
	Parameter busoff_setzer bound to: 8'b01111010 
	Parameter busoff_increm bound to: 8'b01111011 
	Parameter busoff_deccnt bound to: 8'b01111100 
	Parameter rec_edof_lastbit bound to: 8'b01111101 
	Parameter rec_edof_inter bound to: 8'b01111110 
	Parameter tra_edof_dectra bound to: 8'b01111111 
	Parameter inter_preprec_shifting bound to: 8'b10000000 
	Parameter inter_arbit_tsftrsmpl bound to: 8'b10000001 
INFO: [Synth 8-6155] done synthesizing module 'macfsm2' (13#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/macfsm2.v:38]
INFO: [Synth 8-6157] synthesizing module 'biterrordetect2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/biterrordetect2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'biterrordetect2' (14#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/biterrordetect2.v:27]
INFO: [Synth 8-6157] synthesizing module 'counter2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/counter2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'counter2' (15#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/counter2.v:29]
INFO: [Synth 8-6157] synthesizing module 'decapsulation2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/decapsulation2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'decapsulation2' (16#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/decapsulation2.v:28]
INFO: [Synth 8-6157] synthesizing module 'destuffing2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/destuffing2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'destuffing2' (17#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/destuffing2.v:27]
INFO: [Synth 8-6157] synthesizing module 'encapsulation2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/encapsulation2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'encapsulation2' (18#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/encapsulation2.v:26]
INFO: [Synth 8-6157] synthesizing module 'rcrc2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rcrc_top2.v:27]
INFO: [Synth 8-6157] synthesizing module 'rcrc_cell2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rcrc_cell2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rcrc_cell2' (19#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rcrc_cell2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rcrc2' (20#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rcrc_top2.v:27]
INFO: [Synth 8-6157] synthesizing module 'recmeslen2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recmeslen2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'recmeslen2' (21#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recmeslen2.v:27]
INFO: [Synth 8-6157] synthesizing module 'rshiftreg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rshift_top2.v:28]
INFO: [Synth 8-6157] synthesizing module 'rshift_cell2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rshift_cell2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rshift_cell2' (22#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rshift_cell2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'rshiftreg2' (23#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rshift_top2.v:28]
INFO: [Synth 8-6157] synthesizing module 'stuffing2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/stuffing2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'stuffing2' (24#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/stuffing2.v:32]
INFO: [Synth 8-6157] synthesizing module 'tcrc2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tcrc_top2.v:29]
INFO: [Synth 8-6157] synthesizing module 'tcrc_cell2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tcrc_cell2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tcrc_cell2' (25#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tcrc_cell2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tcrc2' (26#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tcrc_top2.v:29]
INFO: [Synth 8-6157] synthesizing module 'tshiftreg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tshift_top2.v:26]
INFO: [Synth 8-6157] synthesizing module 'tshift_cell2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tshift_cell2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tshift_cell2' (27#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tshift_cell2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tshiftreg2' (28#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tshift_top2.v:26]
INFO: [Synth 8-6157] synthesizing module 'fsm_register2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fsm_register2.v:40]
INFO: [Synth 8-6155] done synthesizing module 'fsm_register2' (29#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fsm_register2.v:40]
INFO: [Synth 8-6157] synthesizing module 'fastshift2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fastshift2.v:31]
INFO: [Synth 8-6155] done synthesizing module 'fastshift2' (30#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fastshift2.v:31]
INFO: [Synth 8-6157] synthesizing module 'meslencompare2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/meslencompare2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'meslencompare2' (31#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/meslencompare2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mac2' (32#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/mac2.v:45]
INFO: [Synth 8-6157] synthesizing module 'llc2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/llc2.v:29]
INFO: [Synth 8-6157] synthesizing module 'llc_fsm2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/llc_fsm2.v:30]
	Parameter waitoact bound to: 4'b0000 
	Parameter tradrvdat bound to: 4'b0001 
	Parameter traruncap bound to: 4'b0010 
	Parameter tralodsft bound to: 4'b0011 
	Parameter trawtosuc bound to: 4'b0100 
	Parameter trasetvall bound to: 4'b0101 
	Parameter trareset bound to: 4'b0110 
	Parameter trasetvalh bound to: 4'b0111 
	Parameter recwrtmesll bound to: 4'b1000 
	Parameter recwrtmeslh bound to: 4'b1001 
	Parameter recwrtmeshl bound to: 4'b1010 
	Parameter recwrtmeshh bound to: 4'b1011 
	Parameter resetste bound to: 4'b1100 
INFO: [Synth 8-6155] done synthesizing module 'llc_fsm2' (33#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/llc_fsm2.v:30]
INFO: [Synth 8-6157] synthesizing module 'equal_id2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/equal_id2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'equal_id2' (34#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/equal_id2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'llc2' (35#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/llc2.v:29]
INFO: [Synth 8-6157] synthesizing module 'bittiming2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/bittiming2.v:41]
INFO: [Synth 8-6157] synthesizing module 'Control_Sys' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Control_Sys.v:1]
INFO: [Synth 8-6157] synthesizing module 'PID_Regler' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/PID_Regler.v:11]
INFO: [Synth 8-6157] synthesizing module 'Ftrim_En' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Ftrim_En.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Ftrim_En' (36#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Ftrim_En.v:4]
INFO: [Synth 8-6157] synthesizing module 'Diff' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Diff.v:3]
	Parameter Width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Diff' (37#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Diff.v:3]
INFO: [Synth 8-6157] synthesizing module 'Multi' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Multi.v:4]
	Parameter WidthA bound to: 8 - type: integer 
	Parameter WidthB bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multi' (38#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Multi.v:4]
INFO: [Synth 8-6157] synthesizing module 'Multi_i' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Multi_i.v:10]
	Parameter WidthA bound to: 9 - type: integer 
	Parameter WidthB bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multi_i' (39#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Multi_i.v:10]
INFO: [Synth 8-6157] synthesizing module 'Accumulator' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Accumulator.v:4]
	Parameter WidthA bound to: 8 - type: integer 
	Parameter WidthAcc bound to: 9 - type: integer 
	Parameter Max bound to: 255 - type: integer 
	Parameter Min bound to: -256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Accumulator' (40#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Accumulator.v:4]
INFO: [Synth 8-6157] synthesizing module 'Add_PID' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Add_PID.v:4]
	Parameter WidthA bound to: 16 - type: integer 
	Parameter WidthB bound to: 17 - type: integer 
	Parameter WidthC bound to: 16 - type: integer 
	Parameter WidthD bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Add_PID' (41#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Add_PID.v:4]
INFO: [Synth 8-6157] synthesizing module 'Output_Scaling' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Output_Scaling.v:4]
	Parameter WidthA bound to: 18 - type: integer 
	Parameter WidthB bound to: 6 - type: integer 
	Parameter Max bound to: 63 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Output_Scaling' (42#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Output_Scaling.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PID_Regler' (43#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/PID_Regler.v:11]
INFO: [Synth 8-6157] synthesizing module 'CLK_Counter' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/CLK_Counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CLK_Counter' (44#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/CLK_Counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'Control_FSM' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Control_FSM.v:4]
	Parameter Normal bound to: 3'b000 
	Parameter ResetZ bound to: 3'b001 
	Parameter NegPhasFehler bound to: 3'b010 
	Parameter PosPhasFehler bound to: 3'b011 
	Parameter Synchronisation bound to: 3'b100 
	Parameter Idle bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'Control_FSM' (45#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Control_FSM.v:4]
INFO: [Synth 8-6157] synthesizing module 'Phasenfehler_Reg' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Phasenfehler_Reg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Phasenfehler_Reg' (46#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Phasenfehler_Reg.v:4]
INFO: [Synth 8-6157] synthesizing module 'ready_counter' [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/ready_counter.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ready_counter' (47#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/ready_counter.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Control_Sys' (48#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/ftrim/hdl/Control_Sys.v:1]
INFO: [Synth 8-6157] synthesizing module 'bittime2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/bittime2.v:28]
	Parameter normal bound to: 4'b0000 
	Parameter hardset bound to: 4'b0001 
	Parameter stretchok bound to: 4'b0010 
	Parameter stretchnok bound to: 4'b0011 
	Parameter slimok bound to: 4'b0100 
	Parameter slimnok bound to: 4'b0101 
	Parameter sndprescnt bound to: 4'b0110 
	Parameter samplepoint bound to: 4'b0111 
	Parameter resetstate bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'bittime2' (49#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/bittime2.v:28]
INFO: [Synth 8-6157] synthesizing module 'sum2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/sum2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'sum2' (50#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/sum2.v:25]
INFO: [Synth 8-6157] synthesizing module 'timecount2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/timecount2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'timecount2' (51#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/timecount2.v:25]
INFO: [Synth 8-6157] synthesizing module 'edgepuffer2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/edgepuffer2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'edgepuffer2' (52#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/edgepuffer2.v:27]
INFO: [Synth 8-6157] synthesizing module 'smpldbit_reg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/smpldbit_reg2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'smpldbit_reg2' (53#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/smpldbit_reg2.v:27]
INFO: [Synth 8-6157] synthesizing module 'tseg_reg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tseg_reg2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tseg_reg2' (54#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tseg_reg2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bittiming2' (55#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/bittiming2.v:41]
INFO: [Synth 8-6157] synthesizing module 'fce2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fce2.v:32]
INFO: [Synth 8-6157] synthesizing module 'faultfsm2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/faultfsm2.v:27]
	Parameter erroractiv bound to: 3'b000 
	Parameter errorpassiv bound to: 3'b001 
	Parameter busof bound to: 3'b010 
	Parameter resetstate bound to: 3'b011 
	Parameter warning bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'faultfsm2' (56#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/faultfsm2.v:27]
INFO: [Synth 8-6157] synthesizing module 'rec2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rec2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'rec2' (57#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/rec2.v:28]
INFO: [Synth 8-6157] synthesizing module 'tec2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tec2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'tec2' (58#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/tec2.v:27]
INFO: [Synth 8-6157] synthesizing module 'erbcount2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/erbcount2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'erbcount2' (59#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/erbcount2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'fce2' (60#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/fce2.v:32]
INFO: [Synth 8-6157] synthesizing module 'interruptunit2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/interruptunit2.v:26]
	Parameter waitoact bound to: 2'b00 
	Parameter recind bound to: 2'b01 
	Parameter traind bound to: 2'b10 
	Parameter statind bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/interruptunit2.v:66]
INFO: [Synth 8-6155] done synthesizing module 'interruptunit2' (61#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/interruptunit2.v:26]
INFO: [Synth 8-6157] synthesizing module 'iocpu2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/iocpuavalon2.v:49]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'multiplexer2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/multiplexeravalon2.v:31]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6157] synthesizing module 'read_mux2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/read_mux2.v:29]
	Parameter system_id bound to: 16'b1100101000000101 
INFO: [Synth 8-6155] done synthesizing module 'read_mux2' (62#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/read_mux2.v:29]
INFO: [Synth 8-6157] synthesizing module 'write_demux2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/write_demux2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'write_demux2' (63#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/write_demux2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'multiplexer2' (64#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/multiplexeravalon2.v:31]
INFO: [Synth 8-6157] synthesizing module 'generalregister2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/generalregister2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'generalregister2' (65#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/generalregister2.v:25]
INFO: [Synth 8-6157] synthesizing module 'recmescontrolreg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recmescontrolreg2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'recmescontrolreg2' (66#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recmescontrolreg2.v:27]
INFO: [Synth 8-6157] synthesizing module 'recarbitreg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recarbitreg2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'recarbitreg2' (67#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recarbitreg2.v:25]
INFO: [Synth 8-6157] synthesizing module 'accmaskreg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/accmaskreg2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'accmaskreg2' (68#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/accmaskreg2.v:25]
INFO: [Synth 8-6157] synthesizing module 'interrupregister2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/interruptregister2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'interrupregister2' (69#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/interruptregister2.v:26]
INFO: [Synth 8-6157] synthesizing module 'prescalereg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/prescalereg2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'prescalereg2' (70#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/prescalereg2.v:25]
INFO: [Synth 8-6157] synthesizing module 'recregister2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recregister2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'recregister2' (71#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/recregister2.v:25]
INFO: [Synth 8-6157] synthesizing module 'transmesconreg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/transmesconreg2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'transmesconreg2' (72#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/transmesconreg2.v:25]
INFO: [Synth 8-6157] synthesizing module 'transmitreg2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/transmitreg2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'transmitreg2' (73#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/transmitreg2.v:25]
INFO: [Synth 8-6155] done synthesizing module 'iocpu2' (74#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/iocpuavalon2.v:49]
INFO: [Synth 8-6157] synthesizing module 'prescale2' [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/prescale2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'prescale2' (75#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/prescale2.v:26]
INFO: [Synth 8-6155] done synthesizing module 'can2' (76#1) [/home/dcs/git/mopshub/CANAkari/MOPSv2/canakari/hdl/can2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'can' (77#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/can_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'counter_enable' [/home/dcs/git/mopshub/mopshub_lib/hdl/counter_enable.v:13]
INFO: [Synth 8-6155] done synthesizing module 'counter_enable' (78#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/counter_enable.v:13]
INFO: [Synth 8-6157] synthesizing module 'debug_uart_core' [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_core_struct.v:13]
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debug_uart_receiver' [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v:25]
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'debug_uart_receiver' (79#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_receiver.v:25]
INFO: [Synth 8-6157] synthesizing module 'debug_uart_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v:12]
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_SEL_SM bound to: 3'b001 
	Parameter ST_write_fifo bound to: 3'b010 
	Parameter ST_read_fifo bound to: 3'b011 
	Parameter ST_write_uart bound to: 3'b100 
	Parameter ST_write_done bound to: 3'b101 
	Parameter ST_wait bound to: 3'b110 
	Parameter ST_rst_uart bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v:66]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v:128]
INFO: [Synth 8-6155] done synthesizing module 'debug_uart_sm' (80#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'debug_uart_transmitter' [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_transmitter.v:30]
	Parameter CLKS_PER_BIT bound to: 100 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'debug_uart_transmitter' (81#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_transmitter.v:30]
INFO: [Synth 8-6157] synthesizing module 'fifo_async' [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_async.v:6]
	Parameter DSIZE bound to: 8 - type: integer 
	Parameter ASIZE bound to: 5 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
INFO: [Synth 8-6157] synthesizing module 'fifo_sync_r2w' [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_r2w.v:7]
	Parameter ASIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync_r2w' (82#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_r2w.v:7]
INFO: [Synth 8-6157] synthesizing module 'fifo_sync_w2r' [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_w2r.v:7]
	Parameter ASIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_sync_w2r' (83#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_sync_w2r.v:7]
INFO: [Synth 8-6157] synthesizing module 'fifo_wptr_full' [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_wptr_full.v:7]
	Parameter ADDRSIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_wptr_full' (84#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_wptr_full.v:7]
INFO: [Synth 8-6157] synthesizing module 'fifo_mem' [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_mem.v:7]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 5 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_mem' (85#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_mem.v:7]
INFO: [Synth 8-6157] synthesizing module 'fifo_rptr_empty' [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_rptr_empty.v:7]
	Parameter ADDRSIZE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_rptr_empty' (86#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_rptr_empty.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fifo_async' (87#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_async.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux8_1_8bit' [/home/dcs/git/mopshub/mopshub_lib/hdl/mux8_1_8bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mux8_1_8bit' (88#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/mux8_1_8bit.v:13]
INFO: [Synth 8-6155] done synthesizing module 'debug_uart_core' (89#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/debug_uart_core_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'elink_core' [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_core_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'buffer_rec_elink' [/home/dcs/git/mopshub/mopshub_lib/hdl/rec_elink_buf.v:14]
INFO: [Synth 8-6155] done synthesizing module 'buffer_rec_elink' (90#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/rec_elink_buf.v:14]
INFO: [Synth 8-6157] synthesizing module 'buffer_tra_elink' [/home/dcs/git/mopshub/mopshub_lib/hdl/tra_elink_buf.v:13]
INFO: [Synth 8-6155] done synthesizing module 'buffer_tra_elink' (91#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/tra_elink_buf.v:13]
INFO: [Synth 8-6157] synthesizing module 'buffer_tristate_elink' [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_elink.v:3]
INFO: [Synth 8-6155] done synthesizing module 'buffer_tristate_elink' (92#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/buffer_tristate_elink.v:3]
INFO: [Synth 8-6157] synthesizing module 'elink_interface_rec_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_rec_sm_fsm.v:12]
	Parameter ST_IDLE bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter store_RB2 bound to: 6'b000010 
	Parameter store_RB3 bound to: 6'b000011 
	Parameter store_RB4 bound to: 6'b000100 
	Parameter store_RB0 bound to: 6'b000101 
	Parameter RB1 bound to: 6'b000110 
	Parameter store_RB5 bound to: 6'b000111 
	Parameter store_RB6 bound to: 6'b001000 
	Parameter store_RB7 bound to: 6'b001001 
	Parameter store_RB8 bound to: 6'b001010 
	Parameter store_RB9 bound to: 6'b001011 
	Parameter ST_wait_eop bound to: 6'b001100 
	Parameter ST_end_read_en bound to: 6'b001101 
	Parameter ST_Wait bound to: 6'b001110 
	Parameter ST_en_buffer bound to: 6'b001111 
	Parameter ST_wait_sop bound to: 6'b010000 
	Parameter RB0 bound to: 6'b010001 
	Parameter store_SPI0 bound to: 6'b010010 
	Parameter store_SPI1 bound to: 6'b010011 
	Parameter store_SPI2 bound to: 6'b010100 
	Parameter ST_end_read_en1 bound to: 6'b010101 
	Parameter ST_en_buffer1 bound to: 6'b010110 
	Parameter ST_GOToWait1 bound to: 6'b010111 
	Parameter store_SPI3 bound to: 6'b011000 
	Parameter ST_wait_eop1 bound to: 6'b011001 
	Parameter store_SPI4 bound to: 6'b011010 
	Parameter store_SPI5 bound to: 6'b011011 
	Parameter store_SPI6 bound to: 6'b011100 
	Parameter ST_end_read_en4 bound to: 6'b011101 
	Parameter ST_en_buffer4 bound to: 6'b011110 
	Parameter ST_GOToWait4 bound to: 6'b011111 
	Parameter store_SPI7 bound to: 6'b100000 
	Parameter ST_wait_eop4 bound to: 6'b100001 
	Parameter ST_eth_buffer bound to: 6'b100010 
	Parameter wait_irq bound to: 6'b100011 
	Parameter irq_eth bound to: 6'b100100 
	Parameter store_RB20 bound to: 6'b100101 
	Parameter store_RB21 bound to: 6'b100110 
	Parameter store_RB22 bound to: 6'b100111 
	Parameter store_RB23 bound to: 6'b101000 
	Parameter store_RB24 bound to: 6'b101001 
	Parameter store_RB25 bound to: 6'b101010 
	Parameter ST_endwait bound to: 6'b101011 
	Parameter store_SPI8 bound to: 6'b101100 
	Parameter store_SPI9 bound to: 6'b101101 
	Parameter store_SPI10 bound to: 6'b101110 
	Parameter ST_end_read_en5 bound to: 6'b101111 
	Parameter ST_en_buffer5 bound to: 6'b110000 
	Parameter ST_GOToWait5 bound to: 6'b110001 
	Parameter store_SPI11 bound to: 6'b110010 
	Parameter ST_wait_eop5 bound to: 6'b110011 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_rec_sm_fsm.v:445]
INFO: [Synth 8-6155] done synthesizing module 'elink_interface_rec_sm' (93#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_rec_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'elink_interface_tra_sm' [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v:12]
	Parameter ST_IDLE bound to: 6'b000000 
	Parameter ST_reset bound to: 6'b000001 
	Parameter store_WB0 bound to: 6'b000010 
	Parameter ST_wait_can_rq bound to: 6'b000011 
	Parameter store_SOP bound to: 6'b000100 
	Parameter store_Eop bound to: 6'b000101 
	Parameter WB0 bound to: 6'b000110 
	Parameter W_SOP bound to: 6'b000111 
	Parameter W_Eop bound to: 6'b001000 
	Parameter store_SPI0 bound to: 6'b001001 
	Parameter ST_wait_can_rq_SPI bound to: 6'b001010 
	Parameter store_SOP_SPI bound to: 6'b001011 
	Parameter store_Eop_spi bound to: 6'b001100 
	Parameter w_SPI0 bound to: 6'b001101 
	Parameter W_SOP_SPI bound to: 6'b001110 
	Parameter W_Eop_spi bound to: 6'b001111 
	Parameter ST_end_write_en_DBG bound to: 6'b010000 
	Parameter store_WB0_DBG bound to: 6'b010001 
	Parameter ST_wait_can_rq_DBG bound to: 6'b010010 
	Parameter st_write_data_DBG bound to: 6'b010011 
	Parameter store_SOP_DBG bound to: 6'b010100 
	Parameter Store_Eop_DBG bound to: 6'b010101 
	Parameter WB0_DBG bound to: 6'b010110 
	Parameter W_SOP_DBG bound to: 6'b010111 
	Parameter W_Eop_DBG bound to: 6'b011000 
	Parameter Store_Comma_DBG bound to: 6'b011001 
	Parameter store_WB0_rst bound to: 6'b011010 
	Parameter store_SOP_rst bound to: 6'b011011 
	Parameter store_Eop_rst bound to: 6'b011100 
	Parameter WB0_rst bound to: 6'b011101 
	Parameter W_SOP_rst bound to: 6'b011110 
	Parameter W_Eop_rst bound to: 6'b011111 
	Parameter ST_endwait bound to: 6'b100000 
	Parameter W_Comma_DBG bound to: 6'b100001 
	Parameter end_Write_rst1 bound to: 6'b100010 
	Parameter end_Write_rst bound to: 6'b100011 
	Parameter end_Write_rst2 bound to: 6'b100100 
	Parameter ST_wait_rq_rst bound to: 6'b100101 
	Parameter store_Comma_rst1 bound to: 6'b100110 
	Parameter W_Comma_rst2 bound to: 6'b100111 
	Parameter store_Comma_rst2 bound to: 6'b101000 
	Parameter W_Comma_rst3 bound to: 6'b101001 
	Parameter W_Comma_rst1 bound to: 6'b101010 
	Parameter store_Comma_rst bound to: 6'b101011 
	Parameter store_Comma_rst4 bound to: 6'b101100 
	Parameter W_Comma_rst5 bound to: 6'b101101 
	Parameter store_Comma_rst3 bound to: 6'b101110 
	Parameter W_Comma_rst4 bound to: 6'b101111 
	Parameter store_Comma_rst5 bound to: 6'b110000 
	Parameter W_Comma_rst6 bound to: 6'b110001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v:595]
INFO: [Synth 8-6155] done synthesizing module 'elink_interface_tra_sm' (94#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_interface_tra_sm_fsm.v:12]
INFO: [Synth 8-6157] synthesizing module 'elink_receiver' [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_receiver_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'elink_proc_in_dec8b10b' [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_in_dec8b10b_struct.v:13]
INFO: [Synth 8-6157] synthesizing module 'bitstream_shift_register' [/home/dcs/git/mopshub/mopshub_lib/hdl/bitstream_shift_register.v:16]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bitstream_shift_register' (95#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/bitstream_shift_register.v:16]
INFO: [Synth 8-6155] done synthesizing module 'dec_8b10b_mopshub' (96#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/dec_8b10b_mopshub.v:15]
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_lib/hdl/sync_detector_struct.v:157]
INFO: [Synth 8-6155] done synthesizing module 'sync_detector' (97#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/sync_detector_struct.v:13]
INFO: [Synth 8-6155] done synthesizing module 'elink_proc_in_dec8b10b' (98#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_proc_in_dec8b10b_struct.v:13]
	Parameter DSIZE bound to: 10 - type: integer 
	Parameter ASIZE bound to: 5 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DATASIZE bound to: 10 - type: integer 
	Parameter ADDRSIZE bound to: 5 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_mem__parameterized0' (98#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_mem.v:7]
INFO: [Synth 8-6155] done synthesizing module 'fifo_async__parameterized0' (98#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/fifo_async.v:6]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/mopshub_lib/hdl/mux8_Nbit.v:39]
	Parameter Kchar_eop bound to: 8'b11011100 
	Parameter Kchar_sop bound to: 8'b00111100 
	Parameter Kchar_comma bound to: 8'b10111100 
	Parameter ST_Reset bound to: 6'b000000 
	Parameter ST_WAIT bound to: 6'b000001 
	Parameter ST_Done_Wait bound to: 6'b000010 
	Parameter ST_Loop_cnt bound to: 6'b000011 
	Parameter ST_Rst_Cnt2 bound to: 6'b000100 
	Parameter ST_counter_Wait1 bound to: 6'b000101 
	Parameter ST_En_Buffer1 bound to: 6'b000110 
	Parameter ST_End_Read1 bound to: 6'b000111 
	Parameter ST_Bus_cnt2 bound to: 6'b001000 
	Parameter ST_start_test bound to: 6'b001001 
	Parameter ST_End_Read2 bound to: 6'b001010 
	Parameter choose_test bound to: 6'b001011 
	Parameter ST_Done_Wait1 bound to: 6'b001100 
	Parameter s1 bound to: 6'b001101 
	Parameter ST_SOP bound to: 6'b001110 
	Parameter ST_EOP1 bound to: 6'b001111 
	Parameter ST_Set_DATA1 bound to: 6'b010000 
	Parameter ST_DATA1 bound to: 6'b010001 
	Parameter ST_DATA3 bound to: 6'b010010 
	Parameter ST_Set_DATA3 bound to: 6'b010011 
	Parameter ST_Set_DATA2 bound to: 6'b010100 
	Parameter ST_DATA2 bound to: 6'b010101 
	Parameter ST_Set_DATA4 bound to: 6'b010110 
	Parameter ST_Set_DATA5 bound to: 6'b010111 
	Parameter ST_irq_sig bound to: 6'b011000 
	Parameter ST_DATA4 bound to: 6'b011001 
	Parameter ST_DATA5 bound to: 6'b011010 
	Parameter ST_EOP bound to: 6'b011011 
	Parameter ST_Set_DATA6 bound to: 6'b011100 
	Parameter ST_SET_EOP bound to: 6'b011101 
	Parameter ST_DATA8 bound to: 6'b011110 
	Parameter ST_DATA6 bound to: 6'b011111 
	Parameter ST_Set_DATA7 bound to: 6'b100000 
	Parameter ST_DATA7 bound to: 6'b100001 
	Parameter ST_Set_DATA8 bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/elink_data_gen_sm_fsm.v:337]
INFO: [Synth 8-638] synthesizing module 'ethernet_emac_wrapper' [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_emac_wrapper_entity.vhd:41]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0' declared at '/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v:67' bound to instance 'mac' of component 'tri_mode_ethernet_mac_0' [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_emac_wrapper_entity.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'ethernet_emac_wrapper' (137#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_emac_wrapper_entity.vhd:41]
INFO: [Synth 8-638] synthesizing module 'ethernet_ipbus' [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_ipbus_entity.vhd:72]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'ibuf' to cell 'IBUFDS' [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_ipbus_entity.vhd:84]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_ipbus_entity.vhd:91]
INFO: [Synth 8-638] synthesizing module 'clocks_us_serdes' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_us_serdes.vhd:67]
	Parameter CLK_FR_FREQ bound to: 125.000000 - type: double 
	Parameter CLK_VCO_FREQ bound to: 1000.000000 - type: double 
	Parameter CLK_AUX_FREQ bound to: 40.000000 - type: double 
INFO: [Synth 8-113] binding component instance 'bufgipb' to cell 'BUFG' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_us_serdes.vhd:80]
INFO: [Synth 8-113] binding component instance 'bufgaux' to cell 'BUFG' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_us_serdes.vhd:87]
INFO: [Synth 8-113] binding component instance 'bufg200' to cell 'BUFG' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_us_serdes.vhd:94]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'mmcm' to cell 'MMCME3_BASE' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_us_serdes.vhd:99]
INFO: [Synth 8-638] synthesizing module 'ipbus_clock_div' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:51]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-113] binding component instance 'reset_gen' to cell 'SRL16' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ipbus_clock_div' (138#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/ipbus_clock_div.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'clocks_us_serdes' (139#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/clocks/clocks_us_serdes.vhd:67]
INFO: [Synth 8-638] synthesizing module 'led_stretcher' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/led_stretcher.vhd:51]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'led_stretcher' (140#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/led_stretcher.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrl' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd:95]
	Parameter MAC_CFG bound to: 1'b0 
	Parameter IP_CFG bound to: 1'b0 
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter DHCP_RARP bound to: 1'b0 
	Parameter N_OOB bound to: 0 - type: integer 
WARNING: [Synth 8-506] null port 'oob_in' ignored [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd:89]
WARNING: [Synth 8-506] null port 'oob_out' ignored [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd:90]
INFO: [Synth 8-638] synthesizing module 'UDP_if' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_if_flat.vhd:93]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter INTERNALWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter DHCP_RARP bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'udp_ipam_block' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_ipam_block.vhd:60]
	Parameter DHCP_RARP bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'udp_ipam_block' (141#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_ipam_block.vhd:60]
INFO: [Synth 8-638] synthesizing module 'udp_build_arp' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_arp.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'udp_build_arp' (142#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_arp.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_build_ping' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_ping.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'udp_build_ping' (143#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_ping.vhd:57]
INFO: [Synth 8-638] synthesizing module 'udp_ipaddr_ipam' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_ipaddr_ipam.vhd:62]
	Parameter DHCP_RARP bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'udp_ipaddr_ipam' (144#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_ipaddr_ipam.vhd:62]
INFO: [Synth 8-638] synthesizing module 'udp_build_payload' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_payload.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'udp_build_payload' (145#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_payload.vhd:59]
INFO: [Synth 8-638] synthesizing module 'udp_build_resend' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_build_resend' (146#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_resend.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_build_status' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_status.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'udp_build_status' (147#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_build_status.vhd:54]
INFO: [Synth 8-638] synthesizing module 'udp_status_buffer' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_status_buffer.vhd:75]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_status_buffer' (148#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_status_buffer.vhd:75]
INFO: [Synth 8-638] synthesizing module 'udp_byte_sum' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'udp_byte_sum' (149#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_byte_sum.vhd:51]
INFO: [Synth 8-638] synthesizing module 'udp_do_rx_reset' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_do_rx_reset.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'udp_do_rx_reset' (150#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_do_rx_reset.vhd:46]
INFO: [Synth 8-638] synthesizing module 'udp_packet_parser' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_packet_parser.vhd:64]
	Parameter SECONDARYPORT bound to: 1'b0 
	Parameter DHCP_RARP bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'udp_packet_parser' (151#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_packet_parser.vhd:64]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_mux' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_mux.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_mux' (152#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_mux.vhd:82]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram.vhd:48]
	Parameter BUFWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM' (153#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector' (154#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_rxram_shim' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_shim.vhd:56]
	Parameter BUFWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_rxram_shim' (155#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxram_shim.vhd:56]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_rx' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_rx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_rx.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_rx' (156#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_rx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_buffer_selector__parameterized0' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_buffer_selector__parameterized0' (156#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_buffer_selector.vhd:58]
INFO: [Synth 8-638] synthesizing module 'udp_rxtransactor_if' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'udp_rxtransactor_if' (157#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_rxtransactor_if_simple.vhd:49]
INFO: [Synth 8-638] synthesizing module 'udp_DualPortRAM_tx' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_tx.vhd:48]
	Parameter BUFWIDTH bound to: 4 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_tx.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'udp_DualPortRAM_tx' (158#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_dualportram_tx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'udp_tx_mux' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_tx_mux.vhd:78]
	Parameter INTERNAL_ONLY bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'udp_tx_mux' (159#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_tx_mux.vhd:78]
INFO: [Synth 8-638] synthesizing module 'udp_txtransactor_if' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_txtransactor_if' (160#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_txtransactor_if_simple.vhd:61]
INFO: [Synth 8-638] synthesizing module 'udp_clock_crossing_if' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_clock_crossing_if.vhd:69]
	Parameter BUFWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp_clock_crossing_if' (161#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_clock_crossing_if.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'UDP_if' (162#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_transport_udp/firmware/hdl/udp_if_flat.vhd:93]
INFO: [Synth 8-638] synthesizing module 'transactor' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-638] synthesizing module 'transactor_if' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'transactor_if' (163#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_if.vhd:57]
INFO: [Synth 8-638] synthesizing module 'transactor_sm' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'transactor_sm' (164#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_sm.vhd:65]
INFO: [Synth 8-638] synthesizing module 'transactor_cfg' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor_cfg' (165#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor_cfg.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'transactor' (166#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/transactor.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrl' (167#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_util/firmware/hdl/masters/ipbus_ctrl.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ethernet_payload' [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_payload_entity.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ipbus_fabric_sel' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:59]
	Parameter NSLV bound to: 3 - type: integer 
	Parameter STROBE_GAP bound to: 0 - type: bool 
	Parameter SEL_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_fabric_sel' (168#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_core/firmware/hdl/ipbus_fabric_sel.vhd:59]
INFO: [Synth 8-638] synthesizing module 'ipbus_ctrlreg_v' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:68]
	Parameter N_CTRL bound to: 1 - type: integer 
	Parameter N_STAT bound to: 1 - type: integer 
	Parameter SWAP_ORDER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'ipbus_ctrlreg_v' (169#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_ctrlreg_v.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ipbus_reg_v' [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd:55]
	Parameter N_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ipbus_reg_v' (170#1) [/home/dcs/git/mopshub/ipbus-firmware/components/ipbus_slaves/firmware/hdl/ipbus_reg_v.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ethernet_SM' [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_SM_entity.vhd:26]
	Parameter N_REG bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ethernet_SM' (171#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_SM_entity.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ethernet_payload' (172#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_payload_entity.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ethernet_ipbus' (173#1) [/home/dcs/git/mopshub/mopshub_lib/hdl/ethernet_ipbus_entity.vhd:72]
	Parameter DSIZE bound to: 76 - type: integer 
	Parameter ASIZE bound to: 15 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter ASIZE bound to: 15 - type: integer 
	Parameter ASIZE bound to: 15 - type: integer 
	Parameter ADDRSIZE bound to: 15 - type: integer 
	Parameter DATASIZE bound to: 76 - type: integer 
	Parameter ADDRSIZE bound to: 15 - type: integer 
	Parameter FALLTHROUGH bound to: False - type: string 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter ADDRSIZE bound to: 15 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter IS_CB_INVERTED bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SRVAL bound to: 1'b0 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter ST_RESET bound to: 2'b00 
	Parameter ST_WAIT_0 bound to: 2'b01 
	Parameter ST_WAIT_1 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dcs/git/mopshub/mopshub_lib/hdl/top_led_enable_sm_fsm.v:98]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 3102.938 ; gain = 261.234 ; free physical = 7575 ; free virtual = 18336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3105.902 ; gain = 264.199 ; free physical = 7574 ; free virtual = 18335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3105.902 ; gain = 264.199 ; free physical = 7574 ; free virtual = 18335
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3117.871 ; gain = 0.000 ; free physical = 7437 ; free virtual = 18199
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mopshub_readout_bd_mopshub_readout_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mopshub_readout_bd_mopshub_readout_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mopshub_readout_bd_mopshub_readout_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mopshub_readout_bd_mopshub_readout_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports clk125]'. [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:5]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:5]
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_readout/ip_repo/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3606.672 ; gain = 0.000 ; free physical = 4654 ; free virtual = 15443
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  BUFG => BUFGCE: 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCME3_BASE => MMCME4_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  ODDRE1 => OSERDESE3: 1 instance 
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3609.637 ; gain = 2.965 ; free physical = 4645 ; free virtual = 15434
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:21 . Memory (MB): peak = 3609.637 ; gain = 767.934 ; free physical = 3535 ; free virtual = 14318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:21 . Memory (MB): peak = 3609.637 ; gain = 767.934 ; free physical = 3525 ; free virtual = 14308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/ethernet_core0/ethernet_emac_wrapper0/mac/inst. (constraint file  /home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/dont_touch.xdc, line 11).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ethernet_core0/ethernet_emac_wrapper0/mac. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:21 . Memory (MB): peak = 3609.637 ; gain = 767.934 ; free physical = 3520 ; free virtual = 14303
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'can_interface_sm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'macfsm2'
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'llc_fsm2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Control_FSM'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'bittime2'
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'faultfsm2'
INFO: [Synth 8-802] inferred FSM for state register 'CURRENT_STATE_reg' in module 'interruptunit2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'debug_uart_sm'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'debug_uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'elink_data_gen_sm'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_17_tx_axi_intf'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_17_rx_axi_intf'
INFO: [Synth 8-802] inferred FSM for state register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_17_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'tri_mode_ethernet_mac_v9_0_17_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_17_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_if'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transactor_sm'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'top_led_enable_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_reset |                          0000000 |                          0000001
                 ST_IDLE |                          0000001 |                          0000000
             ST_general1 |                          0000010 |                          0011011
          ST_general1_cs |                          0000011 |                          0111000
               ST_rstirq |                          0000100 |                          0011010
            ST_rstirq_cs |                          0000101 |                          0111001
               Wait_bits |                          0000110 |                          0110000
                    idr1 |                          0000111 |                          0001111
              store_idr1 |                          0001000 |                          0001110
                     RB1 |                          0001001 |                          0001100
               store_RB1 |                          0001010 |                          0001101
                     RB2 |                          0001011 |                          0010000
               store_RB2 |                          0001100 |                          0010001
                     RB3 |                          0001101 |                          0010010
               store_RB3 |                          0001110 |                          0010100
                     RB4 |                          0001111 |                          0010011
               store_RB4 |                          0010000 |                          0010110
              end_readst |                          0010001 |                          0010101
           ST_start_init |                          0010010 |                          0001010
             ST_wait_can |                          0010011 |                          0001011
            ST_prescalar |                          0010100 |                          0000010
           ST_prescal_CS |                          0010101 |                          0110001
              ST_general |                          0010110 |                          0000011
           ST_general_cs |                          0010111 |                          0110010
                ST_encom |                          0011000 |                          0000100
             ST_encom_cs |                          0011001 |                          0110011
                 ST_idr3 |                          0011010 |                          0110100
              ST_idr3_cs |                          0011011 |                          0000111
                 ST_idr4 |                          0011100 |                          0110101
             ST_idr41_cs |                          0011101 |                          0001000
              ST_accmask |                          0011110 |                          0110110
           ST_accmask_cs |                          0011111 |                          0000101
            ST_accmaskcs |                          0100000 |                          0110111
                accmask1 |                          0100001 |                          0000110
              ST_endinit |                          0100010 |                          0001001
            ST_start_cnt |                          0100011 |                          0100001
             Set_bus_Id2 |                          0100100 |                          0101111
                 set_gen |                          0100101 |                          0011001
                set_gen1 |                          0100110 |                          0111010
                 set_id1 |                          0100111 |                          0101011
                 set_id2 |                          0101000 |                          0111011
                  set_d8 |                          0101001 |                          1000000
                  set_d1 |                          0101010 |                          0011000
                  set_d2 |                          0101011 |                          0101110
                  set_d7 |                          0101100 |                          0111111
                  set_d6 |                          0101101 |                          0111110
                  set_d3 |                          0101110 |                          0010111
                  set_d5 |                          0101111 |                          0111101
                  set_d4 |                          0110000 |                          0101101
                 set_tc1 |                          0110001 |                          0111100
                  set_tc |                          0110010 |                          0101100
            ST_general_n |                          0110011 |                          1000001
         ST_general_cs_n |                          0110100 |                          0011101
             ST_rstirq_n |                          0110101 |                          0011100
          ST_rstirq_cs_n |                          0110110 |                          1000010
             ST_loop_rst |                          0110111 |                          0100000
           ST_countrst_n |                          0111000 |                          0011111
                ST_start |                          0111001 |                          0011110
           ST_start_trim |                          0111010 |                          0100011
            ST_general_t |                          0111011 |                          0100100
         ST_general_cs_t |                          0111100 |                          1000011
                 ST_id_t |                          0111101 |                          0100101
              ST_id_cs_t |                          0111110 |                          1000100
              ST_data1_t |                          0111111 |                          0100110
           ST_data1_cs_t |                          1000000 |                          1000101
              ST_data2_t |                          1000001 |                          0100111
                     d10 |                          1000010 |                          1000110
                      d7 |                          1000011 |                          0101000
                     d11 |                          1000100 |                          1000111
                      d8 |                          1000101 |                          0101001
                     d12 |                          1000110 |                          1001000
                     tc1 |                          1000111 |                          0101010
                     tc2 |                          1001000 |                          1001001
          ST_finish_trim |                          1001001 |                          0100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'can_interface_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              sync_start |                         00000000 |                         00000000
             sync_sample |                         00000001 |                         00000001
                sync_sum |                         00000010 |                         00000010
                sync_end |                         00000011 |                         00000011
         bus_idle_sample |                         00000100 |                         00001001
         inter_goregtran |                         00000101 |                         00000110
        inter_regtrancnt |                         00000110 |                         00001011
   inter_arbit_tsftrsmpl |                         00000111 |                         10000001
     tra_arbit_tactrsftn |                         00001000 |                         00001110
    tra_arbit_tnsftrsmpl |                         00001001 |                         00010100
    tra_arbit_tnactrnsft |                         00001010 |                         00010010
     tra_arbit_tsftrsmpl |                         00001011 |                         00010011
    tra_arbit_tactrsftsr |                         00001100 |                         00001111
     tra_arbit_tactrsfte |                         00001101 |                         00010000
    tra_arbit_tactrsfter |                         00001110 |                         00010001
    tra_data_activatecrc |                         00001111 |                         00010110
        tra_data_noshift |                         00010000 |                         00011001
    tra_data_activatncrc |                         00010001 |                         00010111
       tra_data_shifting |                         00010010 |                         00011000
      tra_data_lastshift |                         00010011 |                         00011010
        tra_data_loadcrc |                         00010100 |                         00011011
     tra_crc_activatedec |                         00010101 |                         00011100
         tra_crc_noshift |                         00010110 |                         00011111
     tra_crc_activatndec |                         00010111 |                         00011101
        tra_crc_shifting |                         00011000 |                         00011110
         tra_crc_delshft |                         00011001 |                         00100000
         tra_ack_sendack |                         00011010 |                         00100001
        tra_ack_shifting |                         00011011 |                         00100010
         tra_ack_stopack |                         00011100 |                         00100011
       tra_edof_sendrecb |                         00011101 |                         00100100
       tra_edof_shifting |                         00011110 |                         00100101
         tra_edof_dectra |                         00011111 |                         01111111
     tra_arbit_goreceive |                         00100000 |                         00010101
    errorpassiv_firstrec |                         00100001 |                         01011111
  errorpassiv_inceinsrec |                         00100010 |                         01100000
  errorpassiv_incachtrec |                         00100011 |                         01100001
  errorpassiv_incachttra |                         00100100 |                         01100011
    errorpassiv_incsrecb |                         00100101 |                         01100100
      errorpassiv_check1 |                         00100110 |                         01101001
   errorpassiv_zersrecbi |                         00100111 |                         01100101
   errorpassiv_zersrecbz |                         00101000 |                         01100111
   errorpassiv_zersrecbo |                         00101001 |                         01101000
    errorpassiv_newcount |                         00101010 |                         01110110
   errorpassiv_prepcount |                         00101011 |                         01110111
    errorpassiv_preprecb |                         00101100 |                         01110101
    errorpassiv_wtonrecb |                         00101101 |                         01101011
      errorpassiv_check2 |                         00101110 |                         01110000
   errorpassiv_dombitdct |                         00101111 |                         01101100
    errorpassiv_egtdombt |                         00110000 |                         01101101
    errorpassiv_egtdombr |                         00110001 |                         01101111
    errorpassiv_prepsend |                         00110010 |                         01110100
    errorpassiv_sendrecb |                         00110011 |                         01110001
      errorpassiv_check3 |                         00110100 |                         01110010
    errorpassiv_waitoclk |                         00110101 |                         01110011
            busoff_first |                         00110110 |                         01111000
           busoff_sample |                         00110111 |                         01111001
           busoff_increm |                         00111000 |                         01111011
           busoff_deccnt |                         00111001 |                         01111100
            inter_sample |                         00111010 |                         00000100
             inter_check |                         00111011 |                         00000101
           inter_preprec |                         00111100 |                         00001100
  inter_preprec_shifting |                         00111101 |                         10000000
       rec_flglen_sample |                         00111110 |                         00100110
      rec_flglen_noshift |                         00111111 |                         00101111
  rec_flglen_shiftstdrtr |                         01000000 |                         00100111
  rec_flglen_shiftextnor |                         01000001 |                         00101000
   rec_flglen_shiftdlc64 |                         01000010 |                         00101001
   rec_flglen_shiftdlc32 |                         01000011 |                         00101010
   rec_flglen_shiftdlc16 |                         01000100 |                         00101011
    rec_flglen_shiftdlc8 |                         01000101 |                         00101100
       rec_flglen_setdlc |                         01000110 |                         01000001
  rec_flglen_shiftextrtr |                         01000111 |                         00101101
     rec_flglen_shifting |                         01001000 |                         00101110
      rec_acptdat_sample |                         01001001 |                         00110000
     rec_acptdat_noshift |                         01001010 |                         00110010
    rec_acptdat_shifting |                         01001011 |                         00110001
   rec_acptdat_lastshift |                         01001100 |                         01000010
          rec_crc_rescnt |                         01001101 |                         00110011
          rec_crc_sample |                         01001110 |                         00110100
         rec_crc_noshift |                         01001111 |                         00110110
        rec_ack_recdelim |                         01010000 |                         00110111
       rec_ack_prepnoack |                         01010001 |                         00111001
           rec_ack_noack |                         01010010 |                         00111010
     rec_ack_prepgiveack |                         01010011 |                         00111000
         rec_ack_giveack |                         01010100 |                         00111011
        rec_ack_checkack |                         01010101 |                         00111100
         rec_ack_stopack |                         01010110 |                         00111101
         rec_edof_sample |                         01010111 |                         00111110
          rec_edof_check |                         01011000 |                         00111111
         rec_edof_endrec |                         01011001 |                         01000000
        rec_edof_lastbit |                         01011010 |                         01111101
          rec_edof_inter |                         01011011 |                         01111110
           over_firstdom |                         01011100 |                         01000011
           over_senddomb |                         01011101 |                         01000100
             over_check1 |                         01011110 |                         01000101
           over_preprecb |                         01011111 |                         01000110
           over_wtonrecb |                         01100000 |                         01000111
             over_check2 |                         01100001 |                         01001010
      over_increccounter |                         01100010 |                         01001000
      over_inctracounter |                         01100011 |                         01001001
           over_prepsend |                         01100100 |                         01001110
           over_sendrecb |                         01100101 |                         01001011
             over_check3 |                         01100110 |                         01001100
           over_waitoclk |                         01100111 |                         01001101
     erroractiv_firstdom |                         01101000 |                         01001111
   erroractiv_inceinsrec |                         01101001 |                         01010000
   erroractiv_incachtrec |                         01101010 |                         01010001
   erroractiv_incachttra |                         01101011 |                         01010010
     erroractiv_senddomb |                         01101100 |                         01010011
       erroractiv_check1 |                         01101101 |                         01010100
     erroractiv_preprecb |                         01101110 |                         01010101
     erroractiv_wtonrecb |                         01101111 |                         01010110
       erroractiv_check2 |                         01110000 |                         01011010
    erroractiv_dombitdct |                         01110001 |                         01010111
     erroractiv_egtdombt |                         01110010 |                         01011000
     erroractiv_egtdombr |                         01110011 |                         01011001
     erroractiv_prepsend |                         01110100 |                         01011110
     erroractiv_sendrecb |                         01110101 |                         01011011
       erroractiv_check3 |                         01110110 |                         01011100
     erroractiv_waitoclk |                         01110111 |                         01011101
        rec_crc_shifting |                         01111000 |                         00110101
             inter_react |                         01111001 |                         00000111
         inter_transhift |                         01111010 |                         00001010
         inter_incsigres |                         01111011 |                         00001101
            bus_idle_chk |                         01111100 |                         00001000
           busoff_setzer |                         01111101 |                         01111010
  errorpassiv_fillpuffer |                         01111110 |                         01100010
  errorpassiv_pufferdomi |                         01111111 |                         01101110
   errorpassiv_pufferdom |                         10000000 |                         01101010
   errorpassiv_pufferrec |                         10000001 |                         01100110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'macfsm2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                waitoact |                             0000 |                             0000
               tradrvdat |                             0001 |                             0001
               traruncap |                             0010 |                             0010
               tralodsft |                             0011 |                             0011
               trawtosuc |                             0100 |                             0100
              trasetvall |                             0101 |                             0101
              trasetvalh |                             0110 |                             0111
             recwrtmesll |                             0111 |                             1000
             recwrtmeslh |                             1000 |                             1001
             recwrtmeshl |                             1001 |                             1010
             recwrtmeshh |                             1010 |                             1011
                resetste |                             1011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'llc_fsm2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  ResetZ |                              000 |                             0001
                    Idle |                              001 |                             0101
                  Normal |                              010 |                             0000
           PosPhasFehler |                              011 |                             0011
           NegPhasFehler |                              100 |                             0010
         Synchronisation |                              101 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Control_FSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              resetstate |                             0000 |                             1000
                 hardset |                             0001 |                             0001
                  normal |                             0010 |                             0000
               stretchok |                             0011 |                             0010
              stretchnok |                             0100 |                             0011
              sndprescnt |                             0101 |                             0110
             samplepoint |                             0110 |                             0111
                 slimnok |                             0111 |                             0101
                  slimok |                             1000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'bittime2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              erroractiv |                            00001 |                              000
                 warning |                            00010 |                              100
             errorpassiv |                            00100 |                              001
                   busof |                            01000 |                              010
              resetstate |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'one-hot' in module 'faultfsm2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                waitoact |                               00 |                               00
                 statind |                               01 |                               11
                  traind |                               10 |                               10
                  recind |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CURRENT_STATE_reg' using encoding 'sequential' in module 'interruptunit2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                          0000001 |                              000
               ST_SEL_SM |                          0000010 |                              001
           ST_write_fifo |                          0000100 |                              010
                 ST_wait |                          0001000 |                              110
            ST_read_fifo |                          0010000 |                              011
           ST_write_uart |                          0100000 |                              100
           ST_write_done |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'debug_uart_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'debug_uart_transmitter'
INFO: [Synth 8-6904] The RAM "fifo_mem:/fifo_storage_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fifo_mem__parameterized0:/fifo_storage_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_Reset |                           000000 |                           000000
                 ST_WAIT |                           000001 |                           000001
             choose_test |                           000010 |                           001011
           ST_start_test |                           000011 |                           001001
             ST_Bus_cnt2 |                           000100 |                           001000
           ST_En_Buffer1 |                           000101 |                           000110
            ST_End_Read1 |                           000110 |                           000111
            ST_End_Read2 |                           000111 |                           001010
            ST_Done_Wait |                           001000 |                           000010
                      s1 |                           001001 |                           001101
             ST_Rst_Cnt2 |                           001010 |                           000100
             ST_Loop_cnt |                           001011 |                           000011
        ST_counter_Wait1 |                           001100 |                           000101
                  ST_SOP |                           001101 |                           001110
                 ST_EOP1 |                           001110 |                           001111
            ST_Set_DATA1 |                           001111 |                           010000
                ST_DATA1 |                           010000 |                           010001
            ST_Set_DATA2 |                           010001 |                           010100
                ST_DATA2 |                           010010 |                           010101
            ST_Set_DATA3 |                           010011 |                           010011
                ST_DATA3 |                           010100 |                           010010
            ST_Set_DATA4 |                           010101 |                           010110
                ST_DATA4 |                           010110 |                           011001
            ST_Set_DATA5 |                           010111 |                           010111
                ST_DATA5 |                           011000 |                           011010
            ST_Set_DATA6 |                           011001 |                           011100
                ST_DATA6 |                           011010 |                           011111
            ST_Set_DATA7 |                           011011 |                           100000
                ST_DATA7 |                           011100 |                           100001
            ST_Set_DATA8 |                           011101 |                           100010
                ST_DATA8 |                           011110 |                           011110
              ST_SET_EOP |                           011111 |                           011101
                  ST_EOP |                           100000 |                           011011
              ST_irq_sig |                           100001 |                           011000
           ST_Done_Wait1 |                           100010 |                           001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'elink_data_gen_sm'
INFO: [Synth 8-6159] Found Keep on FSM register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_17_tx_axi_intf', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0000 |                             0000
                   LOAD1 |                             0001 |                             0001
                   LOAD2 |                             0010 |                             0010
                    WAIT |                             0011 |                             0011
                END_LOAD |                             0100 |                             0100
              CLEAR_PIPE |                             0101 |                             0101
                 RELOAD1 |                             0110 |                             0110
                 RELOAD2 |                             0111 |                             0111
                    SEND |                             1000 |                             1000
                   BURST |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                     PKT |                               11 |                               01
                    WAIT |                               10 |                               10
                    DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_17_rx_axi_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
        TRANSMIT_REQUEST |                              010 |                              010
            TRANSMITTING |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_17_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             1000 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_17_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                               00 |                               00
                   P_REQ |                               01 |                               01
                  P_WAIT |                               10 |                               10
                  P_HOLD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_17_pfc_tx_cntl'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"udp_DualPortRAM:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "udp_DualPortRAM:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"udp_DualPortRAM_rx:/ram1_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "udp_DualPortRAM_rx:/ram1_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"udp_DualPortRAM_rx:/ram2_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "udp_DualPortRAM_rx:/ram2_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"udp_DualPortRAM_rx:/ram3_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "udp_DualPortRAM_rx:/ram3_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"udp_DualPortRAM_rx:/ram4_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "udp_DualPortRAM_rx:/ram4_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"udp_DualPortRAM_tx:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "udp_DualPortRAM_tx:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "udp_DualPortRAM_tx:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "udp_DualPortRAM_tx:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "udp_DualPortRAM_tx:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                          0000010 |                              000
                st_first |                          1000000 |                              001
                  st_hdr |                          0100000 |                              010
              st_prebody |                          0010000 |                              011
                 st_body |                          0001000 |                              100
                 st_done |                          0000100 |                              101
                  st_gap |                          0000001 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                           100000 |                              000
                  st_hdr |                           001000 |                              001
                 st_addr |                           010000 |                              010
            st_bus_cycle |                           000010 |                              011
                st_rmw_1 |                           000100 |                              100
                st_rmw_2 |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transactor_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_RESET |                               00 |                               00
               ST_WAIT_0 |                               01 |                               01
               ST_WAIT_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'top_led_enable_sm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:41 . Memory (MB): peak = 3609.637 ; gain = 767.934 ; free physical = 2202 ; free virtual = 12992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "insti_3/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "insti_3/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "insti_3/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "insti_3/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ethernet_ipbus0i_0/\ipbus/udp_if /internal_ram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /internal_ram/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_rx_ram/ram1_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_rx_ram/ram1_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_rx_ram/ram2_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_rx_ram/ram2_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_rx_ram/ram3_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_rx_ram/ram3_reg"
INFO: [Synth 8-5779] Default cascade height of 2 will be used for BRAM '"ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_rx_ram/ram4_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 8 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_rx_ram/ram4_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_tx_ram/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 18 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_tx_ram/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_tx_ram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_tx_ram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "ethernet_ipbus0i_0/\ipbus/udp_if /ipbus_tx_ram/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async0/fifomem/fifo_storage_reg"
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 4 for RAM "mopshub_readout_bd_mopshub_readout_0_0/fifo_async1/fifomem/fifo_storage_reg"
INFO: [Synth 8-6904] The RAM "insti_3/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "insti_3/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "insti_3/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "insti_3/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg" of size (depth=32 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:41 . Memory (MB): peak = 3609.637 ; gain = 767.934 ; free physical = 2120 ; free virtual = 12940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:52 . Memory (MB): peak = 3609.637 ; gain = 767.934 ; free physical = 1927 ; free virtual = 12757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:53 . Memory (MB): peak = 3615.625 ; gain = 773.922 ; free physical = 1914 ; free virtual = 12744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/internal_ram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/ipbus_rx_ram/ram1_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/ipbus_rx_ram/ram2_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/ipbus_rx_ram/ram3_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/ipbus_rx_ram/ram4_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/ethernet_ipbus0/ipbus/udp_if/ipbus_tx_ram/ram_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_57 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_65 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_69 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:07 ; elapsed = 00:02:59 . Memory (MB): peak = 3692.672 ; gain = 850.969 ; free physical = 1952 ; free virtual = 12777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin txgen/CRC_CE_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin rxgen/CRC_CE_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:03:02 . Memory (MB): peak = 3692.676 ; gain = 850.973 ; free physical = 1950 ; free virtual = 12776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:03:02 . Memory (MB): peak = 3692.676 ; gain = 850.973 ; free physical = 1950 ; free virtual = 12776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:03:04 . Memory (MB): peak = 3692.676 ; gain = 850.973 ; free physical = 1949 ; free virtual = 12775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:03:04 . Memory (MB): peak = 3692.676 ; gain = 850.973 ; free physical = 1949 ; free virtual = 12775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:13 ; elapsed = 00:03:04 . Memory (MB): peak = 3692.676 ; gain = 850.973 ; free physical = 1948 ; free virtual = 12775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:13 ; elapsed = 00:03:04 . Memory (MB): peak = 3692.676 ; gain = 850.973 ; free physical = 1948 ; free virtual = 12775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     4|
|2     |CARRY8      |    92|
|3     |IDDRE1      |     1|
|4     |LUT1        |   234|
|5     |LUT2        |   768|
|6     |LUT3        |  1163|
|7     |LUT4        |   939|
|8     |LUT5        |  1357|
|9     |LUT6        |  2780|
|10    |MMCME3_BASE |     1|
|11    |MUXF7       |    64|
|12    |MUXF8       |     3|
|13    |ODDRE1      |     1|
|14    |RAM32M16    |     4|
|15    |RAMB18E2    |     1|
|16    |RAMB36E2    |   152|
|29    |SRL16       |     1|
|30    |SRL16E      |    36|
|31    |SRLC32E     |     7|
|32    |FDCE        |   224|
|33    |FDPE        |    13|
|34    |FDRE        |  5475|
|35    |FDSE        |   319|
|36    |IBUFDS      |     2|
|37    |OBUFDS      |     2|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:03:04 . Memory (MB): peak = 3692.676 ; gain = 850.973 ; free physical = 1948 ; free virtual = 12775
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:52 ; elapsed = 00:02:13 . Memory (MB): peak = 3692.676 ; gain = 347.238 ; free physical = 1984 ; free virtual = 12810
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:03:04 . Memory (MB): peak = 3692.680 ; gain = 850.973 ; free physical = 1984 ; free virtual = 12811
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3692.680 ; gain = 0.000 ; free physical = 2067 ; free virtual = 12893
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/ethernet_core0/ethernet_ipbus0/clocks/mmcm with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3727.660 ; gain = 0.000 ; free physical = 2008 ; free virtual = 12835
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  BUFG => BUFGCE: 4 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCME3_BASE => MMCME4_ADV: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  ODDRE1 => OSERDESE3: 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  SRL16 => SRL16E: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
453 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:03:44 . Memory (MB): peak = 3727.660 ; gain = 1247.355 ; free physical = 2177 ; free virtual = 13003
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 441 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_readout/mopshub_readout/mopshub_readout.runs/mopshub_readout_bd_mopshub_readout_0_0_synth_1/mopshub_readout_bd_mopshub_readout_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mopshub_readout_bd_mopshub_readout_0_0_utilization_synth.rpt -pb mopshub_readout_bd_mopshub_readout_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 17:47:03 2024...
