<stg><name>snn_top_hls</name>


<trans_list>

<trans id="434" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln430" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="1" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln430" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="and_ln483" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="spike_out_valid_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln536" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln536" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="weight_read_mode" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %snn_busy_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %snn_busy

]]></Node>
<StgValue><ssdm name="snn_busy_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %snn_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %snn_ready

]]></Node>
<StgValue><ssdm name="snn_ready_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %spike_out_weight_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %spike_out_weight

]]></Node>
<StgValue><ssdm name="spike_out_weight_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %spike_out_neuron_id_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %spike_out_neuron_id

]]></Node>
<StgValue><ssdm name="spike_out_neuron_id_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %spike_out_valid_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %spike_out_valid

]]></Node>
<StgValue><ssdm name="spike_out_valid_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:5 %spike_in_ready_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %spike_in_ready

]]></Node>
<StgValue><ssdm name="spike_in_ready_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %reward_signal_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %reward_signal

]]></Node>
<StgValue><ssdm name="reward_signal_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="144" op_0_bw="144" op_1_bw="144">
<![CDATA[
entry:7 %learning_params_read = read i144 @_ssdm_op_Read.s_axilite.i144, i144 %learning_params

]]></Node>
<StgValue><ssdm name="learning_params_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %config_reg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_reg

]]></Node>
<StgValue><ssdm name="config_reg_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %ctrl_reg_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ctrl_reg

]]></Node>
<StgValue><ssdm name="ctrl_reg_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="64">
<![CDATA[
entry:10 %weight_sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weight_sum_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:11 %spectopmodule_ln308 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_26

]]></Node>
<StgValue><ssdm name="spectopmodule_ln308"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ctrl_reg

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_24, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_reg

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_21, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="144">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i144 %learning_params

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %learning_params, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_20, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i144 %learning_params, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %status_reg

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %status_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:24 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %spike_count_reg

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %spike_count_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_18, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %spike_count_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_sum_reg

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_sum_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_13, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_sum_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %version_reg

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %version_reg, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %version_reg, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s_axis_spikes_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_axis_spikes_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %s_axis_spikes_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %s_axis_spikes_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:42 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m_axis_spikes_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_spikes_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:44 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_spikes_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:48 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_spikes_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, void @empty_2, i32 1, i32 1, void @empty_22, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:50 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %m_axis_weights_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_weights_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %m_axis_weights_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:54 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:56 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %m_axis_weights_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %reward_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reward_signal, void @empty_25, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %reward_signal, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_in_valid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_in_valid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:62 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_in_neuron_id

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_in_neuron_id, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:64 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_in_weight

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_in_weight, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:66 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_in_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_in_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:68 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_out_valid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_out_valid, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:70 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_out_neuron_id

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_out_neuron_id, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:72 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %spike_out_weight

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %spike_out_weight, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:74 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %spike_out_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %spike_out_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_enable

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_enable, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:78 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_reset

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_reset, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:80 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %threshold_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %threshold_out, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:82 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %leak_rate_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %leak_rate_out, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:84 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_ready

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_ready, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:86 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %snn_busy

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %snn_busy, void @empty_4, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
entry:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_25, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="144" op_2_bw="144">
<![CDATA[
entry:89 %learning_params_rstdp_enable = bitselect i1 @_ssdm_op_BitSelect.i1.i144.i144, i144 %learning_params_read, i144 96

]]></Node>
<StgValue><ssdm name="learning_params_rstdp_enable"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:90 %specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln391"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:91 %specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln391"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:92 %specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln391"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:93 %specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln391"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:94 %specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln391"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:95 %specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln391"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:96 %specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln391"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:97 %specmemcore_ln391 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln391"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:98 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_7, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:99 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_6, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:100 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_5, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:101 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_4, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:102 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:103 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:104 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:105 %specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL15pre_eligibility_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln395"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:106 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_7, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:107 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_6, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:108 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_5, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:109 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_4, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:110 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:111 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:112 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:113 %specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL16post_eligibility_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln397"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:114 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_7, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:115 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_6, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:116 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_5, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:117 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_4, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:118 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:119 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:120 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:121 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pre_traces_trace_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:122 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_7, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:123 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_6, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:124 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_5, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:125 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_4, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:126 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:127 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:128 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:129 %specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i16 %pre_traces_last_spike_time_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln401"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:130 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_7, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:131 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_6, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:132 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_5, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:133 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_4, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:134 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:135 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:136 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:137 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i8 %post_traces_trace_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:138 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_7, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:139 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_6, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:140 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_5, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:141 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_4, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:142 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:143 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:144 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
entry:145 %specmemcore_ln403 = specmemcore void @_ssdm_op_SpecMemCore, i16 %post_traces_last_spike_time_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln403"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32">
<![CDATA[
entry:146 %enable = trunc i32 %ctrl_reg_read

]]></Node>
<StgValue><ssdm name="enable"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:147 %reset = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 1

]]></Node>
<StgValue><ssdm name="reset"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:148 %clear_counters = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 2

]]></Node>
<StgValue><ssdm name="clear_counters"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:149 %learning_enable = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 3

]]></Node>
<StgValue><ssdm name="learning_enable"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:150 %weight_read_mode = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 4

]]></Node>
<StgValue><ssdm name="weight_read_mode"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:151 %apply_reward = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ctrl_reg_read, i32 5

]]></Node>
<StgValue><ssdm name="apply_reward"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="32">
<![CDATA[
entry:152 %threshold = trunc i32 %config_reg_read

]]></Node>
<StgValue><ssdm name="threshold"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:153 %leak_rate = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %config_reg_read, i32 16

]]></Node>
<StgValue><ssdm name="leak_rate"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:154 %specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, void @empty_5

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln430"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:155 %specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, void @empty_19

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln430"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:156 %specaxissidechannel_ln430 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, void @empty_12

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln430"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1">
<![CDATA[
entry:157 %initialized_load = load i1 %initialized

]]></Node>
<StgValue><ssdm name="initialized_load"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
entry:158 %timestamp_load = load i32 %timestamp

]]></Node>
<StgValue><ssdm name="timestamp_load"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
entry:159 %spike_counter_load = load i32 %spike_counter

]]></Node>
<StgValue><ssdm name="spike_counter_load"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:160 %xor_ln430 = xor i1 %initialized_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln430"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:161 %or_ln430 = or i1 %reset, i1 %xor_ln430

]]></Node>
<StgValue><ssdm name="or_ln430"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:162 %br_ln430 = br i1 %or_ln430, void %if.end79, void %for.inc.preheader

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
for.inc.preheader:0 %call_ln0 = call void @snn_top_hls_Pipeline_RESET_ELIG, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL16post_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL16post_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL16post_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL16post_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL16post_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL16post_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL16post_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="8" op_18_bw="16" op_19_bw="8" op_20_bw="16" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="16" op_25_bw="8" op_26_bw="16" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="16" op_31_bw="8" op_32_bw="16">
<![CDATA[
for.inc.preheader:1 %call_ln0 = call void @snn_top_hls_Pipeline_RESET_TRACES, i8 %pre_traces_trace_0, i16 %pre_traces_last_spike_time_0, i8 %post_traces_trace_0, i16 %post_traces_last_spike_time_0, i8 %pre_traces_trace_1, i16 %pre_traces_last_spike_time_1, i8 %post_traces_trace_1, i16 %post_traces_last_spike_time_1, i8 %pre_traces_trace_2, i16 %pre_traces_last_spike_time_2, i8 %post_traces_trace_2, i16 %post_traces_last_spike_time_2, i8 %pre_traces_trace_3, i16 %pre_traces_last_spike_time_3, i8 %post_traces_trace_3, i16 %post_traces_last_spike_time_3, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_4, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_4, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_5, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_5, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_6, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_7, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="185" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
for.inc.preheader:0 %call_ln0 = call void @snn_top_hls_Pipeline_RESET_ELIG, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL16post_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL16post_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL16post_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL16post_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL16post_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL16post_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL16post_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="16" op_7_bw="8" op_8_bw="16" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="16" op_13_bw="8" op_14_bw="16" op_15_bw="8" op_16_bw="16" op_17_bw="8" op_18_bw="16" op_19_bw="8" op_20_bw="16" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="16" op_25_bw="8" op_26_bw="16" op_27_bw="8" op_28_bw="16" op_29_bw="8" op_30_bw="16" op_31_bw="8" op_32_bw="16">
<![CDATA[
for.inc.preheader:1 %call_ln0 = call void @snn_top_hls_Pipeline_RESET_TRACES, i8 %pre_traces_trace_0, i16 %pre_traces_last_spike_time_0, i8 %post_traces_trace_0, i16 %post_traces_last_spike_time_0, i8 %pre_traces_trace_1, i16 %pre_traces_last_spike_time_1, i8 %post_traces_trace_1, i16 %post_traces_last_spike_time_1, i8 %pre_traces_trace_2, i16 %pre_traces_last_spike_time_2, i8 %post_traces_trace_2, i16 %post_traces_last_spike_time_2, i8 %pre_traces_trace_3, i16 %pre_traces_last_spike_time_3, i8 %post_traces_trace_3, i16 %post_traces_last_spike_time_3, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_4, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_4, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_5, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_5, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_6, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_7, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.preheader:2 %br_ln452 = br i1 %initialized_load, void %for.inc73.preheader, void %if.end

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc73.preheader:0 %call_ln0 = call void @snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="189" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln430" val="1"/>
<literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
for.inc73.preheader:0 %call_ln0 = call void @snn_top_hls_Pipeline_INIT_WEIGHT_OUTER_INIT_WEIGHT_INNER, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln430" val="1"/>
<literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.inc73.preheader:1 %store_ln459 = store i1 1, i1 %initialized

]]></Node>
<StgValue><ssdm name="store_ln459"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln430" val="1"/>
<literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
for.inc73.preheader:2 %br_ln460 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln460"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln461 = br void %if.end79

]]></Node>
<StgValue><ssdm name="br_ln461"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end79:0 %timestamp_flag_0 = phi i1 1, void %if.end, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="timestamp_flag_0"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end79:1 %timestamp_loc_0 = phi i32 0, void %if.end, i32 %timestamp_load, void %entry

]]></Node>
<StgValue><ssdm name="timestamp_loc_0"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clear_counters" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end79:2 %spike_counter_loc_0 = phi i32 0, void %if.end, i32 %spike_counter_load, void %entry

]]></Node>
<StgValue><ssdm name="spike_counter_loc_0"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end79:3 %or_ln463 = or i1 %clear_counters, i1 %timestamp_flag_0

]]></Node>
<StgValue><ssdm name="or_ln463"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end79:4 %select_ln463 = select i1 %clear_counters, i32 0, i32 %spike_counter_loc_0

]]></Node>
<StgValue><ssdm name="select_ln463"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end79:5 %write_ln471 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %snn_enable, i1 %enable

]]></Node>
<StgValue><ssdm name="write_ln471"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end79:6 %write_ln472 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %snn_reset, i1 %reset

]]></Node>
<StgValue><ssdm name="write_ln472"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end79:7 %write_ln473 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %threshold_out, i16 %threshold

]]></Node>
<StgValue><ssdm name="write_ln473"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end79:8 %write_ln474 = write void @_ssdm_op_Write.ap_none.i16P0A, i16 %leak_rate_out, i16 %leak_rate

]]></Node>
<StgValue><ssdm name="write_ln474"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end79:9 %and_ln483 = and i1 %enable, i1 %spike_in_ready_read

]]></Node>
<StgValue><ssdm name="and_ln483"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end79:10 %br_ln483 = br i1 %and_ln483, void %if.end101, void %land.lhs.true90

]]></Node>
<StgValue><ssdm name="br_ln483"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32">
<![CDATA[
land.lhs.true90:0 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true90:1 %br_ln483 = br i1 %tmp, void %if.end101, void %if.then92

]]></Node>
<StgValue><ssdm name="br_ln483"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
if.then92:0 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_spikes_V_data_V, i4 %s_axis_spikes_V_keep_V, i4 %s_axis_spikes_V_strb_V, i1 %s_axis_spikes_V_user_V, i1 %s_axis_spikes_V_last_V, i1 %s_axis_spikes_V_id_V, i1 %s_axis_spikes_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="44">
<![CDATA[
if.then92:1 %in_pkt_data = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="in_pkt_data"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="32">
<![CDATA[
if.then92:2 %pre_id = trunc i32 %in_pkt_data

]]></Node>
<StgValue><ssdm name="pre_id"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="32">
<![CDATA[
if.then92:3 %trunc_ln486_1 = trunc i32 %in_pkt_data

]]></Node>
<StgValue><ssdm name="trunc_ln486_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then92:4 %weight = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %in_pkt_data, i32 8

]]></Node>
<StgValue><ssdm name="weight"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then92:5 %br_ln495 = br i1 %learning_enable, void %if.end100, void %if.then97

]]></Node>
<StgValue><ssdm name="br_ln495"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="32">
<![CDATA[
if.then97:2 %trunc_ln294 = trunc i32 %in_pkt_data

]]></Node>
<StgValue><ssdm name="trunc_ln294"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then97:3 %lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %in_pkt_data, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="3">
<![CDATA[
if.then97:4 %zext_ln294 = zext i3 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then97:5 %p_ZL15pre_eligibility_0_addr = getelementptr i8 %p_ZL15pre_eligibility_0, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_0_addr"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then97:6 %p_ZL15pre_eligibility_1_addr = getelementptr i8 %p_ZL15pre_eligibility_1, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_1_addr"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then97:7 %p_ZL15pre_eligibility_2_addr = getelementptr i8 %p_ZL15pre_eligibility_2, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_2_addr"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then97:8 %p_ZL15pre_eligibility_3_addr = getelementptr i8 %p_ZL15pre_eligibility_3, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_3_addr"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then97:9 %p_ZL15pre_eligibility_4_addr = getelementptr i8 %p_ZL15pre_eligibility_4, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_4_addr"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then97:10 %p_ZL15pre_eligibility_5_addr = getelementptr i8 %p_ZL15pre_eligibility_5, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_5_addr"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then97:11 %p_ZL15pre_eligibility_6_addr = getelementptr i8 %p_ZL15pre_eligibility_6, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_6_addr"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then97:12 %p_ZL15pre_eligibility_7_addr = getelementptr i8 %p_ZL15pre_eligibility_7, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_7_addr"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:13 %p_ZL15pre_eligibility_0_load = load i3 %p_ZL15pre_eligibility_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_0_load"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:14 %p_ZL15pre_eligibility_1_load = load i3 %p_ZL15pre_eligibility_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_1_load"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:15 %p_ZL15pre_eligibility_2_load = load i3 %p_ZL15pre_eligibility_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_2_load"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:16 %p_ZL15pre_eligibility_3_load = load i3 %p_ZL15pre_eligibility_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_3_load"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:17 %p_ZL15pre_eligibility_4_load = load i3 %p_ZL15pre_eligibility_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_4_load"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:18 %p_ZL15pre_eligibility_5_load = load i3 %p_ZL15pre_eligibility_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_5_load"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:19 %p_ZL15pre_eligibility_6_load = load i3 %p_ZL15pre_eligibility_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_6_load"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:20 %p_ZL15pre_eligibility_7_load = load i3 %p_ZL15pre_eligibility_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="32">
<![CDATA[
if.then97:0 %trunc_ln496 = trunc i32 %timestamp_loc_0

]]></Node>
<StgValue><ssdm name="trunc_ln496"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="16" op_23_bw="16" op_24_bw="8" op_25_bw="8" op_26_bw="16" op_27_bw="16" op_28_bw="8" op_29_bw="8" op_30_bw="16" op_31_bw="16" op_32_bw="8" op_33_bw="8" op_34_bw="16" op_35_bw="16" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
if.then97:1 %call_ln496 = call void @process_pre_spike_aer, i6 %trunc_ln486_1, i16 %trunc_ln496, i8 %pre_traces_trace_0, i8 %pre_traces_trace_1, i8 %pre_traces_trace_2, i8 %pre_traces_trace_3, i8 %pre_traces_trace_4, i8 %pre_traces_trace_5, i8 %pre_traces_trace_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_4, i16 %pre_traces_last_spike_time_5, i16 %pre_traces_last_spike_time_6, i16 %pre_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %post_traces_trace_3, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_7, i8 %post_traces_trace_2, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_6, i8 %post_traces_trace_1, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_5, i8 %post_traces_trace_0, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln496"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:13 %p_ZL15pre_eligibility_0_load = load i3 %p_ZL15pre_eligibility_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_0_load"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:14 %p_ZL15pre_eligibility_1_load = load i3 %p_ZL15pre_eligibility_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_1_load"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:15 %p_ZL15pre_eligibility_2_load = load i3 %p_ZL15pre_eligibility_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_2_load"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:16 %p_ZL15pre_eligibility_3_load = load i3 %p_ZL15pre_eligibility_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_3_load"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:17 %p_ZL15pre_eligibility_4_load = load i3 %p_ZL15pre_eligibility_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_4_load"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:18 %p_ZL15pre_eligibility_5_load = load i3 %p_ZL15pre_eligibility_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_5_load"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:19 %p_ZL15pre_eligibility_6_load = load i3 %p_ZL15pre_eligibility_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_6_load"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then97:20 %p_ZL15pre_eligibility_7_load = load i3 %p_ZL15pre_eligibility_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL15pre_eligibility_7_load"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="3" op_14_bw="8" op_15_bw="3" op_16_bw="8" op_17_bw="8" op_18_bw="3">
<![CDATA[
if.then97:21 %tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL15pre_eligibility_0_load, i3 1, i8 %p_ZL15pre_eligibility_1_load, i3 2, i8 %p_ZL15pre_eligibility_2_load, i3 3, i8 %p_ZL15pre_eligibility_3_load, i3 4, i8 %p_ZL15pre_eligibility_4_load, i3 5, i8 %p_ZL15pre_eligibility_5_load, i3 6, i8 %p_ZL15pre_eligibility_6_load, i3 7, i8 %p_ZL15pre_eligibility_7_load, i8 0, i3 %trunc_ln294

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="242" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="16" op_23_bw="16" op_24_bw="8" op_25_bw="8" op_26_bw="16" op_27_bw="16" op_28_bw="8" op_29_bw="8" op_30_bw="16" op_31_bw="16" op_32_bw="8" op_33_bw="8" op_34_bw="16" op_35_bw="16" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0">
<![CDATA[
if.then97:1 %call_ln496 = call void @process_pre_spike_aer, i6 %trunc_ln486_1, i16 %trunc_ln496, i8 %pre_traces_trace_0, i8 %pre_traces_trace_1, i8 %pre_traces_trace_2, i8 %pre_traces_trace_3, i8 %pre_traces_trace_4, i8 %pre_traces_trace_5, i8 %pre_traces_trace_6, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_4, i16 %pre_traces_last_spike_time_5, i16 %pre_traces_last_spike_time_6, i16 %pre_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %post_traces_trace_3, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_7, i8 %post_traces_trace_2, i8 %post_traces_trace_6, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_6, i8 %post_traces_trace_1, i8 %post_traces_trace_5, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_5, i8 %post_traces_trace_0, i8 %post_traces_trace_4, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln496"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8">
<![CDATA[
if.then97:22 %sext_ln294 = sext i8 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then97:23 %new_elig = add i9 %sext_ln294, i9 32

]]></Node>
<StgValue><ssdm name="new_elig"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then97:24 %tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %new_elig, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then97:25 %icmp_ln295 = icmp_eq  i2 %tmp_14, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln295"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="9">
<![CDATA[
if.then97:26 %trunc_ln295 = trunc i9 %new_elig

]]></Node>
<StgValue><ssdm name="trunc_ln295"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then97:27 %select_ln295 = select i1 %icmp_ln295, i8 127, i8 %trunc_ln295

]]></Node>
<StgValue><ssdm name="select_ln295"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then97:28 %switch_ln295 = switch i3 %trunc_ln294, void %V1.i32.i374695.case.7, i3 0, void %V1.i32.i374695.case.0, i3 1, void %V1.i32.i374695.case.1, i3 2, void %V1.i32.i374695.case.2, i3 3, void %V1.i32.i374695.case.3, i3 4, void %V1.i32.i374695.case.4, i3 5, void %V1.i32.i374695.case.5, i3 6, void %V1.i32.i374695.case.6

]]></Node>
<StgValue><ssdm name="switch_ln295"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="250" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i374695.case.6:0 %store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_6_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.case.6:1 %br_ln295 = br void %V1.i32.i374695.exit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i374695.case.5:0 %store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_5_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.case.5:1 %br_ln295 = br void %V1.i32.i374695.exit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i374695.case.4:0 %store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_4_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.case.4:1 %br_ln295 = br void %V1.i32.i374695.exit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i374695.case.3:0 %store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_3_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.case.3:1 %br_ln295 = br void %V1.i32.i374695.exit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i374695.case.2:0 %store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_2_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.case.2:1 %br_ln295 = br void %V1.i32.i374695.exit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i374695.case.1:0 %store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_1_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.case.1:1 %br_ln295 = br void %V1.i32.i374695.exit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i374695.case.0:0 %store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_0_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.case.0:1 %br_ln295 = br void %V1.i32.i374695.exit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i374695.case.7:0 %store_ln295 = store i8 %select_ln295, i3 %p_ZL15pre_eligibility_7_addr

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
<literal name="trunc_ln294" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.case.7:1 %br_ln295 = br void %V1.i32.i374695.exit

]]></Node>
<StgValue><ssdm name="br_ln295"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
<literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i374695.exit:0 %br_ln498 = br void %if.end100

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end100:0 %add_ln500 = add i32 %select_ln463, i32 1

]]></Node>
<StgValue><ssdm name="add_ln500"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln483" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
if.end100:1 %br_ln501 = br void %if.end101

]]></Node>
<StgValue><ssdm name="br_ln501"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end101:0 %spike_in_valid_local_0 = phi i1 1, void %if.end100, i1 0, void %land.lhs.true90, i1 0, void %if.end79

]]></Node>
<StgValue><ssdm name="spike_in_valid_local_0"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end101:1 %spike_in_neuron_id_local_0 = phi i8 %pre_id, void %if.end100, i8 0, void %land.lhs.true90, i8 0, void %if.end79

]]></Node>
<StgValue><ssdm name="spike_in_neuron_id_local_0"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
if.end101:2 %spike_in_weight_local_0 = phi i8 %weight, void %if.end100, i8 0, void %land.lhs.true90, i8 0, void %if.end79

]]></Node>
<StgValue><ssdm name="spike_in_weight_local_0"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end101:3 %spike_counter_flag_2 = phi i1 1, void %if.end100, i1 %or_ln463, void %land.lhs.true90, i1 %or_ln463, void %if.end79

]]></Node>
<StgValue><ssdm name="spike_counter_flag_2"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end101:4 %spike_counter_new_2 = phi i32 %add_ln500, void %if.end100, i32 0, void %land.lhs.true90, i32 0, void %if.end79

]]></Node>
<StgValue><ssdm name="spike_counter_new_2"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end101:5 %spike_counter_loc_2 = phi i32 %add_ln500, void %if.end100, i32 %select_ln463, void %land.lhs.true90, i32 %select_ln463, void %if.end79

]]></Node>
<StgValue><ssdm name="spike_counter_loc_2"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32">
<![CDATA[
if.end101:6 %tmp_4 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end101:7 %write_ln506 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %spike_out_ready, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="write_ln506"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end101:8 %br_ln463 = br i1 %spike_counter_flag_2, void %if.end101.new, void %mergeST2

]]></Node>
<StgValue><ssdm name="br_ln463"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spike_counter_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST2:0 %store_ln432 = store i32 %spike_counter_new_2, i32 %spike_counter

]]></Node>
<StgValue><ssdm name="store_ln432"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spike_counter_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
mergeST2:1 %br_ln0 = br void %if.end101.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end101.new:0 %br_ln508 = br i1 %spike_out_valid_read, void %if.end133, void %land.lhs.true106

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spike_out_valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32">
<![CDATA[
land.lhs.true106:0 %tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spike_out_valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true106:1 %br_ln508 = br i1 %tmp_5, void %if.end133, void %if.then108

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="32">
<![CDATA[
if.then108:0 %trunc_ln517 = trunc i32 %timestamp_loc_0

]]></Node>
<StgValue><ssdm name="trunc_ln517"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.then108:1 %out_pkt_data = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 %trunc_ln517, i8 %spike_out_weight_read, i8 %spike_out_neuron_id_read

]]></Node>
<StgValue><ssdm name="out_pkt_data"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then108:2 %write_ln524 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 %out_pkt_data, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln524"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="286" st_id="7" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0" op_16_bw="0">
<![CDATA[
if.then108:2 %write_ln524 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_spikes_V_data_V, i4 %m_axis_spikes_V_keep_V, i4 %m_axis_spikes_V_strb_V, i1 %m_axis_spikes_V_user_V, i1 %m_axis_spikes_V_last_V, i1 %m_axis_spikes_V_id_V, i1 %m_axis_spikes_V_dest_V, i32 %out_pkt_data, i4 15, i4 15, i1 0, i1 1, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln524"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then108:3 %br_ln527 = br i1 %learning_enable, void %if.end132, void %if.then128

]]></Node>
<StgValue><ssdm name="br_ln527"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="16" op_23_bw="16" op_24_bw="8" op_25_bw="8" op_26_bw="16" op_27_bw="16" op_28_bw="8" op_29_bw="8" op_30_bw="16" op_31_bw="16" op_32_bw="8" op_33_bw="8" op_34_bw="16" op_35_bw="16" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
if.then128:0 %call_ln528 = call void @process_post_spike_aer, i8 %spike_out_neuron_id_read, i16 %trunc_ln517, i8 %post_traces_trace_0, i8 %post_traces_trace_1, i8 %post_traces_trace_2, i8 %post_traces_trace_3, i8 %post_traces_trace_4, i8 %post_traces_trace_5, i8 %post_traces_trace_6, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_4, i16 %post_traces_last_spike_time_5, i16 %post_traces_last_spike_time_6, i16 %post_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %pre_traces_trace_3, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_7, i8 %pre_traces_trace_2, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_6, i8 %pre_traces_trace_1, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_5, i8 %pre_traces_trace_0, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln528"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="8">
<![CDATA[
if.then128:1 %trunc_ln301 = trunc i8 %spike_out_neuron_id_read

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then128:2 %lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %spike_out_neuron_id_read, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="3">
<![CDATA[
if.then128:3 %zext_ln301 = zext i3 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then128:4 %p_ZL16post_eligibility_0_addr = getelementptr i8 %p_ZL16post_eligibility_0, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_0_addr"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then128:5 %p_ZL16post_eligibility_1_addr = getelementptr i8 %p_ZL16post_eligibility_1, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_1_addr"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then128:6 %p_ZL16post_eligibility_2_addr = getelementptr i8 %p_ZL16post_eligibility_2, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_2_addr"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then128:7 %p_ZL16post_eligibility_3_addr = getelementptr i8 %p_ZL16post_eligibility_3, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_3_addr"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then128:8 %p_ZL16post_eligibility_4_addr = getelementptr i8 %p_ZL16post_eligibility_4, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_4_addr"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then128:9 %p_ZL16post_eligibility_5_addr = getelementptr i8 %p_ZL16post_eligibility_5, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_5_addr"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then128:10 %p_ZL16post_eligibility_6_addr = getelementptr i8 %p_ZL16post_eligibility_6, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_6_addr"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then128:11 %p_ZL16post_eligibility_7_addr = getelementptr i8 %p_ZL16post_eligibility_7, i64 0, i64 %zext_ln301

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_7_addr"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:12 %p_ZL16post_eligibility_0_load = load i3 %p_ZL16post_eligibility_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_0_load"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:13 %p_ZL16post_eligibility_1_load = load i3 %p_ZL16post_eligibility_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_1_load"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:14 %p_ZL16post_eligibility_2_load = load i3 %p_ZL16post_eligibility_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_2_load"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:15 %p_ZL16post_eligibility_3_load = load i3 %p_ZL16post_eligibility_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_3_load"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:16 %p_ZL16post_eligibility_4_load = load i3 %p_ZL16post_eligibility_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_4_load"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:17 %p_ZL16post_eligibility_5_load = load i3 %p_ZL16post_eligibility_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_5_load"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:18 %p_ZL16post_eligibility_6_load = load i3 %p_ZL16post_eligibility_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_6_load"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:19 %p_ZL16post_eligibility_7_load = load i3 %p_ZL16post_eligibility_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_7_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="308" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="16" op_23_bw="16" op_24_bw="8" op_25_bw="8" op_26_bw="16" op_27_bw="16" op_28_bw="8" op_29_bw="8" op_30_bw="16" op_31_bw="16" op_32_bw="8" op_33_bw="8" op_34_bw="16" op_35_bw="16" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
if.then128:0 %call_ln528 = call void @process_post_spike_aer, i8 %spike_out_neuron_id_read, i16 %trunc_ln517, i8 %post_traces_trace_0, i8 %post_traces_trace_1, i8 %post_traces_trace_2, i8 %post_traces_trace_3, i8 %post_traces_trace_4, i8 %post_traces_trace_5, i8 %post_traces_trace_6, i8 %post_traces_trace_7, i16 %post_traces_last_spike_time_0, i16 %post_traces_last_spike_time_1, i16 %post_traces_last_spike_time_2, i16 %post_traces_last_spike_time_3, i16 %post_traces_last_spike_time_4, i16 %post_traces_last_spike_time_5, i16 %post_traces_last_spike_time_6, i16 %post_traces_last_spike_time_7, i8 %EXP_DECAY_LUT, i8 %pre_traces_trace_3, i8 %pre_traces_trace_7, i16 %pre_traces_last_spike_time_3, i16 %pre_traces_last_spike_time_7, i8 %pre_traces_trace_2, i8 %pre_traces_trace_6, i16 %pre_traces_last_spike_time_2, i16 %pre_traces_last_spike_time_6, i8 %pre_traces_trace_1, i8 %pre_traces_trace_5, i16 %pre_traces_last_spike_time_1, i16 %pre_traces_last_spike_time_5, i8 %pre_traces_trace_0, i8 %pre_traces_trace_4, i16 %pre_traces_last_spike_time_0, i16 %pre_traces_last_spike_time_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln528"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:12 %p_ZL16post_eligibility_0_load = load i3 %p_ZL16post_eligibility_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_0_load"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:13 %p_ZL16post_eligibility_1_load = load i3 %p_ZL16post_eligibility_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_1_load"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:14 %p_ZL16post_eligibility_2_load = load i3 %p_ZL16post_eligibility_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_2_load"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:15 %p_ZL16post_eligibility_3_load = load i3 %p_ZL16post_eligibility_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_3_load"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:16 %p_ZL16post_eligibility_4_load = load i3 %p_ZL16post_eligibility_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_4_load"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:17 %p_ZL16post_eligibility_5_load = load i3 %p_ZL16post_eligibility_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_5_load"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:18 %p_ZL16post_eligibility_6_load = load i3 %p_ZL16post_eligibility_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_6_load"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="3" op_1_bw="0">
<![CDATA[
if.then128:19 %p_ZL16post_eligibility_7_load = load i3 %p_ZL16post_eligibility_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL16post_eligibility_7_load"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="3" op_14_bw="8" op_15_bw="3" op_16_bw="8" op_17_bw="8" op_18_bw="3">
<![CDATA[
if.then128:20 %tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL16post_eligibility_0_load, i3 1, i8 %p_ZL16post_eligibility_1_load, i3 2, i8 %p_ZL16post_eligibility_2_load, i3 3, i8 %p_ZL16post_eligibility_3_load, i3 4, i8 %p_ZL16post_eligibility_4_load, i3 5, i8 %p_ZL16post_eligibility_5_load, i3 6, i8 %p_ZL16post_eligibility_6_load, i3 7, i8 %p_ZL16post_eligibility_7_load, i8 0, i3 %trunc_ln301

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="8">
<![CDATA[
if.then128:21 %sext_ln301 = sext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln301"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then128:22 %new_elig_1 = add i9 %sext_ln301, i9 32

]]></Node>
<StgValue><ssdm name="new_elig_1"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then128:23 %tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %new_elig_1, i32 7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then128:24 %icmp_ln302 = icmp_eq  i2 %tmp_15, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="9">
<![CDATA[
if.then128:25 %trunc_ln302 = trunc i9 %new_elig_1

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then128:26 %select_ln302 = select i1 %icmp_ln302, i8 127, i8 %trunc_ln302

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.then128:27 %switch_ln302 = switch i3 %trunc_ln301, void %V1.i32.i659.case.7, i3 0, void %V1.i32.i659.case.0, i3 1, void %V1.i32.i659.case.1, i3 2, void %V1.i32.i659.case.2, i3 3, void %V1.i32.i659.case.3, i3 4, void %V1.i32.i659.case.4, i3 5, void %V1.i32.i659.case.5, i3 6, void %V1.i32.i659.case.6

]]></Node>
<StgValue><ssdm name="switch_ln302"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="325" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i659.case.6:0 %store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_6_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.case.6:1 %br_ln302 = br void %V1.i32.i659.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i659.case.5:0 %store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_5_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.case.5:1 %br_ln302 = br void %V1.i32.i659.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i659.case.4:0 %store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_4_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.case.4:1 %br_ln302 = br void %V1.i32.i659.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i659.case.3:0 %store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_3_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="332" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.case.3:1 %br_ln302 = br void %V1.i32.i659.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="333" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i659.case.2:0 %store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_2_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.case.2:1 %br_ln302 = br void %V1.i32.i659.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i659.case.1:0 %store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_1_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.case.1:1 %br_ln302 = br void %V1.i32.i659.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i659.case.0:0 %store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_0_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="338" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.case.0:1 %br_ln302 = br void %V1.i32.i659.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="339" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
V1.i32.i659.case.7:0 %store_ln302 = store i8 %select_ln302, i3 %p_ZL16post_eligibility_7_addr

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="340" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="trunc_ln301" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.case.7:1 %br_ln302 = br void %V1.i32.i659.exit

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="341" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="learning_enable" val="1"/>
<literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
V1.i32.i659.exit:0 %br_ln530 = br void %if.end132

]]></Node>
<StgValue><ssdm name="br_ln530"/></StgValue>
</operation>

<operation id="342" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="spike_out_valid_read" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
if.end132:0 %br_ln531 = br void %if.end133

]]></Node>
<StgValue><ssdm name="br_ln531"/></StgValue>
</operation>

<operation id="343" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end133:0 %and_ln536 = and i1 %apply_reward, i1 %learning_params_rstdp_enable

]]></Node>
<StgValue><ssdm name="and_ln536"/></StgValue>
</operation>

<operation id="344" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end133:1 %br_ln536 = br i1 %and_ln536, void %if.end138, void %if.then135

]]></Node>
<StgValue><ssdm name="br_ln536"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="345" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
if.then135:0 %call_ln537 = call void @apply_rstdp_reward, i8 %reward_signal_read, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_7, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln537"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="346" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
if.then135:0 %call_ln537 = call void @apply_rstdp_reward, i8 %reward_signal_read, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_7, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_4, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln537"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="347" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.then135:1 %call_ln538 = call void @decay_eligibility_traces, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_4, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_7

]]></Node>
<StgValue><ssdm name="call_ln538"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="348" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln536" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
if.then135:1 %call_ln538 = call void @decay_eligibility_traces, i8 %p_ZL15pre_eligibility_0, i8 %p_ZL15pre_eligibility_1, i8 %p_ZL15pre_eligibility_2, i8 %p_ZL15pre_eligibility_3, i8 %p_ZL15pre_eligibility_4, i8 %p_ZL15pre_eligibility_5, i8 %p_ZL15pre_eligibility_6, i8 %p_ZL15pre_eligibility_7, i8 %p_ZL16post_eligibility_0, i8 %p_ZL16post_eligibility_1, i8 %p_ZL16post_eligibility_2, i8 %p_ZL16post_eligibility_3, i8 %p_ZL16post_eligibility_4, i8 %p_ZL16post_eligibility_5, i8 %p_ZL16post_eligibility_6, i8 %p_ZL16post_eligibility_7

]]></Node>
<StgValue><ssdm name="call_ln538"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln536" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
if.then135:2 %br_ln539 = br void %if.end138

]]></Node>
<StgValue><ssdm name="br_ln539"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end138:0 %br_ln544 = br i1 %weight_read_mode, void %if.end187, void %land.lhs.true139

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32">
<![CDATA[
land.lhs.true139:0 %tmp_9 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true139:1 %br_ln544 = br i1 %tmp_9, void %if.end187, void %init.end147

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="6">
<![CDATA[
init.end147:0 %read_row_load = load i6 %read_row

]]></Node>
<StgValue><ssdm name="read_row_load"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="6" op_0_bw="6">
<![CDATA[
init.end147:3 %read_col_load = load i6 %read_col

]]></Node>
<StgValue><ssdm name="read_col_load"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="6">
<![CDATA[
init.end147:6 %trunc_ln552 = trunc i6 %read_row_load

]]></Node>
<StgValue><ssdm name="trunc_ln552"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="2" op_0_bw="6">
<![CDATA[
init.end147:7 %trunc_ln552_1 = trunc i6 %read_col_load

]]></Node>
<StgValue><ssdm name="trunc_ln552_1"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.end147:8 %lshr_ln552_1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %read_col_load, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln552_1"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
init.end147:9 %tmp_7 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %read_row_load, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
init.end147:10 %tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_7, i4 %lshr_ln552_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="9">
<![CDATA[
init.end147:11 %zext_ln552_2 = zext i9 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln552_2"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.end147:12 %p_ZL13weight_memory_0_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_0_0, i64 0, i64 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_0_addr_1"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.end147:13 %p_ZL13weight_memory_0_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_0_1, i64 0, i64 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_1_addr_1"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.end147:14 %p_ZL13weight_memory_1_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_1_0, i64 0, i64 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_0_addr_1"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.end147:15 %p_ZL13weight_memory_1_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_1_1, i64 0, i64 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_1_addr_1"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.end147:16 %p_ZL13weight_memory_2_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_2_0, i64 0, i64 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_0_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.end147:17 %p_ZL13weight_memory_2_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_2_1, i64 0, i64 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_1_addr_1"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.end147:18 %p_ZL13weight_memory_3_0_addr_1 = getelementptr i8 %p_ZL13weight_memory_3_0, i64 0, i64 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_0_addr_1"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
init.end147:19 %p_ZL13weight_memory_3_1_addr_1 = getelementptr i8 %p_ZL13weight_memory_3_1, i64 0, i64 %zext_ln552_2

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_1_addr_1"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:20 %p_ZL13weight_memory_0_0_load = load i9 %p_ZL13weight_memory_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_0_load"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:21 %p_ZL13weight_memory_0_1_load = load i9 %p_ZL13weight_memory_0_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_1_load"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:23 %p_ZL13weight_memory_1_0_load = load i9 %p_ZL13weight_memory_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_0_load"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:24 %p_ZL13weight_memory_1_1_load = load i9 %p_ZL13weight_memory_1_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_1_load"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:26 %p_ZL13weight_memory_2_0_load = load i9 %p_ZL13weight_memory_2_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_0_load"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:27 %p_ZL13weight_memory_2_1_load = load i9 %p_ZL13weight_memory_2_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_1_load"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:29 %p_ZL13weight_memory_3_0_load = load i9 %p_ZL13weight_memory_3_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_0_load"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:30 %p_ZL13weight_memory_3_1_load = load i9 %p_ZL13weight_memory_3_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_1_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="377" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:20 %p_ZL13weight_memory_0_0_load = load i9 %p_ZL13weight_memory_0_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_0_load"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:21 %p_ZL13weight_memory_0_1_load = load i9 %p_ZL13weight_memory_0_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_1_load"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln552_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
init.end147:22 %select_ln552 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_0_1_load, i8 %p_ZL13weight_memory_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln552"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:23 %p_ZL13weight_memory_1_0_load = load i9 %p_ZL13weight_memory_1_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_0_load"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:24 %p_ZL13weight_memory_1_1_load = load i9 %p_ZL13weight_memory_1_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_1_load"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln552_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
init.end147:25 %select_ln552_1 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_1_1_load, i8 %p_ZL13weight_memory_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln552_1"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:26 %p_ZL13weight_memory_2_0_load = load i9 %p_ZL13weight_memory_2_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_0_load"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:27 %p_ZL13weight_memory_2_1_load = load i9 %p_ZL13weight_memory_2_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_1_load"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln552_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
init.end147:28 %select_ln552_2 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_2_1_load, i8 %p_ZL13weight_memory_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln552_2"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:29 %p_ZL13weight_memory_3_0_load = load i9 %p_ZL13weight_memory_3_0_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_0_load"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="9" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
init.end147:30 %p_ZL13weight_memory_3_1_load = load i9 %p_ZL13weight_memory_3_1_addr_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_1_load"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln552_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
init.end147:31 %select_ln552_3 = select i1 %trunc_ln552, i8 %p_ZL13weight_memory_3_1_load, i8 %p_ZL13weight_memory_3_0_load

]]></Node>
<StgValue><ssdm name="select_ln552_3"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
init.end147:32 %tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %select_ln552, i2 1, i8 %select_ln552_1, i2 2, i8 %select_ln552_2, i2 3, i8 %select_ln552_3, i8 0, i2 %trunc_ln552_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="6">
<![CDATA[
init.end147:1 %zext_ln551 = zext i6 %read_row_load

]]></Node>
<StgValue><ssdm name="zext_ln551"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="6">
<![CDATA[
init.end147:4 %zext_ln552 = zext i6 %read_col_load

]]></Node>
<StgValue><ssdm name="zext_ln552"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
init.end147:33 %w_pkt_data = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %tmp_s, i8 %zext_ln552, i8 %zext_ln551

]]></Node>
<StgValue><ssdm name="w_pkt_data"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="24">
<![CDATA[
init.end147:34 %zext_ln552_3 = zext i24 %w_pkt_data

]]></Node>
<StgValue><ssdm name="zext_ln552_3"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
init.end147:35 %icmp_ln555 = icmp_eq  i6 %read_row_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln555"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
init.end147:36 %icmp_ln555_1 = icmp_eq  i6 %read_col_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln555_1"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
init.end147:37 %w_pkt_last = and i1 %icmp_ln555, i1 %icmp_ln555_1

]]></Node>
<StgValue><ssdm name="w_pkt_last"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0">
<![CDATA[
init.end147:38 %write_ln559 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 %zext_ln552_3, i4 15, i4 15, i1 0, i1 %w_pkt_last, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln559"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="398" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="6">
<![CDATA[
init.end147:2 %zext_ln551_1 = zext i6 %read_row_load

]]></Node>
<StgValue><ssdm name="zext_ln551_1"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="6">
<![CDATA[
init.end147:5 %zext_ln552_1 = zext i6 %read_col_load

]]></Node>
<StgValue><ssdm name="zext_ln552_1"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="0">
<![CDATA[
init.end147:38 %write_ln559 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %m_axis_weights_V_data_V, i4 %m_axis_weights_V_keep_V, i4 %m_axis_weights_V_strb_V, i1 %m_axis_weights_V_user_V, i1 %m_axis_weights_V_last_V, i1 %m_axis_weights_V_id_V, i1 %m_axis_weights_V_dest_V, i32 %zext_ln552_3, i4 15, i4 15, i1 0, i1 %w_pkt_last, i1 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln559"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
init.end147:39 %add_ln561 = add i7 %zext_ln552_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln561"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="7">
<![CDATA[
init.end147:40 %trunc_ln562 = trunc i7 %add_ln561

]]></Node>
<StgValue><ssdm name="trunc_ln562"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
init.end147:41 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln561, i32 6

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
init.end147:42 %br_ln562 = br i1 %tmp_16, void %mergeST3, void %if.then179

]]></Node>
<StgValue><ssdm name="br_ln562"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then179:0 %add_ln564 = add i7 %zext_ln551_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln564"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="6" op_0_bw="7">
<![CDATA[
if.then179:1 %trunc_ln565 = trunc i7 %add_ln564

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
if.then179:2 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln564, i32 6

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.then179:3 %select_ln565 = select i1 %tmp_17, i6 0, i6 %trunc_ln565

]]></Node>
<StgValue><ssdm name="select_ln565"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
if.then179:4 %store_ln565 = store i6 %select_ln565, i6 %read_row

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
<literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
if.then179:5 %br_ln568 = br void %mergeST3

]]></Node>
<StgValue><ssdm name="br_ln568"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
mergeST3:0 %read_col_new_0 = phi i6 0, void %if.then179, i6 %trunc_ln562, void %init.end147

]]></Node>
<StgValue><ssdm name="read_col_new_0"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
mergeST3:1 %store_ln561 = store i6 %read_col_new_0, i6 %read_col

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="weight_read_mode" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
mergeST3:2 %br_ln569 = br void %if.end187

]]></Node>
<StgValue><ssdm name="br_ln569"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="enable" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end187:0 %add_ln575 = add i32 %timestamp_loc_0, i32 1

]]></Node>
<StgValue><ssdm name="add_ln575"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end187:1 %or_ln574 = or i1 %enable, i1 %timestamp_flag_0

]]></Node>
<StgValue><ssdm name="or_ln574"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end187:2 %select_ln574 = select i1 %enable, i32 %add_ln575, i32 0

]]></Node>
<StgValue><ssdm name="select_ln574"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
if.end187:3 %status = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %learning_params_rstdp_enable, i1 0, i1 %learning_enable, i1 %snn_busy_read, i1 %snn_ready_read

]]></Node>
<StgValue><ssdm name="status"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="5">
<![CDATA[
if.end187:4 %zext_ln587 = zext i5 %status

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end187:5 %write_ln589 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %status_reg, i32 %zext_ln587

]]></Node>
<StgValue><ssdm name="write_ln589"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end187:6 %write_ln590 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %spike_count_reg, i32 %spike_counter_loc_2

]]></Node>
<StgValue><ssdm name="write_ln590"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end187:7 %write_ln591 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %version_reg, i32 539300357

]]></Node>
<StgValue><ssdm name="write_ln591"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end187:8 %br_ln574 = br i1 %or_ln574, void %if.end190.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln574" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST:0 %store_ln431 = store i32 %select_ln574, i32 %timestamp

]]></Node>
<StgValue><ssdm name="store_ln431"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln574" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %if.end190.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="425" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
if.end190.new:0 %call_ln0 = call void @snn_top_hls_Pipeline_WEIGHT_SUM, i14 %weight_sum_loc, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="426" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end190.new:4 %write_ln0 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %spike_in_valid, i1 %spike_in_valid_local_0

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="427" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end190.new:5 %write_ln486 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %spike_in_neuron_id, i8 %spike_in_neuron_id_local_0

]]></Node>
<StgValue><ssdm name="write_ln486"/></StgValue>
</operation>

<operation id="428" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end190.new:6 %write_ln487 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %spike_in_weight, i8 %spike_in_weight_local_0

]]></Node>
<StgValue><ssdm name="write_ln487"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="429" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
if.end190.new:0 %call_ln0 = call void @snn_top_hls_Pipeline_WEIGHT_SUM, i14 %weight_sum_loc, i8 %p_ZL13weight_memory_0_0, i8 %p_ZL13weight_memory_0_1, i8 %p_ZL13weight_memory_1_0, i8 %p_ZL13weight_memory_1_1, i8 %p_ZL13weight_memory_2_0, i8 %p_ZL13weight_memory_2_1, i8 %p_ZL13weight_memory_3_0, i8 %p_ZL13weight_memory_3_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.end190.new:1 %weight_sum_loc_load = load i14 %weight_sum_loc

]]></Node>
<StgValue><ssdm name="weight_sum_loc_load"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="14">
<![CDATA[
if.end190.new:2 %sext_ln595 = sext i14 %weight_sum_loc_load

]]></Node>
<StgValue><ssdm name="sext_ln595"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end190.new:3 %write_ln601 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %weight_sum_reg, i32 %sext_ln595

]]></Node>
<StgValue><ssdm name="write_ln601"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0">
<![CDATA[
if.end190.new:7 %ret_ln602 = ret

]]></Node>
<StgValue><ssdm name="ret_ln602"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
