#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Aug  8 18:02:03 2023
# Process ID: 192532
# Current directory: /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1
# Command line: vivado -log Reveal_Top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Reveal_Top.tcl -notrace
# Log file: /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/Reveal_Top.vdi
# Journal file: /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/vivado.jou
# Running On: zen-sav, OS: Linux, CPU Frequency: 1397.361 MHz, CPU Physical cores: 8, Host memory: 16146 MB
#-----------------------------------------------------------
source Reveal_Top.tcl -notrace
Command: link_design -top Reveal_Top -part xc7a75tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_base'
INFO: [Project 1-454] Reading design checkpoint '/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/fifo_w32_16_r32_16_ib/fifo_w32_16_r32_16_ib.dcp' for cell 'SPItest/i_cmd'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.773 ; gain = 0.000 ; free physical = 1614 ; free virtual = 30367
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/fifo_w32_16_r32_16_ib/fifo_w32_16_r32_16_ib.xdc] for cell 'SPItest/i_cmd/U0'
Finished Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/fifo_w32_16_r32_16_ib/fifo_w32_16_r32_16_ib.xdc] for cell 'SPItest/i_cmd/U0'
Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_base/inst'
Finished Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_base/inst'
Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_base/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3082.816 ; gain = 416.016 ; free physical = 1120 ; free virtual = 29882
Finished Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_base/inst'
Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[1]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[2]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[3]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[4]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[5]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[6]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[7]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[8]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[9]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[10]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[11]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[12]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[13]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[14]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[15]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[16]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[17]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[18]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[19]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[20]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[21]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[22]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[23]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[24]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[25]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[26]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[27]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[28]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[29]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[30]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[31]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dq[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[1]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[2]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[3]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[4]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[5]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[6]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[7]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[8]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[9]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[10]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[11]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[12]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[13]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[14]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_addr[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ba[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ba[1]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ba[2]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ba[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ba[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ras_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ras_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ras_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cas_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cas_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cas_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_we_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_we_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_we_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_reset_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_reset_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_reset_n'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dm[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dm[1]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dm[2]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dm[3]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dm[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dm[*]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs_p[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs_n[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs_p[1]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs_n[1]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs_p[2]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs_n[2]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs_p[3]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs_n[3]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs*'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_dqs*'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck*'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_*'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TX_CLK_IN'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TX_CLK_IN'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RST_OUTMUX'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RST_OUTMUX'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_LOAD'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA_LOAD'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:228]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:228]
INFO: [Timing 38-2] Deriving generated clocks [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:581]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:581]
Finished Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc]
Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc]
WARNING: [Constraints 18-619] A clock with name 'okUH0' already exists, overwriting the previous clock with the same name. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:70]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:73]
WARNING: [Vivado 12-627] No clocks matched 'clk_pll_i'. [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:580]
Finished Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc]
Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/fifo_w32_16_r32_16_ib/fifo_w32_16_r32_16_ib_clocks.xdc] for cell 'SPItest/i_cmd/U0'
Finished Parsing XDC File [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.gen/sources_1/ip/fifo_w32_16_r32_16_ib/fifo_w32_16_r32_16_ib_clocks.xdc] for cell 'SPItest/i_cmd/U0'
INFO: [Project 1-1714] 7 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.785 ; gain = 0.000 ; free physical = 1119 ; free virtual = 29880
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 35 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

15 Infos, 107 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.785 ; gain = 475.012 ; free physical = 1119 ; free virtual = 29880
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3149.816 ; gain = 64.031 ; free physical = 1110 ; free virtual = 29871

Starting Cache Timing Information Task
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:73]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7c676dee

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3149.816 ; gain = 0.000 ; free physical = 1110 ; free virtual = 29871

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter i2cSystem/i2c_master_inst/IO_SCL_IOBUF_inst_i_1 into driver instance i2cSystem/i2c_master_inst/IO_SCL_IOBUF_inst_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter i2cSystem/i2c_master_inst/IO_SDA_IOBUF_inst_i_1 into driver instance i2cSystem/i2c_master_inst/IO_SDA_IOBUF_inst_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1 into driver instance okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 176f31a3b

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3331.941 ; gain = 0.000 ; free physical = 865 ; free virtual = 29626
INFO: [Opt 31-389] Phase Retarget created 70 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 121ade1c1

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3331.941 ; gain = 0.000 ; free physical = 865 ; free virtual = 29626
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Constant propagation, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: de6b914e

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3331.941 ; gain = 0.000 ; free physical = 865 ; free virtual = 29626
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Sweep, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG dividedClk_reg_n_0_BUFG_inst to drive 57 load(s) on clock net dividedClk_reg_n_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 101dc56b6

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3331.941 ; gain = 0.000 ; free physical = 864 ; free virtual = 29625
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 101dc56b6

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3331.941 ; gain = 0.000 ; free physical = 864 ; free virtual = 29625
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f3b46a63

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3331.941 ; gain = 0.000 ; free physical = 864 ; free virtual = 29625
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              70  |              83  |                                             12  |
|  Constant propagation         |              13  |              14  |                                             12  |
|  Sweep                        |               6  |               8  |                                             42  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             14  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3331.941 ; gain = 0.000 ; free physical = 864 ; free virtual = 29625
Ending Logic Optimization Task | Checksum: 1573b5251

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3331.941 ; gain = 0.000 ; free physical = 864 ; free virtual = 29625

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:73]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 1 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 8
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 217829a78

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3701.043 ; gain = 0.000 ; free physical = 842 ; free virtual = 29604
Ending Power Optimization Task | Checksum: 217829a78

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3701.043 ; gain = 369.102 ; free physical = 848 ; free virtual = 29610

Starting Final Cleanup Task

Starting Logic Optimization Task
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:73]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1cf8b3a3d

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3701.043 ; gain = 0.000 ; free physical = 844 ; free virtual = 29605
Ending Final Cleanup Task | Checksum: 1cf8b3a3d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3701.043 ; gain = 0.000 ; free physical = 844 ; free virtual = 29605

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3701.043 ; gain = 0.000 ; free physical = 844 ; free virtual = 29605
Ending Netlist Obfuscation Task | Checksum: 1cf8b3a3d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3701.043 ; gain = 0.000 ; free physical = 844 ; free virtual = 29605
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 119 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3701.043 ; gain = 615.258 ; free physical = 844 ; free virtual = 29605
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:73]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3701.043 ; gain = 0.000 ; free physical = 833 ; free virtual = 29595
INFO: [Common 17-1381] The checkpoint '/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/Reveal_Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Reveal_Top_drc_opted.rpt -pb Reveal_Top_drc_opted.pb -rpx Reveal_Top_drc_opted.rpx
Command: report_drc -file Reveal_Top_drc_opted.rpt -pb Reveal_Top_drc_opted.pb -rpx Reveal_Top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/Reveal_Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 774 ; free virtual = 29536
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 122d77e93

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 774 ; free virtual = 29536
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 774 ; free virtual = 29536

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5c5d2263

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 804 ; free virtual = 29566

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e47e2666

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 817 ; free virtual = 29580

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e47e2666

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 817 ; free virtual = 29580
Phase 1 Placer Initialization | Checksum: e47e2666

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 817 ; free virtual = 29580

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: cafd31d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 808 ; free virtual = 29571

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e29e64c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 812 ; free virtual = 29575

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: caac3b81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 812 ; free virtual = 29575

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 87 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 34 nets or LUTs. Breaked 0 LUT, combined 34 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 782 ; free virtual = 29544

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             34  |                    34  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             34  |                    34  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c09162e0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 784 ; free virtual = 29546
Phase 2.4 Global Placement Core | Checksum: 119fd97ab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 782 ; free virtual = 29545
Phase 2 Global Placement | Checksum: 119fd97ab

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 782 ; free virtual = 29545

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10cc48768

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 782 ; free virtual = 29545

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 153dbbebe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bc286aec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1662444b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1450c1b4e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 780 ; free virtual = 29542

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: e3b1e375

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 778 ; free virtual = 29541

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: ed60d0b8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 778 ; free virtual = 29541

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18404de37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 778 ; free virtual = 29541

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: c0b6cbb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 778 ; free virtual = 29541
Phase 3 Detail Placement | Checksum: c0b6cbb1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 778 ; free virtual = 29540

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:73]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ff869d30

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.108 | TNS=-67.276 |
Phase 1 Physical Synthesis Initialization | Checksum: 19fb2b663

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 776 ; free virtual = 29539
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13c906976

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 776 ; free virtual = 29539
Phase 4.1.1.1 BUFG Insertion | Checksum: ff869d30

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 776 ; free virtual = 29539

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.755. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f5e3131c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544
Phase 4.1 Post Commit Optimization | Checksum: f5e3131c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f5e3131c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f5e3131c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544
Phase 4.3 Placer Reporting | Checksum: f5e3131c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d954ec00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544
Ending Placer Task | Checksum: 848a4764

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 781 ; free virtual = 29544
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 127 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 808 ; free virtual = 29570
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 805 ; free virtual = 29571
INFO: [Common 17-1381] The checkpoint '/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/Reveal_Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Reveal_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 805 ; free virtual = 29569
INFO: [runtcl-4] Executing : report_utilization -file Reveal_Top_utilization_placed.rpt -pb Reveal_Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Reveal_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 813 ; free virtual = 29577
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.80s |  WALL: 0.23s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 779 ; free virtual = 29543

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.755 | TNS=-62.120 |
Phase 1 Physical Synthesis Initialization | Checksum: 1aa6e4e31

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 775 ; free virtual = 29539
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.755 | TNS=-62.120 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1aa6e4e31

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 775 ; free virtual = 29539

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.755 | TNS=-62.120 |
INFO: [Physopt 32-702] Processed net prevData_reg_n_0_[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net wi00/ep_dataout[23]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net wi00/ep_dataout[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.750 | TNS=-62.103 |
INFO: [Physopt 32-702] Processed net prevData_reg_n_0_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wi00/ep_dataout[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prevData_reg_n_0_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wi00/ep_dataout[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.750 | TNS=-62.103 |
Phase 3 Critical Path Optimization | Checksum: 1aa6e4e31

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 774 ; free virtual = 29538

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.750 | TNS=-62.103 |
INFO: [Physopt 32-702] Processed net prevData_reg_n_0_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wi00/ep_dataout[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net prevData_reg_n_0_[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/mmcm0_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wi00/ep_dataout[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net okHI/p_5_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.750 | TNS=-62.103 |
Phase 4 Critical Path Optimization | Checksum: 1aa6e4e31

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 774 ; free virtual = 29538
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 774 ; free virtual = 29538
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.750 | TNS=-62.103 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.005  |          0.017  |            1  |              0  |                     1  |           0  |           2  |  00:00:01  |
|  Total          |          0.005  |          0.017  |            1  |              0  |                     1  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 774 ; free virtual = 29538
Ending Physical Synthesis Task | Checksum: 19eeb0bae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 774 ; free virtual = 29538
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 127 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 770 ; free virtual = 29537
INFO: [Common 17-1381] The checkpoint '/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/Reveal_Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 413afcaf ConstDB: 0 ShapeSum: bcc4e17a RouteDB: 0
Post Restoration Checksum: NetGraph: 968725e1 NumContArr: 7a54cd3f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 110dbf320

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 622 ; free virtual = 29389

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 110dbf320

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 587 ; free virtual = 29354

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 110dbf320

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 587 ; free virtual = 29354
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10206d4be

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 574 ; free virtual = 29342
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.750 | TNS=-53.572| WHS=-0.356 | THS=-32.792|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 14f3d8485

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 580 ; free virtual = 29347
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.750 | TNS=-53.550| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 14f3d8485

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 579 ; free virtual = 29346

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000609305 %
  Global Horizontal Routing Utilization  = 0.00127877 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2086
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2085
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1151c8d1c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 572 ; free virtual = 29339

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1151c8d1c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 572 ; free virtual = 29339
Phase 3 Initial Routing | Checksum: 1ca48ba86

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 572 ; free virtual = 29340
INFO: [Route 35-580] Design has 32 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+====================+
| Launch Setup Clock | Launch Hold Clock | Pin                |
+====================+===================+====================+
| mmcm0_clk0         | mmcm0_clk0        | prevData_reg[18]/D |
| mmcm0_clk0         | mmcm0_clk0        | prevData_reg[2]/D  |
| mmcm0_clk0         | mmcm0_clk0        | prevData_reg[26]/D |
| mmcm0_clk0         | mmcm0_clk0        | prevData_reg[20]/D |
| mmcm0_clk0         | mmcm0_clk0        | prevData_reg[1]/D  |
+--------------------+-------------------+--------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-54.460| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12e52deaa

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 581 ; free virtual = 29348

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-54.460| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 169bb1046

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 587 ; free virtual = 29354
Phase 4 Rip-up And Reroute | Checksum: 169bb1046

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 587 ; free virtual = 29354

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1372951f6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 595 ; free virtual = 29362
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-54.460| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 125fcb520

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 594 ; free virtual = 29361

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 125fcb520

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 594 ; free virtual = 29361
Phase 5 Delay and Skew Optimization | Checksum: 125fcb520

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 594 ; free virtual = 29361

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1372a4977

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 593 ; free virtual = 29360
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-54.432| WHS=-0.555 | THS=-11.826|

Phase 6.1 Hold Fix Iter | Checksum: 1064c81cb

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 540 ; free virtual = 29307
WARNING: [Route 35-468] The router encountered 32 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	prevData_reg[15]/D
	prevData_reg[14]/D
	prevData_reg[13]/D
	prevData_reg[12]/D
	prevData_reg[11]/D
	prevData_reg[10]/D
	prevData_reg[9]/D
	prevData_reg[8]/D
	prevData_reg[7]/D
	prevData_reg[6]/D
	.. and 22 more pins.

Phase 6 Post Hold Fix | Checksum: f1c42004

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 540 ; free virtual = 29307

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.317013 %
  Global Horizontal Routing Utilization  = 0.328716 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 39.6396%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1976412dc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 537 ; free virtual = 29304

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1976412dc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3716.074 ; gain = 0.000 ; free physical = 541 ; free virtual = 29308

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19baa4529

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 3716.652 ; gain = 0.578 ; free physical = 543 ; free virtual = 29310

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1ade469e9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3716.652 ; gain = 0.578 ; free physical = 541 ; free virtual = 29309
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.753 | TNS=-83.504| WHS=0.063  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1ade469e9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3716.652 ; gain = 0.578 ; free physical = 541 ; free virtual = 29309
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3716.652 ; gain = 0.578 ; free physical = 613 ; free virtual = 29381

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
146 Infos, 129 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3716.652 ; gain = 0.578 ; free physical = 613 ; free virtual = 29381
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3716.652 ; gain = 0.000 ; free physical = 605 ; free virtual = 29376
INFO: [Common 17-1381] The checkpoint '/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/Reveal_Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Reveal_Top_drc_routed.rpt -pb Reveal_Top_drc_routed.pb -rpx Reveal_Top_drc_routed.rpx
Command: report_drc -file Reveal_Top_drc_routed.rpt -pb Reveal_Top_drc_routed.pb -rpx Reveal_Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/Reveal_Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Reveal_Top_methodology_drc_routed.rpt -pb Reveal_Top_methodology_drc_routed.pb -rpx Reveal_Top_methodology_drc_routed.rpx
Command: report_methodology -file Reveal_Top_methodology_drc_routed.rpt -pb Reveal_Top_methodology_drc_routed.pb -rpx Reveal_Top_methodology_drc_routed.rpx
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:73]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.runs/impl_1/Reveal_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Reveal_Top_power_routed.rpt -pb Reveal_Top_power_summary_routed.pb -rpx Reveal_Top_power_routed.rpx
Command: report_power -file Reveal_Top_power_routed.rpt -pb Reveal_Top_power_summary_routed.pb -rpx Reveal_Top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for a0/d0/dna0
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint.xdc:73]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:72]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'okUH[0]' relative to clock 'okUH0' defined on the same pin is not supported, ignoring it [/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3_2_constraint_current.xdc:73]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
159 Infos, 137 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Reveal_Top_route_status.rpt -pb Reveal_Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Reveal_Top_timing_summary_routed.rpt -pb Reveal_Top_timing_summary_routed.pb -rpx Reveal_Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Reveal_Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Reveal_Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Reveal_Top_bus_skew_routed.rpt -pb Reveal_Top_bus_skew_routed.pb -rpx Reveal_Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Reveal_Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a75t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[10] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[5]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[11] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[6]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[12] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[7]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[13] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[8]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[5] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[0]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[6] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[1]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[7] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[2]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[8] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[3]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRARDADDR[9] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[4]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[10] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[5]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[11] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[6]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[12] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[7]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[13] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[8]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[5] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[0]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[6] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[1]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[7] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[2]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[8] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[3]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ADDRBWRADDR[9] (net: okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg_n_0_[4]) which is driven by a register (okHI/core0/core0/l287f1d33aab074157010cd04cb03cd77_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/ENBWREN (net: okHI/core0/core0/l2fd7e1a4c1a262bf4062db5f061b7878) which is driven by a register (okHI/core0/core0/l2fd7e1a4c1a262bf4062db5f061b7878_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 okHI/core0/core0/r0 has an input control pin okHI/core0/core0/r0/WEBWE[2] (net: okHI/core0/core0/l2fd7e1a4c1a262bf4062db5f061b7878) which is driven by a register (okHI/core0/core0/l2fd7e1a4c1a262bf4062db5f061b7878_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out[5]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out[0]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out[1]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out[2]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out[3]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_0_out[4]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[5]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[0]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[1]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[2]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[3]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_12_out[4]) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/RSTRAMARSTRAM (net: okHI/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out) which is driven by a register (okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 12 net(s) have no routable loads. The problem bus(es) and/or net(s) are SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, and SPItest/i_cmd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 25561856 bits.
Writing bitstream ./Reveal_Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 4003.098 ; gain = 222.398 ; free physical = 568 ; free virtual = 29341
INFO: [Common 17-206] Exiting Vivado at Tue Aug  8 18:03:44 2023...
