// Seed: 131736305
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wand id_1;
  assign id_3 = id_8;
  assign id_3 = id_3;
  assign id_1 = -1'd0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input wire id_2,
    output wire id_3,
    inout logic id_4,
    output wire id_5,
    input supply1 id_6,
    output tri0 id_7,
    output supply1 id_8
);
  assign id_7 = id_6;
  logic [7:0] id_10, id_11;
  wire id_12;
  assign id_8 = 1;
  always begin : LABEL_0
    if (1) #1 id_10[-1] <= -1;
    #1 id_4 = 1;
  end
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign modCall_1.id_1 = 0;
  logic id_13;
  ;
endmodule
