WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2503372 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5052942 heartbeat IPC: 3.922 cumulative IPC: 3.958 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6333251 cumulative IPC: 3.947 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6333251 cumulative IPC: 3.947 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 8387056 heartbeat IPC: 2.999 cumulative IPC: 2.435 (Simulation time: 00 hr 00 min 59 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_10.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 11238857 heartbeat IPC: 3.507 cumulative IPC: 3.058 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 15773423 heartbeat IPC: 2.205 cumulative IPC: 2.648 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 20346670 heartbeat IPC: 2.187 cumulative IPC: 2.498 (Simulation time: 00 hr 02 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_10.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000003 cycles: 23222693 heartbeat IPC: 3.477 cumulative IPC: 2.664 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 27755611 heartbeat IPC: 2.206 cumulative IPC: 2.567 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 32319062 heartbeat IPC: 2.191 cumulative IPC: 2.501 (Simulation time: 00 hr 03 min 33 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_10.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 35209433 heartbeat IPC: 3.46 cumulative IPC: 2.597 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 39752249 heartbeat IPC: 2.201 cumulative IPC: 2.543 (Simulation time: 00 hr 04 min 24 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 44315876 heartbeat IPC: 2.191 cumulative IPC: 2.501 (Simulation time: 00 hr 04 min 51 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_10.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 39472588 cumulative IPC: 2.533 (Simulation time: 00 hr 05 min 03 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 39472588 cumulative IPC: 2.533 (Simulation time: 00 hr 05 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_10.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.533 instructions: 100000000 cycles: 39472588
CPU 0 Branch Prediction Accuracy: 91.56% MPKI: 8.011 Average ROB Occupancy at Mispredict: 49.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 2.12
BRANCH_CONDITIONAL: 5.68
BRANCH_DIRECT_CALL: 0.00011
BRANCH_INDIRECT_CALL: 0.21
BRANCH_RETURN: 0.00011

L1D TOTAL        ACCESS:   24650348 HIT:   23164299 MISS:    1486049
L1D LOAD         ACCESS:   19568284 HIT:   18469860 MISS:    1098424
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    5081547 HIT:    4694423 MISS:     387124
L1D TRANSLATION  ACCESS:        517 HIT:         16 MISS:        501
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 9.968 cycles
L1I TOTAL        ACCESS:     883986 HIT:     834554 MISS:      49432
L1I LOAD         ACCESS:     883986 HIT:     834554 MISS:      49432
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 21.92 cycles
L2C TOTAL        ACCESS:     962607 HIT:     734710 MISS:     227897
L2C LOAD         ACCESS:     335645 HIT:     210050 MISS:     125595
L2C RFO          ACCESS:     312115 HIT:     218857 MISS:      93258
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     314346 HIT:     305685 MISS:       8661
L2C TRANSLATION  ACCESS:        501 HIT:        118 MISS:        383
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 47.47 cycles
LLC TOTAL        ACCESS:     310179 HIT:     269609 MISS:      40570
LLC LOAD         ACCESS:     125595 HIT:     105200 MISS:      20395
LLC RFO          ACCESS:      93258 HIT:      81898 MISS:      11360
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      90943 HIT:      82297 MISS:       8646
LLC TRANSLATION  ACCESS:        383 HIT:        214 MISS:        169
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 157.4 cycles
cpu0_DTLB TOTAL        ACCESS:   18910197 HIT:   18812337 MISS:      97860
cpu0_DTLB LOAD         ACCESS:   18910197 HIT:   18812337 MISS:      97860
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.266 cycles
cpu0_ITLB TOTAL        ACCESS:     750490 HIT:     749206 MISS:       1284
cpu0_ITLB LOAD         ACCESS:     750490 HIT:     749206 MISS:       1284
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.71 cycles
cpu0_STLB TOTAL        ACCESS:      63000 HIT:      62483 MISS:        517
cpu0_STLB LOAD         ACCESS:      63000 HIT:      62483 MISS:        517
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 105.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      12320
  ROW_BUFFER_MISS:      19573
 AVG DBUS CONGESTED CYCLE: 3.91
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1496
  FULL:      11176
