INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_9/project_9.srcs/sources_1/new/add8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_9/project_9.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
