-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DCT_Block_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    function_r : IN STD_LOGIC_VECTOR (7 downto 0);
    X_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    X_empty_n : IN STD_LOGIC;
    X_read : OUT STD_LOGIC;
    Y_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    Y_full_n : IN STD_LOGIC;
    Y_write : OUT STD_LOGIC );
end;


architecture behav of DCT_Block_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_25 : BOOLEAN;
    signal Tinv_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_0_ce0 : STD_LOGIC;
    signal Tinv_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_0_ce1 : STD_LOGIC;
    signal Tinv_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_1_ce0 : STD_LOGIC;
    signal Tinv_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_1_ce1 : STD_LOGIC;
    signal Tinv_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_2_ce0 : STD_LOGIC;
    signal Tinv_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_2_ce1 : STD_LOGIC;
    signal Tinv_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_3_ce0 : STD_LOGIC;
    signal Tinv_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_3_ce1 : STD_LOGIC;
    signal Tinv_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_4_ce0 : STD_LOGIC;
    signal Tinv_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_4_ce1 : STD_LOGIC;
    signal Tinv_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_5_ce0 : STD_LOGIC;
    signal Tinv_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_5_ce1 : STD_LOGIC;
    signal Tinv_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_6_ce0 : STD_LOGIC;
    signal Tinv_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_6_ce1 : STD_LOGIC;
    signal Tinv_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_7_ce0 : STD_LOGIC;
    signal Tinv_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Tinv_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal Tinv_7_ce1 : STD_LOGIC;
    signal Tinv_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_0_ce0 : STD_LOGIC;
    signal T_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_0_ce1 : STD_LOGIC;
    signal T_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_1_ce0 : STD_LOGIC;
    signal T_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_1_ce1 : STD_LOGIC;
    signal T_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_2_ce0 : STD_LOGIC;
    signal T_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_2_ce1 : STD_LOGIC;
    signal T_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_3_ce0 : STD_LOGIC;
    signal T_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_3_ce1 : STD_LOGIC;
    signal T_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_4_ce0 : STD_LOGIC;
    signal T_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_4_ce1 : STD_LOGIC;
    signal T_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_5_ce0 : STD_LOGIC;
    signal T_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_5_ce1 : STD_LOGIC;
    signal T_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_6_ce0 : STD_LOGIC;
    signal T_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_6_ce1 : STD_LOGIC;
    signal T_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_7_ce0 : STD_LOGIC;
    signal T_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal T_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal T_7_ce1 : STD_LOGIC;
    signal T_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_reg_136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_222 : BOOLEAN;
    signal temp_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_ce0 : STD_LOGIC;
    signal temp_we0 : STD_LOGIC;
    signal temp_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_0_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_0_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_0_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_0_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_1_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_1_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_1_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_1_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_2_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_2_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_2_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_2_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_3_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_3_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_3_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_3_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_4_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_4_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_4_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_4_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_5_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_5_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_5_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_5_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_6_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_6_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_6_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_6_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_7_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_7_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_7_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_A_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_A_7_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_B_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_B_empty_n : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_B_read : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_C_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_C_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_C_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_C_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_C_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_C_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_C_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_C_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_C_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply_fu_67_C_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_ap_done : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_ap_start : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_ap_idle : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_ap_ready : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_A_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_A_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_A_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_A_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_A_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_A_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_A_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_A_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_0_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_1_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_2_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_3_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_4_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_5_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_6_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_ce0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_we0 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_ce1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_B_7_we1 : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_C_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DCT_MAT_Multiply2_fu_99_C_full_n : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_C_write : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_ap_done : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_ap_start : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_ap_idle : STD_LOGIC;
    signal grp_DCT_MAT_Multiply2_fu_99_ap_ready : STD_LOGIC;
    signal grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready : STD_LOGIC := '0';
    signal ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_445 : BOOLEAN;
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_463 : BOOLEAN;
    signal grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_479 : BOOLEAN;
    signal ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready : STD_LOGIC := '0';
    signal ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready : STD_LOGIC;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_488 : BOOLEAN;
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_510 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component DCT_MAT_Multiply IS
    port (
        A_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_0_ce0 : OUT STD_LOGIC;
        A_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_0_we0 : OUT STD_LOGIC;
        A_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_0_ce1 : OUT STD_LOGIC;
        A_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_0_we1 : OUT STD_LOGIC;
        A_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_we0 : OUT STD_LOGIC;
        A_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_1_ce1 : OUT STD_LOGIC;
        A_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_we1 : OUT STD_LOGIC;
        A_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_2_ce0 : OUT STD_LOGIC;
        A_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_we0 : OUT STD_LOGIC;
        A_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_2_ce1 : OUT STD_LOGIC;
        A_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_2_we1 : OUT STD_LOGIC;
        A_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_3_ce0 : OUT STD_LOGIC;
        A_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_3_we0 : OUT STD_LOGIC;
        A_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_3_ce1 : OUT STD_LOGIC;
        A_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_3_we1 : OUT STD_LOGIC;
        A_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_4_ce0 : OUT STD_LOGIC;
        A_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_4_we0 : OUT STD_LOGIC;
        A_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_4_ce1 : OUT STD_LOGIC;
        A_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_4_we1 : OUT STD_LOGIC;
        A_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_5_ce0 : OUT STD_LOGIC;
        A_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_5_we0 : OUT STD_LOGIC;
        A_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_5_ce1 : OUT STD_LOGIC;
        A_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_5_we1 : OUT STD_LOGIC;
        A_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_6_ce0 : OUT STD_LOGIC;
        A_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_6_we0 : OUT STD_LOGIC;
        A_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_6_ce1 : OUT STD_LOGIC;
        A_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_6_we1 : OUT STD_LOGIC;
        A_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_7_ce0 : OUT STD_LOGIC;
        A_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_7_we0 : OUT STD_LOGIC;
        A_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        A_7_ce1 : OUT STD_LOGIC;
        A_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_7_we1 : OUT STD_LOGIC;
        B_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        B_empty_n : IN STD_LOGIC;
        B_read : OUT STD_LOGIC;
        C_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_ce0 : OUT STD_LOGIC;
        C_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_we0 : OUT STD_LOGIC;
        C_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        C_ce1 : OUT STD_LOGIC;
        C_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        C_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC );
    end component;


    component DCT_MAT_Multiply2 IS
    port (
        A_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_we0 : OUT STD_LOGIC;
        A_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        A_ce1 : OUT STD_LOGIC;
        A_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_we1 : OUT STD_LOGIC;
        B_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_0_ce0 : OUT STD_LOGIC;
        B_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_0_we0 : OUT STD_LOGIC;
        B_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_0_ce1 : OUT STD_LOGIC;
        B_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_0_we1 : OUT STD_LOGIC;
        B_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_1_ce0 : OUT STD_LOGIC;
        B_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_1_we0 : OUT STD_LOGIC;
        B_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_1_ce1 : OUT STD_LOGIC;
        B_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_1_we1 : OUT STD_LOGIC;
        B_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_2_ce0 : OUT STD_LOGIC;
        B_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_2_we0 : OUT STD_LOGIC;
        B_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_2_ce1 : OUT STD_LOGIC;
        B_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_2_we1 : OUT STD_LOGIC;
        B_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_3_ce0 : OUT STD_LOGIC;
        B_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_3_we0 : OUT STD_LOGIC;
        B_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_3_ce1 : OUT STD_LOGIC;
        B_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_3_we1 : OUT STD_LOGIC;
        B_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_4_ce0 : OUT STD_LOGIC;
        B_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_4_we0 : OUT STD_LOGIC;
        B_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_4_ce1 : OUT STD_LOGIC;
        B_4_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_4_we1 : OUT STD_LOGIC;
        B_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_5_ce0 : OUT STD_LOGIC;
        B_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_5_we0 : OUT STD_LOGIC;
        B_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_5_ce1 : OUT STD_LOGIC;
        B_5_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_5_we1 : OUT STD_LOGIC;
        B_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_6_ce0 : OUT STD_LOGIC;
        B_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_6_we0 : OUT STD_LOGIC;
        B_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_6_ce1 : OUT STD_LOGIC;
        B_6_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_6_we1 : OUT STD_LOGIC;
        B_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_7_ce0 : OUT STD_LOGIC;
        B_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_7_we0 : OUT STD_LOGIC;
        B_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        B_7_ce1 : OUT STD_LOGIC;
        B_7_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        B_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_7_we1 : OUT STD_LOGIC;
        C_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_full_n : IN STD_LOGIC;
        C_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC );
    end component;


    component DCT_Block_proc_Tinv_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_Tinv_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_Tinv_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_Tinv_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_Tinv_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_Tinv_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_Tinv_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_Tinv_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_T_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_T_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_T_2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_T_3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_T_4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_T_5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_T_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_T_7 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DCT_Block_proc_temp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    Tinv_0_U : component DCT_Block_proc_Tinv_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Tinv_0_address0,
        ce0 => Tinv_0_ce0,
        q0 => Tinv_0_q0,
        address1 => Tinv_0_address1,
        ce1 => Tinv_0_ce1,
        q1 => Tinv_0_q1);

    Tinv_1_U : component DCT_Block_proc_Tinv_1
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Tinv_1_address0,
        ce0 => Tinv_1_ce0,
        q0 => Tinv_1_q0,
        address1 => Tinv_1_address1,
        ce1 => Tinv_1_ce1,
        q1 => Tinv_1_q1);

    Tinv_2_U : component DCT_Block_proc_Tinv_2
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Tinv_2_address0,
        ce0 => Tinv_2_ce0,
        q0 => Tinv_2_q0,
        address1 => Tinv_2_address1,
        ce1 => Tinv_2_ce1,
        q1 => Tinv_2_q1);

    Tinv_3_U : component DCT_Block_proc_Tinv_3
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Tinv_3_address0,
        ce0 => Tinv_3_ce0,
        q0 => Tinv_3_q0,
        address1 => Tinv_3_address1,
        ce1 => Tinv_3_ce1,
        q1 => Tinv_3_q1);

    Tinv_4_U : component DCT_Block_proc_Tinv_4
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Tinv_4_address0,
        ce0 => Tinv_4_ce0,
        q0 => Tinv_4_q0,
        address1 => Tinv_4_address1,
        ce1 => Tinv_4_ce1,
        q1 => Tinv_4_q1);

    Tinv_5_U : component DCT_Block_proc_Tinv_5
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Tinv_5_address0,
        ce0 => Tinv_5_ce0,
        q0 => Tinv_5_q0,
        address1 => Tinv_5_address1,
        ce1 => Tinv_5_ce1,
        q1 => Tinv_5_q1);

    Tinv_6_U : component DCT_Block_proc_Tinv_6
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Tinv_6_address0,
        ce0 => Tinv_6_ce0,
        q0 => Tinv_6_q0,
        address1 => Tinv_6_address1,
        ce1 => Tinv_6_ce1,
        q1 => Tinv_6_q1);

    Tinv_7_U : component DCT_Block_proc_Tinv_7
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Tinv_7_address0,
        ce0 => Tinv_7_ce0,
        q0 => Tinv_7_q0,
        address1 => Tinv_7_address1,
        ce1 => Tinv_7_ce1,
        q1 => Tinv_7_q1);

    T_0_U : component DCT_Block_proc_T_0
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => T_0_address0,
        ce0 => T_0_ce0,
        q0 => T_0_q0,
        address1 => T_0_address1,
        ce1 => T_0_ce1,
        q1 => T_0_q1);

    T_1_U : component DCT_Block_proc_T_1
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => T_1_address0,
        ce0 => T_1_ce0,
        q0 => T_1_q0,
        address1 => T_1_address1,
        ce1 => T_1_ce1,
        q1 => T_1_q1);

    T_2_U : component DCT_Block_proc_T_2
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => T_2_address0,
        ce0 => T_2_ce0,
        q0 => T_2_q0,
        address1 => T_2_address1,
        ce1 => T_2_ce1,
        q1 => T_2_q1);

    T_3_U : component DCT_Block_proc_T_3
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => T_3_address0,
        ce0 => T_3_ce0,
        q0 => T_3_q0,
        address1 => T_3_address1,
        ce1 => T_3_ce1,
        q1 => T_3_q1);

    T_4_U : component DCT_Block_proc_T_4
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => T_4_address0,
        ce0 => T_4_ce0,
        q0 => T_4_q0,
        address1 => T_4_address1,
        ce1 => T_4_ce1,
        q1 => T_4_q1);

    T_5_U : component DCT_Block_proc_T_5
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => T_5_address0,
        ce0 => T_5_ce0,
        q0 => T_5_q0,
        address1 => T_5_address1,
        ce1 => T_5_ce1,
        q1 => T_5_q1);

    T_6_U : component DCT_Block_proc_T_6
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => T_6_address0,
        ce0 => T_6_ce0,
        q0 => T_6_q0,
        address1 => T_6_address1,
        ce1 => T_6_ce1,
        q1 => T_6_q1);

    T_7_U : component DCT_Block_proc_T_7
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => T_7_address0,
        ce0 => T_7_ce0,
        q0 => T_7_q0,
        address1 => T_7_address1,
        ce1 => T_7_ce1,
        q1 => T_7_q1);

    temp_U : component DCT_Block_proc_temp
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_address0,
        ce0 => temp_ce0,
        we0 => temp_we0,
        d0 => temp_d0,
        q0 => temp_q0);

    grp_DCT_MAT_Multiply_fu_67 : component DCT_MAT_Multiply
    port map (
        A_0_address0 => grp_DCT_MAT_Multiply_fu_67_A_0_address0,
        A_0_ce0 => grp_DCT_MAT_Multiply_fu_67_A_0_ce0,
        A_0_d0 => grp_DCT_MAT_Multiply_fu_67_A_0_d0,
        A_0_q0 => grp_DCT_MAT_Multiply_fu_67_A_0_q0,
        A_0_we0 => grp_DCT_MAT_Multiply_fu_67_A_0_we0,
        A_0_address1 => grp_DCT_MAT_Multiply_fu_67_A_0_address1,
        A_0_ce1 => grp_DCT_MAT_Multiply_fu_67_A_0_ce1,
        A_0_d1 => grp_DCT_MAT_Multiply_fu_67_A_0_d1,
        A_0_q1 => grp_DCT_MAT_Multiply_fu_67_A_0_q1,
        A_0_we1 => grp_DCT_MAT_Multiply_fu_67_A_0_we1,
        A_1_address0 => grp_DCT_MAT_Multiply_fu_67_A_1_address0,
        A_1_ce0 => grp_DCT_MAT_Multiply_fu_67_A_1_ce0,
        A_1_d0 => grp_DCT_MAT_Multiply_fu_67_A_1_d0,
        A_1_q0 => grp_DCT_MAT_Multiply_fu_67_A_1_q0,
        A_1_we0 => grp_DCT_MAT_Multiply_fu_67_A_1_we0,
        A_1_address1 => grp_DCT_MAT_Multiply_fu_67_A_1_address1,
        A_1_ce1 => grp_DCT_MAT_Multiply_fu_67_A_1_ce1,
        A_1_d1 => grp_DCT_MAT_Multiply_fu_67_A_1_d1,
        A_1_q1 => grp_DCT_MAT_Multiply_fu_67_A_1_q1,
        A_1_we1 => grp_DCT_MAT_Multiply_fu_67_A_1_we1,
        A_2_address0 => grp_DCT_MAT_Multiply_fu_67_A_2_address0,
        A_2_ce0 => grp_DCT_MAT_Multiply_fu_67_A_2_ce0,
        A_2_d0 => grp_DCT_MAT_Multiply_fu_67_A_2_d0,
        A_2_q0 => grp_DCT_MAT_Multiply_fu_67_A_2_q0,
        A_2_we0 => grp_DCT_MAT_Multiply_fu_67_A_2_we0,
        A_2_address1 => grp_DCT_MAT_Multiply_fu_67_A_2_address1,
        A_2_ce1 => grp_DCT_MAT_Multiply_fu_67_A_2_ce1,
        A_2_d1 => grp_DCT_MAT_Multiply_fu_67_A_2_d1,
        A_2_q1 => grp_DCT_MAT_Multiply_fu_67_A_2_q1,
        A_2_we1 => grp_DCT_MAT_Multiply_fu_67_A_2_we1,
        A_3_address0 => grp_DCT_MAT_Multiply_fu_67_A_3_address0,
        A_3_ce0 => grp_DCT_MAT_Multiply_fu_67_A_3_ce0,
        A_3_d0 => grp_DCT_MAT_Multiply_fu_67_A_3_d0,
        A_3_q0 => grp_DCT_MAT_Multiply_fu_67_A_3_q0,
        A_3_we0 => grp_DCT_MAT_Multiply_fu_67_A_3_we0,
        A_3_address1 => grp_DCT_MAT_Multiply_fu_67_A_3_address1,
        A_3_ce1 => grp_DCT_MAT_Multiply_fu_67_A_3_ce1,
        A_3_d1 => grp_DCT_MAT_Multiply_fu_67_A_3_d1,
        A_3_q1 => grp_DCT_MAT_Multiply_fu_67_A_3_q1,
        A_3_we1 => grp_DCT_MAT_Multiply_fu_67_A_3_we1,
        A_4_address0 => grp_DCT_MAT_Multiply_fu_67_A_4_address0,
        A_4_ce0 => grp_DCT_MAT_Multiply_fu_67_A_4_ce0,
        A_4_d0 => grp_DCT_MAT_Multiply_fu_67_A_4_d0,
        A_4_q0 => grp_DCT_MAT_Multiply_fu_67_A_4_q0,
        A_4_we0 => grp_DCT_MAT_Multiply_fu_67_A_4_we0,
        A_4_address1 => grp_DCT_MAT_Multiply_fu_67_A_4_address1,
        A_4_ce1 => grp_DCT_MAT_Multiply_fu_67_A_4_ce1,
        A_4_d1 => grp_DCT_MAT_Multiply_fu_67_A_4_d1,
        A_4_q1 => grp_DCT_MAT_Multiply_fu_67_A_4_q1,
        A_4_we1 => grp_DCT_MAT_Multiply_fu_67_A_4_we1,
        A_5_address0 => grp_DCT_MAT_Multiply_fu_67_A_5_address0,
        A_5_ce0 => grp_DCT_MAT_Multiply_fu_67_A_5_ce0,
        A_5_d0 => grp_DCT_MAT_Multiply_fu_67_A_5_d0,
        A_5_q0 => grp_DCT_MAT_Multiply_fu_67_A_5_q0,
        A_5_we0 => grp_DCT_MAT_Multiply_fu_67_A_5_we0,
        A_5_address1 => grp_DCT_MAT_Multiply_fu_67_A_5_address1,
        A_5_ce1 => grp_DCT_MAT_Multiply_fu_67_A_5_ce1,
        A_5_d1 => grp_DCT_MAT_Multiply_fu_67_A_5_d1,
        A_5_q1 => grp_DCT_MAT_Multiply_fu_67_A_5_q1,
        A_5_we1 => grp_DCT_MAT_Multiply_fu_67_A_5_we1,
        A_6_address0 => grp_DCT_MAT_Multiply_fu_67_A_6_address0,
        A_6_ce0 => grp_DCT_MAT_Multiply_fu_67_A_6_ce0,
        A_6_d0 => grp_DCT_MAT_Multiply_fu_67_A_6_d0,
        A_6_q0 => grp_DCT_MAT_Multiply_fu_67_A_6_q0,
        A_6_we0 => grp_DCT_MAT_Multiply_fu_67_A_6_we0,
        A_6_address1 => grp_DCT_MAT_Multiply_fu_67_A_6_address1,
        A_6_ce1 => grp_DCT_MAT_Multiply_fu_67_A_6_ce1,
        A_6_d1 => grp_DCT_MAT_Multiply_fu_67_A_6_d1,
        A_6_q1 => grp_DCT_MAT_Multiply_fu_67_A_6_q1,
        A_6_we1 => grp_DCT_MAT_Multiply_fu_67_A_6_we1,
        A_7_address0 => grp_DCT_MAT_Multiply_fu_67_A_7_address0,
        A_7_ce0 => grp_DCT_MAT_Multiply_fu_67_A_7_ce0,
        A_7_d0 => grp_DCT_MAT_Multiply_fu_67_A_7_d0,
        A_7_q0 => grp_DCT_MAT_Multiply_fu_67_A_7_q0,
        A_7_we0 => grp_DCT_MAT_Multiply_fu_67_A_7_we0,
        A_7_address1 => grp_DCT_MAT_Multiply_fu_67_A_7_address1,
        A_7_ce1 => grp_DCT_MAT_Multiply_fu_67_A_7_ce1,
        A_7_d1 => grp_DCT_MAT_Multiply_fu_67_A_7_d1,
        A_7_q1 => grp_DCT_MAT_Multiply_fu_67_A_7_q1,
        A_7_we1 => grp_DCT_MAT_Multiply_fu_67_A_7_we1,
        B_dout => grp_DCT_MAT_Multiply_fu_67_B_dout,
        B_empty_n => grp_DCT_MAT_Multiply_fu_67_B_empty_n,
        B_read => grp_DCT_MAT_Multiply_fu_67_B_read,
        C_address0 => grp_DCT_MAT_Multiply_fu_67_C_address0,
        C_ce0 => grp_DCT_MAT_Multiply_fu_67_C_ce0,
        C_d0 => grp_DCT_MAT_Multiply_fu_67_C_d0,
        C_q0 => grp_DCT_MAT_Multiply_fu_67_C_q0,
        C_we0 => grp_DCT_MAT_Multiply_fu_67_C_we0,
        C_address1 => grp_DCT_MAT_Multiply_fu_67_C_address1,
        C_ce1 => grp_DCT_MAT_Multiply_fu_67_C_ce1,
        C_d1 => grp_DCT_MAT_Multiply_fu_67_C_d1,
        C_q1 => grp_DCT_MAT_Multiply_fu_67_C_q1,
        C_we1 => grp_DCT_MAT_Multiply_fu_67_C_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_done => grp_DCT_MAT_Multiply_fu_67_ap_done,
        ap_start => grp_DCT_MAT_Multiply_fu_67_ap_start,
        ap_idle => grp_DCT_MAT_Multiply_fu_67_ap_idle,
        ap_ready => grp_DCT_MAT_Multiply_fu_67_ap_ready);

    grp_DCT_MAT_Multiply2_fu_99 : component DCT_MAT_Multiply2
    port map (
        A_address0 => grp_DCT_MAT_Multiply2_fu_99_A_address0,
        A_ce0 => grp_DCT_MAT_Multiply2_fu_99_A_ce0,
        A_d0 => grp_DCT_MAT_Multiply2_fu_99_A_d0,
        A_q0 => grp_DCT_MAT_Multiply2_fu_99_A_q0,
        A_we0 => grp_DCT_MAT_Multiply2_fu_99_A_we0,
        A_address1 => grp_DCT_MAT_Multiply2_fu_99_A_address1,
        A_ce1 => grp_DCT_MAT_Multiply2_fu_99_A_ce1,
        A_d1 => grp_DCT_MAT_Multiply2_fu_99_A_d1,
        A_q1 => grp_DCT_MAT_Multiply2_fu_99_A_q1,
        A_we1 => grp_DCT_MAT_Multiply2_fu_99_A_we1,
        B_0_address0 => grp_DCT_MAT_Multiply2_fu_99_B_0_address0,
        B_0_ce0 => grp_DCT_MAT_Multiply2_fu_99_B_0_ce0,
        B_0_d0 => grp_DCT_MAT_Multiply2_fu_99_B_0_d0,
        B_0_q0 => grp_DCT_MAT_Multiply2_fu_99_B_0_q0,
        B_0_we0 => grp_DCT_MAT_Multiply2_fu_99_B_0_we0,
        B_0_address1 => grp_DCT_MAT_Multiply2_fu_99_B_0_address1,
        B_0_ce1 => grp_DCT_MAT_Multiply2_fu_99_B_0_ce1,
        B_0_d1 => grp_DCT_MAT_Multiply2_fu_99_B_0_d1,
        B_0_q1 => grp_DCT_MAT_Multiply2_fu_99_B_0_q1,
        B_0_we1 => grp_DCT_MAT_Multiply2_fu_99_B_0_we1,
        B_1_address0 => grp_DCT_MAT_Multiply2_fu_99_B_1_address0,
        B_1_ce0 => grp_DCT_MAT_Multiply2_fu_99_B_1_ce0,
        B_1_d0 => grp_DCT_MAT_Multiply2_fu_99_B_1_d0,
        B_1_q0 => grp_DCT_MAT_Multiply2_fu_99_B_1_q0,
        B_1_we0 => grp_DCT_MAT_Multiply2_fu_99_B_1_we0,
        B_1_address1 => grp_DCT_MAT_Multiply2_fu_99_B_1_address1,
        B_1_ce1 => grp_DCT_MAT_Multiply2_fu_99_B_1_ce1,
        B_1_d1 => grp_DCT_MAT_Multiply2_fu_99_B_1_d1,
        B_1_q1 => grp_DCT_MAT_Multiply2_fu_99_B_1_q1,
        B_1_we1 => grp_DCT_MAT_Multiply2_fu_99_B_1_we1,
        B_2_address0 => grp_DCT_MAT_Multiply2_fu_99_B_2_address0,
        B_2_ce0 => grp_DCT_MAT_Multiply2_fu_99_B_2_ce0,
        B_2_d0 => grp_DCT_MAT_Multiply2_fu_99_B_2_d0,
        B_2_q0 => grp_DCT_MAT_Multiply2_fu_99_B_2_q0,
        B_2_we0 => grp_DCT_MAT_Multiply2_fu_99_B_2_we0,
        B_2_address1 => grp_DCT_MAT_Multiply2_fu_99_B_2_address1,
        B_2_ce1 => grp_DCT_MAT_Multiply2_fu_99_B_2_ce1,
        B_2_d1 => grp_DCT_MAT_Multiply2_fu_99_B_2_d1,
        B_2_q1 => grp_DCT_MAT_Multiply2_fu_99_B_2_q1,
        B_2_we1 => grp_DCT_MAT_Multiply2_fu_99_B_2_we1,
        B_3_address0 => grp_DCT_MAT_Multiply2_fu_99_B_3_address0,
        B_3_ce0 => grp_DCT_MAT_Multiply2_fu_99_B_3_ce0,
        B_3_d0 => grp_DCT_MAT_Multiply2_fu_99_B_3_d0,
        B_3_q0 => grp_DCT_MAT_Multiply2_fu_99_B_3_q0,
        B_3_we0 => grp_DCT_MAT_Multiply2_fu_99_B_3_we0,
        B_3_address1 => grp_DCT_MAT_Multiply2_fu_99_B_3_address1,
        B_3_ce1 => grp_DCT_MAT_Multiply2_fu_99_B_3_ce1,
        B_3_d1 => grp_DCT_MAT_Multiply2_fu_99_B_3_d1,
        B_3_q1 => grp_DCT_MAT_Multiply2_fu_99_B_3_q1,
        B_3_we1 => grp_DCT_MAT_Multiply2_fu_99_B_3_we1,
        B_4_address0 => grp_DCT_MAT_Multiply2_fu_99_B_4_address0,
        B_4_ce0 => grp_DCT_MAT_Multiply2_fu_99_B_4_ce0,
        B_4_d0 => grp_DCT_MAT_Multiply2_fu_99_B_4_d0,
        B_4_q0 => grp_DCT_MAT_Multiply2_fu_99_B_4_q0,
        B_4_we0 => grp_DCT_MAT_Multiply2_fu_99_B_4_we0,
        B_4_address1 => grp_DCT_MAT_Multiply2_fu_99_B_4_address1,
        B_4_ce1 => grp_DCT_MAT_Multiply2_fu_99_B_4_ce1,
        B_4_d1 => grp_DCT_MAT_Multiply2_fu_99_B_4_d1,
        B_4_q1 => grp_DCT_MAT_Multiply2_fu_99_B_4_q1,
        B_4_we1 => grp_DCT_MAT_Multiply2_fu_99_B_4_we1,
        B_5_address0 => grp_DCT_MAT_Multiply2_fu_99_B_5_address0,
        B_5_ce0 => grp_DCT_MAT_Multiply2_fu_99_B_5_ce0,
        B_5_d0 => grp_DCT_MAT_Multiply2_fu_99_B_5_d0,
        B_5_q0 => grp_DCT_MAT_Multiply2_fu_99_B_5_q0,
        B_5_we0 => grp_DCT_MAT_Multiply2_fu_99_B_5_we0,
        B_5_address1 => grp_DCT_MAT_Multiply2_fu_99_B_5_address1,
        B_5_ce1 => grp_DCT_MAT_Multiply2_fu_99_B_5_ce1,
        B_5_d1 => grp_DCT_MAT_Multiply2_fu_99_B_5_d1,
        B_5_q1 => grp_DCT_MAT_Multiply2_fu_99_B_5_q1,
        B_5_we1 => grp_DCT_MAT_Multiply2_fu_99_B_5_we1,
        B_6_address0 => grp_DCT_MAT_Multiply2_fu_99_B_6_address0,
        B_6_ce0 => grp_DCT_MAT_Multiply2_fu_99_B_6_ce0,
        B_6_d0 => grp_DCT_MAT_Multiply2_fu_99_B_6_d0,
        B_6_q0 => grp_DCT_MAT_Multiply2_fu_99_B_6_q0,
        B_6_we0 => grp_DCT_MAT_Multiply2_fu_99_B_6_we0,
        B_6_address1 => grp_DCT_MAT_Multiply2_fu_99_B_6_address1,
        B_6_ce1 => grp_DCT_MAT_Multiply2_fu_99_B_6_ce1,
        B_6_d1 => grp_DCT_MAT_Multiply2_fu_99_B_6_d1,
        B_6_q1 => grp_DCT_MAT_Multiply2_fu_99_B_6_q1,
        B_6_we1 => grp_DCT_MAT_Multiply2_fu_99_B_6_we1,
        B_7_address0 => grp_DCT_MAT_Multiply2_fu_99_B_7_address0,
        B_7_ce0 => grp_DCT_MAT_Multiply2_fu_99_B_7_ce0,
        B_7_d0 => grp_DCT_MAT_Multiply2_fu_99_B_7_d0,
        B_7_q0 => grp_DCT_MAT_Multiply2_fu_99_B_7_q0,
        B_7_we0 => grp_DCT_MAT_Multiply2_fu_99_B_7_we0,
        B_7_address1 => grp_DCT_MAT_Multiply2_fu_99_B_7_address1,
        B_7_ce1 => grp_DCT_MAT_Multiply2_fu_99_B_7_ce1,
        B_7_d1 => grp_DCT_MAT_Multiply2_fu_99_B_7_d1,
        B_7_q1 => grp_DCT_MAT_Multiply2_fu_99_B_7_q1,
        B_7_we1 => grp_DCT_MAT_Multiply2_fu_99_B_7_we1,
        C_din => grp_DCT_MAT_Multiply2_fu_99_C_din,
        C_full_n => grp_DCT_MAT_Multiply2_fu_99_C_full_n,
        C_write => grp_DCT_MAT_Multiply2_fu_99_C_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_done => grp_DCT_MAT_Multiply2_fu_99_ap_done,
        ap_start => grp_DCT_MAT_Multiply2_fu_99_ap_start,
        ap_idle => grp_DCT_MAT_Multiply2_fu_99_ap_idle,
        ap_ready => grp_DCT_MAT_Multiply2_fu_99_ap_ready);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_done_reg assign process. --
    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((((cond_reg_136 = ap_const_lv1_0) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done)) or (not((cond_reg_136 = ap_const_lv1_0)) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done)))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready assign process. --
    ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0) and not((((cond_reg_136 = ap_const_lv1_0) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done)) or (not((cond_reg_136 = ap_const_lv1_0)) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)) and not((((cond_reg_136 = ap_const_lv1_0) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done)) or (not((cond_reg_136 = ap_const_lv1_0)) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done))))))) then 
                    ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = grp_DCT_MAT_Multiply2_fu_99_ap_ready) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0)) or ((ap_const_logic_1 = grp_DCT_MAT_Multiply2_fu_99_ap_ready) and (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0))))) then 
                    ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready assign process. --
    ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_logic_0 = grp_DCT_MAT_Multiply_fu_67_ap_done))) or (not((ap_const_logic_0 = grp_DCT_MAT_Multiply_fu_67_ap_done)) and (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)))) then 
                    ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = grp_DCT_MAT_Multiply_fu_67_ap_ready) and (ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) or ((ap_const_logic_1 = grp_DCT_MAT_Multiply_fu_67_ap_ready) and (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)))) then 
                    ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg assign process. --
    grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0) and (ap_const_logic_0 = ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready)) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)) and (ap_const_logic_0 = ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready)))) then 
                    grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_DCT_MAT_Multiply2_fu_99_ap_ready)) then 
                    grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg assign process. --
    grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_222) and (cond_fu_130_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_logic_0 = ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_222) and not((cond_fu_130_p2 = ap_const_lv1_0))) or ((ap_const_logic_0 = ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready) and (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)))) then 
                    grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_DCT_MAT_Multiply_fu_67_ap_ready)) then 
                    grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_bdd_222))) then
                cond_reg_136 <= cond_fu_130_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_CS_fsm, cond_fu_130_p2, cond_reg_136, ap_sig_bdd_222, grp_DCT_MAT_Multiply_fu_67_ap_done, grp_DCT_MAT_Multiply2_fu_99_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if ((not(ap_sig_bdd_222) and not((cond_fu_130_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                elsif ((not(ap_sig_bdd_222) and (cond_fu_130_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_logic_0 = grp_DCT_MAT_Multiply_fu_67_ap_done))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                if (not((((cond_reg_136 = ap_const_lv1_0) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done)) or (not((cond_reg_136 = ap_const_lv1_0)) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done))))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                if (not((ap_const_logic_0 = grp_DCT_MAT_Multiply_fu_67_ap_done))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    -- T_0_address0 assign process. --
    T_0_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_0_address0, grp_DCT_MAT_Multiply2_fu_99_B_0_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_0_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_0_address0 <= grp_DCT_MAT_Multiply_fu_67_A_0_address0;
        else 
            T_0_address0 <= "XXX";
        end if; 
    end process;

    T_0_address1 <= grp_DCT_MAT_Multiply_fu_67_A_0_address1;

    -- T_0_ce0 assign process. --
    T_0_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_0_ce0, grp_DCT_MAT_Multiply2_fu_99_B_0_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_0_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_0_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_0_ce0;
        else 
            T_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_0_ce1 assign process. --
    T_0_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_0_ce1, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_0_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_0_ce1;
        else 
            T_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_1_address0 assign process. --
    T_1_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_1_address0, grp_DCT_MAT_Multiply2_fu_99_B_1_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_1_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_1_address0 <= grp_DCT_MAT_Multiply_fu_67_A_1_address0;
        else 
            T_1_address0 <= "XXX";
        end if; 
    end process;

    T_1_address1 <= grp_DCT_MAT_Multiply_fu_67_A_1_address1;

    -- T_1_ce0 assign process. --
    T_1_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_1_ce0, grp_DCT_MAT_Multiply2_fu_99_B_1_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_1_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_1_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_1_ce0;
        else 
            T_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_1_ce1 assign process. --
    T_1_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_1_ce1, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_1_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_1_ce1;
        else 
            T_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_2_address0 assign process. --
    T_2_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_2_address0, grp_DCT_MAT_Multiply2_fu_99_B_2_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_2_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_2_address0 <= grp_DCT_MAT_Multiply_fu_67_A_2_address0;
        else 
            T_2_address0 <= "XXX";
        end if; 
    end process;

    T_2_address1 <= grp_DCT_MAT_Multiply_fu_67_A_2_address1;

    -- T_2_ce0 assign process. --
    T_2_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_2_ce0, grp_DCT_MAT_Multiply2_fu_99_B_2_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_2_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_2_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_2_ce0;
        else 
            T_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_2_ce1 assign process. --
    T_2_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_2_ce1, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_2_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_2_ce1;
        else 
            T_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_3_address0 assign process. --
    T_3_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_3_address0, grp_DCT_MAT_Multiply2_fu_99_B_3_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_3_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_3_address0 <= grp_DCT_MAT_Multiply_fu_67_A_3_address0;
        else 
            T_3_address0 <= "XXX";
        end if; 
    end process;

    T_3_address1 <= grp_DCT_MAT_Multiply_fu_67_A_3_address1;

    -- T_3_ce0 assign process. --
    T_3_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_3_ce0, grp_DCT_MAT_Multiply2_fu_99_B_3_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_3_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_3_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_3_ce0;
        else 
            T_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_3_ce1 assign process. --
    T_3_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_3_ce1, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_3_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_3_ce1;
        else 
            T_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_4_address0 assign process. --
    T_4_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_4_address0, grp_DCT_MAT_Multiply2_fu_99_B_4_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_4_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_4_address0 <= grp_DCT_MAT_Multiply_fu_67_A_4_address0;
        else 
            T_4_address0 <= "XXX";
        end if; 
    end process;

    T_4_address1 <= grp_DCT_MAT_Multiply_fu_67_A_4_address1;

    -- T_4_ce0 assign process. --
    T_4_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_4_ce0, grp_DCT_MAT_Multiply2_fu_99_B_4_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_4_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_4_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_4_ce0;
        else 
            T_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_4_ce1 assign process. --
    T_4_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_4_ce1, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_4_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_4_ce1;
        else 
            T_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_5_address0 assign process. --
    T_5_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_5_address0, grp_DCT_MAT_Multiply2_fu_99_B_5_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_5_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_5_address0 <= grp_DCT_MAT_Multiply_fu_67_A_5_address0;
        else 
            T_5_address0 <= "XXX";
        end if; 
    end process;

    T_5_address1 <= grp_DCT_MAT_Multiply_fu_67_A_5_address1;

    -- T_5_ce0 assign process. --
    T_5_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_5_ce0, grp_DCT_MAT_Multiply2_fu_99_B_5_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_5_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_5_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_5_ce0;
        else 
            T_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_5_ce1 assign process. --
    T_5_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_5_ce1, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_5_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_5_ce1;
        else 
            T_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_6_address0 assign process. --
    T_6_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_6_address0, grp_DCT_MAT_Multiply2_fu_99_B_6_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_6_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_6_address0 <= grp_DCT_MAT_Multiply_fu_67_A_6_address0;
        else 
            T_6_address0 <= "XXX";
        end if; 
    end process;

    T_6_address1 <= grp_DCT_MAT_Multiply_fu_67_A_6_address1;

    -- T_6_ce0 assign process. --
    T_6_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_6_ce0, grp_DCT_MAT_Multiply2_fu_99_B_6_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_6_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_6_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_6_ce0;
        else 
            T_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_6_ce1 assign process. --
    T_6_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_6_ce1, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_6_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_6_ce1;
        else 
            T_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_7_address0 assign process. --
    T_7_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_7_address0, grp_DCT_MAT_Multiply2_fu_99_B_7_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_7_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_7_address0 <= grp_DCT_MAT_Multiply_fu_67_A_7_address0;
        else 
            T_7_address0 <= "XXX";
        end if; 
    end process;

    T_7_address1 <= grp_DCT_MAT_Multiply_fu_67_A_7_address1;

    -- T_7_ce0 assign process. --
    T_7_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_7_ce0, grp_DCT_MAT_Multiply2_fu_99_B_7_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0)))) then 
            T_7_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_7_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_7_ce0;
        else 
            T_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- T_7_ce1 assign process. --
    T_7_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_7_ce1, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            T_7_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_7_ce1;
        else 
            T_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_0_address0 assign process. --
    Tinv_0_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_0_address0, grp_DCT_MAT_Multiply2_fu_99_B_0_address0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_0_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_0_address0 <= grp_DCT_MAT_Multiply_fu_67_A_0_address0;
        else 
            Tinv_0_address0 <= "XXX";
        end if; 
    end process;

    Tinv_0_address1 <= grp_DCT_MAT_Multiply_fu_67_A_0_address1;

    -- Tinv_0_ce0 assign process. --
    Tinv_0_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_0_ce0, grp_DCT_MAT_Multiply2_fu_99_B_0_ce0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_0_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_0_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_0_ce0;
        else 
            Tinv_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_0_ce1 assign process. --
    Tinv_0_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_0_ce1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_0_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_0_ce1;
        else 
            Tinv_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_1_address0 assign process. --
    Tinv_1_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_1_address0, grp_DCT_MAT_Multiply2_fu_99_B_1_address0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_1_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_1_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_1_address0 <= grp_DCT_MAT_Multiply_fu_67_A_1_address0;
        else 
            Tinv_1_address0 <= "XXX";
        end if; 
    end process;

    Tinv_1_address1 <= grp_DCT_MAT_Multiply_fu_67_A_1_address1;

    -- Tinv_1_ce0 assign process. --
    Tinv_1_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_1_ce0, grp_DCT_MAT_Multiply2_fu_99_B_1_ce0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_1_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_1_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_1_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_1_ce0;
        else 
            Tinv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_1_ce1 assign process. --
    Tinv_1_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_1_ce1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_1_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_1_ce1;
        else 
            Tinv_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_2_address0 assign process. --
    Tinv_2_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_2_address0, grp_DCT_MAT_Multiply2_fu_99_B_2_address0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_2_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_2_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_2_address0 <= grp_DCT_MAT_Multiply_fu_67_A_2_address0;
        else 
            Tinv_2_address0 <= "XXX";
        end if; 
    end process;

    Tinv_2_address1 <= grp_DCT_MAT_Multiply_fu_67_A_2_address1;

    -- Tinv_2_ce0 assign process. --
    Tinv_2_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_2_ce0, grp_DCT_MAT_Multiply2_fu_99_B_2_ce0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_2_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_2_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_2_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_2_ce0;
        else 
            Tinv_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_2_ce1 assign process. --
    Tinv_2_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_2_ce1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_2_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_2_ce1;
        else 
            Tinv_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_3_address0 assign process. --
    Tinv_3_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_3_address0, grp_DCT_MAT_Multiply2_fu_99_B_3_address0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_3_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_3_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_3_address0 <= grp_DCT_MAT_Multiply_fu_67_A_3_address0;
        else 
            Tinv_3_address0 <= "XXX";
        end if; 
    end process;

    Tinv_3_address1 <= grp_DCT_MAT_Multiply_fu_67_A_3_address1;

    -- Tinv_3_ce0 assign process. --
    Tinv_3_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_3_ce0, grp_DCT_MAT_Multiply2_fu_99_B_3_ce0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_3_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_3_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_3_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_3_ce0;
        else 
            Tinv_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_3_ce1 assign process. --
    Tinv_3_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_3_ce1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_3_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_3_ce1;
        else 
            Tinv_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_4_address0 assign process. --
    Tinv_4_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_4_address0, grp_DCT_MAT_Multiply2_fu_99_B_4_address0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_4_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_4_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_4_address0 <= grp_DCT_MAT_Multiply_fu_67_A_4_address0;
        else 
            Tinv_4_address0 <= "XXX";
        end if; 
    end process;

    Tinv_4_address1 <= grp_DCT_MAT_Multiply_fu_67_A_4_address1;

    -- Tinv_4_ce0 assign process. --
    Tinv_4_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_4_ce0, grp_DCT_MAT_Multiply2_fu_99_B_4_ce0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_4_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_4_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_4_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_4_ce0;
        else 
            Tinv_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_4_ce1 assign process. --
    Tinv_4_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_4_ce1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_4_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_4_ce1;
        else 
            Tinv_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_5_address0 assign process. --
    Tinv_5_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_5_address0, grp_DCT_MAT_Multiply2_fu_99_B_5_address0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_5_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_5_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_5_address0 <= grp_DCT_MAT_Multiply_fu_67_A_5_address0;
        else 
            Tinv_5_address0 <= "XXX";
        end if; 
    end process;

    Tinv_5_address1 <= grp_DCT_MAT_Multiply_fu_67_A_5_address1;

    -- Tinv_5_ce0 assign process. --
    Tinv_5_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_5_ce0, grp_DCT_MAT_Multiply2_fu_99_B_5_ce0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_5_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_5_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_5_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_5_ce0;
        else 
            Tinv_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_5_ce1 assign process. --
    Tinv_5_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_5_ce1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_5_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_5_ce1;
        else 
            Tinv_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_6_address0 assign process. --
    Tinv_6_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_6_address0, grp_DCT_MAT_Multiply2_fu_99_B_6_address0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_6_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_6_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_6_address0 <= grp_DCT_MAT_Multiply_fu_67_A_6_address0;
        else 
            Tinv_6_address0 <= "XXX";
        end if; 
    end process;

    Tinv_6_address1 <= grp_DCT_MAT_Multiply_fu_67_A_6_address1;

    -- Tinv_6_ce0 assign process. --
    Tinv_6_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_6_ce0, grp_DCT_MAT_Multiply2_fu_99_B_6_ce0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_6_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_6_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_6_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_6_ce0;
        else 
            Tinv_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_6_ce1 assign process. --
    Tinv_6_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_6_ce1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_6_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_6_ce1;
        else 
            Tinv_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_7_address0 assign process. --
    Tinv_7_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_7_address0, grp_DCT_MAT_Multiply2_fu_99_B_7_address0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_7_address0 <= grp_DCT_MAT_Multiply2_fu_99_B_7_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_7_address0 <= grp_DCT_MAT_Multiply_fu_67_A_7_address0;
        else 
            Tinv_7_address0 <= "XXX";
        end if; 
    end process;

    Tinv_7_address1 <= grp_DCT_MAT_Multiply_fu_67_A_7_address1;

    -- Tinv_7_ce0 assign process. --
    Tinv_7_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_A_7_ce0, grp_DCT_MAT_Multiply2_fu_99_B_7_ce0, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0))) then 
            Tinv_7_ce0 <= grp_DCT_MAT_Multiply2_fu_99_B_7_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_7_ce0 <= grp_DCT_MAT_Multiply_fu_67_A_7_ce0;
        else 
            Tinv_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Tinv_7_ce1 assign process. --
    Tinv_7_ce1_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_A_7_ce1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            Tinv_7_ce1 <= grp_DCT_MAT_Multiply_fu_67_A_7_ce1;
        else 
            Tinv_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    -- X_read assign process. --
    X_read_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_B_read, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4))) then 
            X_read <= grp_DCT_MAT_Multiply_fu_67_B_read;
        else 
            X_read <= ap_const_logic_0;
        end if; 
    end process;

    Y_din <= grp_DCT_MAT_Multiply2_fu_99_C_din;

    -- Y_write assign process. --
    Y_write_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply2_fu_99_C_write, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0))))) then 
            Y_write <= grp_DCT_MAT_Multiply2_fu_99_C_write;
        else 
            Y_write <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_done_reg, cond_reg_136, grp_DCT_MAT_Multiply2_fu_99_ap_done, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((((cond_reg_136 = ap_const_lv1_0) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done)) or (not((cond_reg_136 = ap_const_lv1_0)) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done))))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply2_fu_99_ap_done, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((((cond_reg_136 = ap_const_lv1_0) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done)) or (not((cond_reg_136 = ap_const_lv1_0)) and (ap_const_logic_0 = grp_DCT_MAT_Multiply2_fu_99_ap_done)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_222 assign process. --
    ap_sig_bdd_222_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_bdd_222 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    -- ap_sig_bdd_25 assign process. --
    ap_sig_bdd_25_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_25 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_445 assign process. --
    ap_sig_bdd_445_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_445 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_463 assign process. --
    ap_sig_bdd_463_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_463 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_479 assign process. --
    ap_sig_bdd_479_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_479 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_488 assign process. --
    ap_sig_bdd_488_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_488 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_510 assign process. --
    ap_sig_bdd_510_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_510 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_25)
    begin
        if (ap_sig_bdd_25) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_445)
    begin
        if (ap_sig_bdd_445) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_479)
    begin
        if (ap_sig_bdd_479) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_488)
    begin
        if (ap_sig_bdd_488) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_463)
    begin
        if (ap_sig_bdd_463) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_5 assign process. --
    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_bdd_510)
    begin
        if (ap_sig_bdd_510) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready assign process. --
    ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready_assign_proc : process(grp_DCT_MAT_Multiply2_fu_99_ap_ready, ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready)) then 
            ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready <= grp_DCT_MAT_Multiply2_fu_99_ap_ready;
        else 
            ap_sig_startack_grp_DCT_MAT_Multiply2_fu_99_ap_ready <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready assign process. --
    ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_ap_ready, ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready)
    begin
        if ((ap_const_logic_0 = ap_reg_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready)) then 
            ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready <= grp_DCT_MAT_Multiply_fu_67_ap_ready;
        else 
            ap_sig_startack_grp_DCT_MAT_Multiply_fu_67_ap_ready <= ap_const_logic_1;
        end if; 
    end process;

    cond_fu_130_p2 <= "1" when (function_r = ap_const_lv8_1) else "0";
    grp_DCT_MAT_Multiply2_fu_99_A_q0 <= temp_q0;
    grp_DCT_MAT_Multiply2_fu_99_A_q1 <= ap_const_lv32_0;

    -- grp_DCT_MAT_Multiply2_fu_99_B_0_q0 assign process. --
    grp_DCT_MAT_Multiply2_fu_99_B_0_q0_assign_proc : process(Tinv_0_q0, T_0_q0, cond_reg_136, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
            if (not((cond_reg_136 = ap_const_lv1_0))) then 
                grp_DCT_MAT_Multiply2_fu_99_B_0_q0 <= T_0_q0;
            elsif ((cond_reg_136 = ap_const_lv1_0)) then 
                grp_DCT_MAT_Multiply2_fu_99_B_0_q0 <= Tinv_0_q0;
            else 
                grp_DCT_MAT_Multiply2_fu_99_B_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_DCT_MAT_Multiply2_fu_99_B_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply2_fu_99_B_0_q1 <= ap_const_lv32_0;

    -- grp_DCT_MAT_Multiply2_fu_99_B_1_q0 assign process. --
    grp_DCT_MAT_Multiply2_fu_99_B_1_q0_assign_proc : process(Tinv_1_q0, T_1_q0, cond_reg_136, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
            if (not((cond_reg_136 = ap_const_lv1_0))) then 
                grp_DCT_MAT_Multiply2_fu_99_B_1_q0 <= T_1_q0;
            elsif ((cond_reg_136 = ap_const_lv1_0)) then 
                grp_DCT_MAT_Multiply2_fu_99_B_1_q0 <= Tinv_1_q0;
            else 
                grp_DCT_MAT_Multiply2_fu_99_B_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_DCT_MAT_Multiply2_fu_99_B_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply2_fu_99_B_1_q1 <= ap_const_lv32_0;

    -- grp_DCT_MAT_Multiply2_fu_99_B_2_q0 assign process. --
    grp_DCT_MAT_Multiply2_fu_99_B_2_q0_assign_proc : process(Tinv_2_q0, T_2_q0, cond_reg_136, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
            if (not((cond_reg_136 = ap_const_lv1_0))) then 
                grp_DCT_MAT_Multiply2_fu_99_B_2_q0 <= T_2_q0;
            elsif ((cond_reg_136 = ap_const_lv1_0)) then 
                grp_DCT_MAT_Multiply2_fu_99_B_2_q0 <= Tinv_2_q0;
            else 
                grp_DCT_MAT_Multiply2_fu_99_B_2_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_DCT_MAT_Multiply2_fu_99_B_2_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply2_fu_99_B_2_q1 <= ap_const_lv32_0;

    -- grp_DCT_MAT_Multiply2_fu_99_B_3_q0 assign process. --
    grp_DCT_MAT_Multiply2_fu_99_B_3_q0_assign_proc : process(Tinv_3_q0, T_3_q0, cond_reg_136, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
            if (not((cond_reg_136 = ap_const_lv1_0))) then 
                grp_DCT_MAT_Multiply2_fu_99_B_3_q0 <= T_3_q0;
            elsif ((cond_reg_136 = ap_const_lv1_0)) then 
                grp_DCT_MAT_Multiply2_fu_99_B_3_q0 <= Tinv_3_q0;
            else 
                grp_DCT_MAT_Multiply2_fu_99_B_3_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_DCT_MAT_Multiply2_fu_99_B_3_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply2_fu_99_B_3_q1 <= ap_const_lv32_0;

    -- grp_DCT_MAT_Multiply2_fu_99_B_4_q0 assign process. --
    grp_DCT_MAT_Multiply2_fu_99_B_4_q0_assign_proc : process(Tinv_4_q0, T_4_q0, cond_reg_136, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
            if (not((cond_reg_136 = ap_const_lv1_0))) then 
                grp_DCT_MAT_Multiply2_fu_99_B_4_q0 <= T_4_q0;
            elsif ((cond_reg_136 = ap_const_lv1_0)) then 
                grp_DCT_MAT_Multiply2_fu_99_B_4_q0 <= Tinv_4_q0;
            else 
                grp_DCT_MAT_Multiply2_fu_99_B_4_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_DCT_MAT_Multiply2_fu_99_B_4_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply2_fu_99_B_4_q1 <= ap_const_lv32_0;

    -- grp_DCT_MAT_Multiply2_fu_99_B_5_q0 assign process. --
    grp_DCT_MAT_Multiply2_fu_99_B_5_q0_assign_proc : process(Tinv_5_q0, T_5_q0, cond_reg_136, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
            if (not((cond_reg_136 = ap_const_lv1_0))) then 
                grp_DCT_MAT_Multiply2_fu_99_B_5_q0 <= T_5_q0;
            elsif ((cond_reg_136 = ap_const_lv1_0)) then 
                grp_DCT_MAT_Multiply2_fu_99_B_5_q0 <= Tinv_5_q0;
            else 
                grp_DCT_MAT_Multiply2_fu_99_B_5_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_DCT_MAT_Multiply2_fu_99_B_5_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply2_fu_99_B_5_q1 <= ap_const_lv32_0;

    -- grp_DCT_MAT_Multiply2_fu_99_B_6_q0 assign process. --
    grp_DCT_MAT_Multiply2_fu_99_B_6_q0_assign_proc : process(Tinv_6_q0, T_6_q0, cond_reg_136, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
            if (not((cond_reg_136 = ap_const_lv1_0))) then 
                grp_DCT_MAT_Multiply2_fu_99_B_6_q0 <= T_6_q0;
            elsif ((cond_reg_136 = ap_const_lv1_0)) then 
                grp_DCT_MAT_Multiply2_fu_99_B_6_q0 <= Tinv_6_q0;
            else 
                grp_DCT_MAT_Multiply2_fu_99_B_6_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_DCT_MAT_Multiply2_fu_99_B_6_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply2_fu_99_B_6_q1 <= ap_const_lv32_0;

    -- grp_DCT_MAT_Multiply2_fu_99_B_7_q0 assign process. --
    grp_DCT_MAT_Multiply2_fu_99_B_7_q0_assign_proc : process(Tinv_7_q0, T_7_q0, cond_reg_136, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
            if (not((cond_reg_136 = ap_const_lv1_0))) then 
                grp_DCT_MAT_Multiply2_fu_99_B_7_q0 <= T_7_q0;
            elsif ((cond_reg_136 = ap_const_lv1_0)) then 
                grp_DCT_MAT_Multiply2_fu_99_B_7_q0 <= Tinv_7_q0;
            else 
                grp_DCT_MAT_Multiply2_fu_99_B_7_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_DCT_MAT_Multiply2_fu_99_B_7_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply2_fu_99_B_7_q1 <= ap_const_lv32_0;
    grp_DCT_MAT_Multiply2_fu_99_C_full_n <= Y_full_n;
    grp_DCT_MAT_Multiply2_fu_99_ap_start <= grp_DCT_MAT_Multiply2_fu_99_ap_start_ap_start_reg;

    -- grp_DCT_MAT_Multiply_fu_67_A_0_q0 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_0_q0_assign_proc : process(Tinv_0_q0, T_0_q0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_0_q0 <= Tinv_0_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_0_q0 <= T_0_q0;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_0_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_0_q1 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_0_q1_assign_proc : process(Tinv_0_q1, T_0_q1, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_0_q1 <= Tinv_0_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_0_q1 <= T_0_q1;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_0_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_1_q0 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_1_q0_assign_proc : process(Tinv_1_q0, T_1_q0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_1_q0 <= Tinv_1_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_1_q0 <= T_1_q0;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_1_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_1_q1 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_1_q1_assign_proc : process(Tinv_1_q1, T_1_q1, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_1_q1 <= Tinv_1_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_1_q1 <= T_1_q1;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_1_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_2_q0 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_2_q0_assign_proc : process(Tinv_2_q0, T_2_q0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_2_q0 <= Tinv_2_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_2_q0 <= T_2_q0;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_2_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_2_q1 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_2_q1_assign_proc : process(Tinv_2_q1, T_2_q1, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_2_q1 <= Tinv_2_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_2_q1 <= T_2_q1;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_2_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_3_q0 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_3_q0_assign_proc : process(Tinv_3_q0, T_3_q0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_3_q0 <= Tinv_3_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_3_q0 <= T_3_q0;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_3_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_3_q1 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_3_q1_assign_proc : process(Tinv_3_q1, T_3_q1, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_3_q1 <= Tinv_3_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_3_q1 <= T_3_q1;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_3_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_4_q0 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_4_q0_assign_proc : process(Tinv_4_q0, T_4_q0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_4_q0 <= Tinv_4_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_4_q0 <= T_4_q0;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_4_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_4_q1 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_4_q1_assign_proc : process(Tinv_4_q1, T_4_q1, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_4_q1 <= Tinv_4_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_4_q1 <= T_4_q1;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_4_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_5_q0 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_5_q0_assign_proc : process(Tinv_5_q0, T_5_q0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_5_q0 <= Tinv_5_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_5_q0 <= T_5_q0;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_5_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_5_q1 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_5_q1_assign_proc : process(Tinv_5_q1, T_5_q1, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_5_q1 <= Tinv_5_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_5_q1 <= T_5_q1;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_5_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_6_q0 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_6_q0_assign_proc : process(Tinv_6_q0, T_6_q0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_6_q0 <= Tinv_6_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_6_q0 <= T_6_q0;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_6_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_6_q1 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_6_q1_assign_proc : process(Tinv_6_q1, T_6_q1, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_6_q1 <= Tinv_6_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_6_q1 <= T_6_q1;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_6_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_7_q0 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_7_q0_assign_proc : process(Tinv_7_q0, T_7_q0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_7_q0 <= Tinv_7_q0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_7_q0 <= T_7_q0;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_7_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_DCT_MAT_Multiply_fu_67_A_7_q1 assign process. --
    grp_DCT_MAT_Multiply_fu_67_A_7_q1_assign_proc : process(Tinv_7_q1, T_7_q1, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            grp_DCT_MAT_Multiply_fu_67_A_7_q1 <= Tinv_7_q1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            grp_DCT_MAT_Multiply_fu_67_A_7_q1 <= T_7_q1;
        else 
            grp_DCT_MAT_Multiply_fu_67_A_7_q1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_DCT_MAT_Multiply_fu_67_B_dout <= X_dout;
    grp_DCT_MAT_Multiply_fu_67_B_empty_n <= X_empty_n;
    grp_DCT_MAT_Multiply_fu_67_C_q0 <= ap_const_lv32_0;
    grp_DCT_MAT_Multiply_fu_67_C_q1 <= ap_const_lv32_0;
    grp_DCT_MAT_Multiply_fu_67_ap_start <= grp_DCT_MAT_Multiply_fu_67_ap_start_ap_start_reg;

    -- temp_address0 assign process. --
    temp_address0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_C_address0, grp_DCT_MAT_Multiply2_fu_99_A_address0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0))))) then 
            temp_address0 <= grp_DCT_MAT_Multiply2_fu_99_A_address0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4))) then 
            temp_address0 <= grp_DCT_MAT_Multiply_fu_67_C_address0;
        else 
            temp_address0 <= "XXXXXX";
        end if; 
    end process;


    -- temp_ce0 assign process. --
    temp_ce0_assign_proc : process(cond_reg_136, grp_DCT_MAT_Multiply_fu_67_C_ce0, grp_DCT_MAT_Multiply2_fu_99_A_ce0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (cond_reg_136 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((cond_reg_136 = ap_const_lv1_0))))) then 
            temp_ce0 <= grp_DCT_MAT_Multiply2_fu_99_A_ce0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4))) then 
            temp_ce0 <= grp_DCT_MAT_Multiply_fu_67_C_ce0;
        else 
            temp_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    temp_d0 <= grp_DCT_MAT_Multiply_fu_67_C_d0;

    -- temp_we0 assign process. --
    temp_we0_assign_proc : process(grp_DCT_MAT_Multiply_fu_67_C_we0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st5_fsm_4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4))) then 
            temp_we0 <= grp_DCT_MAT_Multiply_fu_67_C_we0;
        else 
            temp_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
