$date
	Tue Jul  2 09:49:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module barrel_shifter_tb $end
$var wire 8 ! Y [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 3 # k [2:0] $end
$var reg 256 $ vcd_file [255:0] $end
$var integer 32 % i [31:0] $end
$scope module u_barrel_shifter $end
$var wire 8 & A [7:0] $end
$var wire 3 ' k [2:0] $end
$var wire 8 ( w [7:0] $end
$var wire 8 ) o [7:0] $end
$var wire 8 * Y [7:0] $end
$scope begin genblk1[0] $end
$scope module u_mux2_0 $end
$var wire 1 + in0 $end
$var wire 1 , in1 $end
$var wire 1 - k $end
$var reg 1 . mux_out $end
$upscope $end
$scope module u_mux2_1 $end
$var wire 1 / in0 $end
$var wire 1 0 in1 $end
$var wire 1 1 k $end
$var reg 1 2 mux_out $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module u_mux2_0 $end
$var wire 1 3 in0 $end
$var wire 1 4 in1 $end
$var wire 1 5 k $end
$var reg 1 6 mux_out $end
$upscope $end
$scope module u_mux2_1 $end
$var wire 1 7 in0 $end
$var wire 1 8 in1 $end
$var wire 1 9 k $end
$var reg 1 : mux_out $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module u_mux2_0 $end
$var wire 1 ; in0 $end
$var wire 1 < in1 $end
$var wire 1 = k $end
$var reg 1 > mux_out $end
$upscope $end
$scope module u_mux2_1 $end
$var wire 1 ? in0 $end
$var wire 1 @ in1 $end
$var wire 1 A k $end
$var reg 1 B mux_out $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module u_mux2_0 $end
$var wire 1 C in0 $end
$var wire 1 D in1 $end
$var wire 1 E k $end
$var reg 1 F mux_out $end
$upscope $end
$scope module u_mux2_1 $end
$var wire 1 G in0 $end
$var wire 1 H in1 $end
$var wire 1 I k $end
$var reg 1 J mux_out $end
$upscope $end
$upscope $end
$scope begin genblk3[0] $end
$scope module u_mux2_5 $end
$var wire 1 K in0 $end
$var wire 1 L in1 $end
$var wire 1 M k $end
$var reg 1 N mux_out $end
$upscope $end
$upscope $end
$scope begin genblk3[1] $end
$scope module u_mux2_5 $end
$var wire 1 O in0 $end
$var wire 1 P in1 $end
$var wire 1 Q k $end
$var reg 1 R mux_out $end
$upscope $end
$upscope $end
$scope begin genblk3[2] $end
$scope module u_mux2_5 $end
$var wire 1 S in0 $end
$var wire 1 T in1 $end
$var wire 1 U k $end
$var reg 1 V mux_out $end
$upscope $end
$upscope $end
$scope begin genblk3[3] $end
$scope module u_mux2_5 $end
$var wire 1 W in0 $end
$var wire 1 X in1 $end
$var wire 1 Y k $end
$var reg 1 Z mux_out $end
$upscope $end
$upscope $end
$scope begin genblk3[4] $end
$scope module u_mux2_5 $end
$var wire 1 [ in0 $end
$var wire 1 \ in1 $end
$var wire 1 ] k $end
$var reg 1 ^ mux_out $end
$upscope $end
$upscope $end
$scope begin genblk3[5] $end
$scope module u_mux2_5 $end
$var wire 1 _ in0 $end
$var wire 1 ` in1 $end
$var wire 1 a k $end
$var reg 1 b mux_out $end
$upscope $end
$upscope $end
$scope begin genblk3[6] $end
$scope module u_mux2_5 $end
$var wire 1 c in0 $end
$var wire 1 d in1 $end
$var wire 1 e k $end
$var reg 1 f mux_out $end
$upscope $end
$upscope $end
$scope begin mux_loop[0] $end
$scope module u_mux2 $end
$var wire 1 g in0 $end
$var wire 1 h in1 $end
$var wire 1 i k $end
$var reg 1 j mux_out $end
$upscope $end
$upscope $end
$scope begin mux_loop[1] $end
$scope module u_mux2 $end
$var wire 1 k in0 $end
$var wire 1 l in1 $end
$var wire 1 m k $end
$var reg 1 n mux_out $end
$upscope $end
$upscope $end
$scope begin mux_loop[2] $end
$scope module u_mux2 $end
$var wire 1 o in0 $end
$var wire 1 p in1 $end
$var wire 1 q k $end
$var reg 1 r mux_out $end
$upscope $end
$upscope $end
$scope begin mux_loop[3] $end
$scope module u_mux2 $end
$var wire 1 s in0 $end
$var wire 1 t in1 $end
$var wire 1 u k $end
$var reg 1 v mux_out $end
$upscope $end
$upscope $end
$scope begin mux_loop[4] $end
$scope module u_mux2 $end
$var wire 1 w in0 $end
$var wire 1 x in1 $end
$var wire 1 y k $end
$var reg 1 z mux_out $end
$upscope $end
$upscope $end
$scope begin mux_loop[5] $end
$scope module u_mux2 $end
$var wire 1 { in0 $end
$var wire 1 | in1 $end
$var wire 1 } k $end
$var reg 1 ~ mux_out $end
$upscope $end
$upscope $end
$scope module u_mux2_3 $end
$var wire 1 !" in0 $end
$var wire 1 "" in1 $end
$var wire 1 #" k $end
$var reg 1 $" mux_out $end
$upscope $end
$scope module u_mux2_4 $end
$var wire 1 %" in0 $end
$var wire 1 &" in1 $end
$var wire 1 '" k $end
$var reg 1 (" mux_out $end
$upscope $end
$scope module u_mux2_6 $end
$var wire 1 )" in0 $end
$var wire 1 *" in1 $end
$var wire 1 +" k $end
$var reg 1 ," mux_out $end
$upscope $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
1~
0}
0|
1{
0z
0y
0x
0w
0v
0u
1t
0s
1r
0q
0p
1o
0n
0m
0l
0k
0j
0i
1h
0g
0f
0e
0d
0c
1b
0a
0`
1_
0^
0]
1\
0[
0Z
0Y
0X
0W
1V
0U
0T
1S
0R
0Q
1P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
1@
0?
1>
0=
0<
1;
1:
09
08
17
06
05
14
03
02
01
00
0/
0.
0-
0,
0+
b100100 *
b100100 )
b100100 (
b0 '
b100100 &
b0 %
b1011100010111101110110011000110110010000101111011000100110000101110010011100100110010101101100010111110111001101101000011010010110011001110100011001010111001000101110011101100110001101100100 $
b0 #
b100100 "
b100100 !
$end
#10000
1,"
1f
1*"
1K
0S
0P
0_
0\
1)"
1d
1j
0r
0~
b10000001 (
1("
1g
1""
0t
0{
0h
0o
1|
1%"
1.
0:
0>
b10000001 )
1J
0R
0V
0^
b11000000 !
b11000000 *
0b
1+
10
04
07
0;
0@
1D
1G
1M
1Q
1U
1Y
1]
1a
1e
1+"
b10000001 "
b10000001 &
b1 #
b1 '
b1 %
#20000
1R
1O
1L
1n
0b
0,"
1l
1s
0|
0%"
0*"
0K
0_
0\
1c
1`
0)"
0d
1F
b1001 )
0J
0j
0~
0N
b1000010 !
b1000010 *
1f
1$"
b1000010 (
0("
1C
0D
0G
1H
1i
1m
1q
1u
1y
1}
0M
0Q
0U
0Y
0]
0a
0e
1#"
1'"
0+"
b1001 "
b1001 &
b10 #
b10 '
b10 %
#30000
1Z
1V
1)"
1d
1[
1X
0O
0L
1W
1T
1("
1z
0n
b11011000 (
1v
1k
1&"
1t
1{
1x
1!"
0l
0s
16
1:
1B
b1100011 )
0F
0N
0R
1b
b1101100 !
b1101100 *
1f
13
14
17
18
1<
1?
0C
0H
1M
1Q
1U
1Y
1]
1a
1e
1+"
b1100011 "
b1100011 &
b11 #
b11 '
b11 %
#40000
0R
0N
0Z
0g
0""
1p
1w
0k
0&"
0t
0{
1|
1%"
0*"
0K
0O
0L
0W
0T
1[
1X
0_
0\
1)"
1d
0.
12
06
0:
b11010000 )
1J
0j
0n
0v
1z
0~
0V
1^
0b
b11010000 (
1("
b11010000 !
b11010000 *
1,"
03
04
07
08
1;
0<
0?
1@
1C
1H
1-
11
15
19
1=
1A
1E
1I
0i
0m
0q
0u
0y
0}
0M
0Q
0U
0Y
0]
0a
0e
0#"
0'"
0+"
b1101 "
b1101 &
b100 #
b100 '
b100 %
#50000
1V
1W
1T
b11011000 (
1v
1l
1s
b11011000 )
1F
1Z
0^
1b
b1101100 !
b1101100 *
0,"
1D
1G
1M
1Q
1U
1Y
1]
1a
1e
1+"
b10001101 "
b10001101 &
b101 #
b101 '
b101 %
#60000
1N
1*"
1K
1j
0R
0Z
0f
1k
1&"
1h
1o
0l
0s
0|
0%"
0O
0L
1S
1P
0W
0T
0_
0\
0c
0`
1)"
1d
16
1>
0F
b1010110 )
0J
0n
1r
0v
0~
1V
1^
0b
0$"
b10010101 (
1("
b10010101 !
b10010101 *
1,"
14
17
1<
1?
0C
0D
0G
0H
1i
1m
1q
1u
1y
1}
0M
0Q
0U
0Y
0]
0a
0e
1#"
1'"
0+"
b1100101 "
b1100101 &
b110 #
b110 '
b110 %
#70000
0,"
1b
0)"
0d
1W
1T
0*"
0K
0S
0P
0[
0X
1c
1`
0("
1v
0j
0r
0z
b1001000 (
1$"
1g
1""
0p
0w
0k
0&"
1t
1{
0h
0o
0x
0!"
1.
02
06
1:
0>
b100001 )
0B
0N
0R
1V
0Z
0^
b100100 !
b100100 *
0f
0+
1,
1/
00
13
04
07
18
0;
0<
0?
0@
1M
1Q
1U
1Y
1]
1a
1e
1+"
b10010 "
b10010 &
b111 #
b111 '
b111 %
#80000
b1000 %
