#
# OPTION COMMAND FILE created byCadence Quantus Extraction Version 23.1.1-p051 from CCL
#
capacitance \
	 -decoupling_factor 1.0 \
	 -ground_net "gnd!"
extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -array_vias_spacing "auto" \
	 -max_fracture_length infinite \
	 -max_fracture_length_unit "MICRONS" \
	 -max_via_array_size \
		"auto" \
	 -net_name_space "LAYOUT" \
	 -split_via_by_unit_area false
filter_res \
	 -merge_parallel_res false \
	 -min_res 0.001
input_db -type pegasus \
	 -design_cell_name "xor layout Lab1" \
	 -directory_name "/eng/home/tarancha/cse493_593/rundir/lvs/svdb" \
	 -format "DFII" \
	 -run_name "xor"
log_file \
	 -file_name "/eng/home/tarancha/cse493_593/rundir/lvs/svdb/qrc.xor.log"
output_db -type extracted_view \
	 -cap_component "pcapacitor" \
	 -cap_property_name "c" \
	 -cdl_out_map_directory \
		"/eng/home/tarancha/cse493_593/rundir/lvs" \
	 -device_finger_delimiter "@" \
	 -enable_cellview_check false \
	 -include_cap_model "false" \
	 -include_parasitic_cap_model "false" \
	 -include_parasitic_res_model "comment" \
	 -include_parasitic_res_width true \
	 -include_res_model "false" \
	 -res_component "presistor" \
	 -res_property_name "r" \
	 -transfer_net_expression true \
	 -view_name "av_extracted"
output_setup \
	 -directory_name "/eng/home/tarancha/cse493_593/rundir/lvs/svdb" \
	 -temporary_directory_name "xor"
process_technology \
	 -technology_corner \
		"rcx_typical" \
	 -technology_library_file "/util-cse/cadence/local/gpdk045/pvtech.lib" \
	 -technology_name "gpdk045_pvs" \
	 -temperature \
		"25.0"


