
State Machine - |MAXV_CHIP|CYCLE_TYPE
Name CYCLE_TYPE.MEM_WRITE CYCLE_TYPE.MEM_READ CYCLE_TYPE.IO_WRITE CYCLE_TYPE.IO_READ 
CYCLE_TYPE.IO_READ 0 0 0 0 
CYCLE_TYPE.IO_WRITE 0 0 1 1 
CYCLE_TYPE.MEM_READ 0 1 0 1 
CYCLE_TYPE.MEM_WRITE 1 0 0 1 

State Machine - |MAXV_CHIP|LPC_CURRENT_STATE
Name LPC_CURRENT_STATE.TAR_EXIT LPC_CURRENT_STATE.SYNC_COMPLETE LPC_CURRENT_STATE.SYNC LPC_CURRENT_STATE.TAR2 LPC_CURRENT_STATE.TAR1 LPC_CURRENT_STATE.READ_DATA1 LPC_CURRENT_STATE.READ_DATA0 LPC_CURRENT_STATE.WRITE_DATA1 LPC_CURRENT_STATE.WRITE_DATA0 LPC_CURRENT_STATE.ADDRESS LPC_CURRENT_STATE.CYCTYPE_DIR LPC_CURRENT_STATE.WAIT_START 
LPC_CURRENT_STATE.WAIT_START 0 0 0 0 0 0 0 0 0 0 0 0 
LPC_CURRENT_STATE.CYCTYPE_DIR 0 0 0 0 0 0 0 0 0 0 1 1 
LPC_CURRENT_STATE.ADDRESS 0 0 0 0 0 0 0 0 0 1 0 1 
LPC_CURRENT_STATE.WRITE_DATA0 0 0 0 0 0 0 0 0 1 0 0 1 
LPC_CURRENT_STATE.WRITE_DATA1 0 0 0 0 0 0 0 1 0 0 0 1 
LPC_CURRENT_STATE.READ_DATA0 0 0 0 0 0 0 1 0 0 0 0 1 
LPC_CURRENT_STATE.READ_DATA1 0 0 0 0 0 1 0 0 0 0 0 1 
LPC_CURRENT_STATE.TAR1 0 0 0 0 1 0 0 0 0 0 0 1 
LPC_CURRENT_STATE.TAR2 0 0 0 1 0 0 0 0 0 0 0 1 
LPC_CURRENT_STATE.SYNC 0 0 1 0 0 0 0 0 0 0 0 1 
LPC_CURRENT_STATE.SYNC_COMPLETE 0 1 0 0 0 0 0 0 0 0 0 1 
LPC_CURRENT_STATE.TAR_EXIT 1 0 0 0 0 0 0 0 0 0 0 1 
