 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: U-2022.12
Date   : Thu Sep 19 10:05:57 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: window_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: conv_result_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  window_counter_reg[0]/CK (DFFRX1)                       0.00       0.50 r
  window_counter_reg[0]/Q (DFFRX1)                        0.84       1.34 f
  U874/Y (NOR2X1)                                         0.44       1.78 r
  U780/Y (CLKINVX1)                                       0.38       2.15 f
  U779/Y (NOR2X1)                                         0.70       2.85 r
  U875/Y (NAND2X1)                                        0.37       3.22 f
  U770/Y (OAI211X1)                                       0.36       3.59 r
  U866/Y (OAI22XL)                                        0.31       3.90 f
  U774/Y (AOI32X1)                                        0.39       4.29 r
  U771/Y (AOI211X1)                                       0.23       4.52 f
  U861/Y (AOI221XL)                                       0.53       5.06 r
  U869/Y (OAI211X1)                                       0.28       5.33 f
  U718/Y (CLKBUFX3)                                       0.88       6.21 f
  U842/Y (AND2X2)                                         0.78       7.00 f
  mult_211/a[2] (CONV_DW_mult_tc_0)                       0.00       7.00 f
  mult_211/U918/Y (CLKBUFX3)                              0.67       7.66 f
  mult_211/U851/Y (CLKINVX1)                              0.56       8.22 r
  mult_211/U1376/Y (XNOR2X1)                              0.45       8.67 f
  mult_211/U1375/Y (NAND2X1)                              0.56       9.23 r
  mult_211/U853/Y (CLKINVX1)                              0.23       9.46 f
  mult_211/U852/Y (CLKBUFX3)                              0.78      10.24 f
  mult_211/U946/Y (AOI222XL)                              0.77      11.01 r
  mult_211/U945/Y (XNOR2X1)                               0.43      11.45 r
  mult_211/U143/S (ADDHXL)                                0.43      11.88 f
  mult_211/product[1] (CONV_DW_mult_tc_0)                 0.00      11.88 f
  add_287/B[1] (CONV_DW01_add_0)                          0.00      11.88 f
  add_287/U1_1/CO (ADDFXL)                                0.79      12.67 f
  add_287/U1_2/CO (ADDFXL)                                0.53      13.20 f
  add_287/U1_3/CO (ADDFXL)                                0.53      13.72 f
  add_287/U1_4/CO (ADDFXL)                                0.53      14.25 f
  add_287/U1_5/CO (ADDFXL)                                0.53      14.78 f
  add_287/U1_6/CO (ADDFXL)                                0.53      15.31 f
  add_287/U1_7/CO (ADDFXL)                                0.53      15.83 f
  add_287/U1_8/CO (ADDFXL)                                0.53      16.36 f
  add_287/U1_9/CO (ADDFXL)                                0.53      16.89 f
  add_287/U1_10/CO (ADDFXL)                               0.53      17.41 f
  add_287/U1_11/CO (ADDFXL)                               0.53      17.94 f
  add_287/U1_12/CO (ADDFXL)                               0.53      18.47 f
  add_287/U1_13/CO (ADDFXL)                               0.53      19.00 f
  add_287/U1_14/CO (ADDFXL)                               0.53      19.52 f
  add_287/U1_15/CO (ADDFXL)                               0.53      20.05 f
  add_287/U1_16/CO (ADDFXL)                               0.53      20.58 f
  add_287/U1_17/CO (ADDFXL)                               0.53      21.11 f
  add_287/U1_18/CO (ADDFXL)                               0.53      21.63 f
  add_287/U1_19/CO (ADDFXL)                               0.53      22.16 f
  add_287/U1_20/CO (ADDFXL)                               0.53      22.69 f
  add_287/U1_21/CO (ADDFXL)                               0.53      23.22 f
  add_287/U1_22/CO (ADDFXL)                               0.53      23.74 f
  add_287/U1_23/CO (ADDFXL)                               0.53      24.27 f
  add_287/U1_24/CO (ADDFXL)                               0.53      24.80 f
  add_287/U1_25/CO (ADDFXL)                               0.53      25.33 f
  add_287/U1_26/CO (ADDFXL)                               0.53      25.85 f
  add_287/U1_27/CO (ADDFXL)                               0.53      26.38 f
  add_287/U1_28/CO (ADDFXL)                               0.53      26.91 f
  add_287/U1_29/CO (ADDFXL)                               0.53      27.43 f
  add_287/U1_30/CO (ADDFXL)                               0.53      27.96 f
  add_287/U1_31/CO (ADDFXL)                               0.53      28.49 f
  add_287/U1_32/CO (ADDFXL)                               0.53      29.02 f
  add_287/U1_33/CO (ADDFXL)                               0.53      29.54 f
  add_287/U1_34/CO (ADDFXL)                               0.53      30.07 f
  add_287/U1_35/CO (ADDFXL)                               0.53      30.60 f
  add_287/U1_36/CO (ADDFXL)                               0.53      31.13 f
  add_287/U1_37/CO (ADDFXL)                               0.51      31.64 f
  add_287/U4/Y (OAI21XL)                                  0.30      31.93 r
  add_287/U3/Y (OAI2BB1X1)                                0.21      32.14 f
  add_287/U1_39/Y (XOR3X1)                                0.32      32.46 f
  add_287/SUM[39] (CONV_DW01_add_0)                       0.00      32.46 f
  U844/Y (AOI222XL)                                       0.67      33.13 r
  U843/Y (CLKINVX1)                                       0.24      33.37 f
  conv_result_reg[39]/D (DFFRX1)                          0.00      33.37 f
  data arrival time                                                 33.37

  clock clk (rise edge)                                  50.00      50.00
  clock network delay (ideal)                             0.50      50.50
  clock uncertainty                                      -0.10      50.40
  conv_result_reg[39]/CK (DFFRX1)                         0.00      50.40 r
  library setup time                                     -0.25      50.15
  data required time                                                50.15
  --------------------------------------------------------------------------
  data required time                                                50.15
  data arrival time                                                -33.37
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


1
